Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Tue Mar 17 14:51:21 2015
| Host              : 0602-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7vx690t-ffg1761
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.460        0.000                      0                22425        0.060        0.000                      0                22425        1.100        0.000                       0                  9689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                 ------------         ----------      --------------
clk200                                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  clkfbout_trigger_clock_synth                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  cross_clk_trigger_clock_synth                                                                                                                                                       {0.000 50.000}       100.000         10.000          
  proc_clk_trigger_clock_synth                                                                                                                                                        {0.000 5.000}        10.000          100.000         
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                                                             {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                                                             {0.000 8.000}        16.000          62.500          
gt_clk                                                                                                                                                                                {0.000 4.000}        8.000           125.000         
  I                                                                                                                                                                                   {0.000 16.000}       32.000          31.250          
  clkfb                                                                                                                                                                               {0.000 4.000}        8.000           125.000         
prog_clk                                                                                                                                                                              {0.000 3.200}        6.400           156.250         
  clk125_ub                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clkdiv_fb                                                                                                                                                                           {0.000 16.000}       32.000          31.250          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {0.000 6.400}        12.800          78.125          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200                                                                                                                                                                                      0.460        0.000                      0                  613        0.104        0.000                      0                  613        1.100        0.000                       0                   323  
  clkfbout_trigger_clock_synth                                                                                                                                                                                                                                                                                                          3.929        0.000                       0                     2  
  cross_clk_trigger_clock_synth                                                                                                                                                                                                                                                                                                        98.929        0.000                       0                     1  
  proc_clk_trigger_clock_synth                                                                                                                                                              1.339        0.000                      0                 5245        0.065        0.000                      0                 5245        4.358        0.000                       0                  1317  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                                                                                                                                                                            13.580        0.000                       0                     1  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                                             5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                             14.929        0.000                       0                     2  
  clkout0                                                                                                                                                                                   2.381        0.000                      0                 9228        0.065        0.000                      0                 9228        2.286        0.000                       0                  4155  
  clkout1                                                                                                                                                                                  13.982        0.000                      0                  164        0.125        0.000                      0                  164        7.600        0.000                       0                   134  
gt_clk                                                                                                                                                                                      2.326        0.000                      0                   71        0.172        0.000                      0                   71        2.000        0.000                       0                    89  
  I                                                                                                                                                                                        24.084        0.000                      0                 3743        0.060        0.000                      0                 3743       15.600        0.000                       0                  1658  
  clkfb                                                                                                                                                                                                                                                                                                                                 6.929        0.000                       0                     2  
prog_clk                                                                                                                                                                                                                                                                                                                                1.700        0.000                       0                     1  
  clk125_ub                                                                                                                                                                                                                                                                                                                             6.591        0.000                       0                     3  
  clkdiv_fb                                                                                                                                                                                                                                                                                                                            30.929        0.000                       0                     2  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK        9.574        0.000                      0                 1561        0.066        0.000                      0                 1561        5.758        0.000                       0                   998  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         9.741        0.000                      0                 1561        0.072        0.000                      0                 1561        5.758        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             5.643        0.000                      0                   28        0.111        0.000                      0                   28  
clkout0       clkout1             6.015        0.000                      0                   24        0.140        0.000                      0                   24  
I             gt_clk              2.927        0.000                      0                    1        1.959        0.000                      0                    1  
gt_clk        I                   5.350        0.000                      0                    1        0.576        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                            From Clock                                                                                                                                                                            To Clock                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                            ----------                                                                                                                                                                            --------                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                     I                                                                                                                                                                                     I                                                                                                                                                                                          28.454        0.000                      0                   76        0.290        0.000                      0                   76  
**async_default**                                                                                                                                                                     clk200                                                                                                                                                                                clk200                                                                                                                                                                                      2.677        0.000                      0                   18        0.262        0.000                      0                   18  
**async_default**                                                                                                                                                                     clkout0                                                                                                                                                                               clkout0                                                                                                                                                                                     6.206        0.000                      0                   64        0.293        0.000                      0                   64  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK       10.825        0.000                      0                   14        0.295        0.000                      0                   14  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK        11.066        0.000                      0                   14        0.342        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.457ns (13.220%)  route 3.000ns (86.780%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.763     5.586    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X207Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y160       FDRE (Prop_fdre_C_Q)         0.223     5.809 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/Q
                         net (fo=5, routed)           1.400     7.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[2]
    SLICE_X207Y160       LUT4 (Prop_lut4_I1_O)        0.054     7.263 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[8]_i_2/O
                         net (fo=4, routed)           0.480     7.743    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[8]_i_2
    SLICE_X207Y159       LUT4 (Prop_lut4_I2_O)        0.137     7.880 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_4__0/O
                         net (fo=3, routed)           0.568     8.447    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_4__0
    SLICE_X206Y159       LUT4 (Prop_lut4_I0_O)        0.043     8.490 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0/O
                         net (fo=10, routed)          0.552     9.043    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0
    SLICE_X206Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.812     9.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X206Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/C
                         clock pessimism              0.177     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X206Y159       FDRE (Setup_fdre_C_CE)      -0.178     9.503    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.457ns (13.220%)  route 3.000ns (86.780%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.763     5.586    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X207Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y160       FDRE (Prop_fdre_C_Q)         0.223     5.809 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/Q
                         net (fo=5, routed)           1.400     7.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[2]
    SLICE_X207Y160       LUT4 (Prop_lut4_I1_O)        0.054     7.263 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[8]_i_2/O
                         net (fo=4, routed)           0.480     7.743    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[8]_i_2
    SLICE_X207Y159       LUT4 (Prop_lut4_I2_O)        0.137     7.880 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_4__0/O
                         net (fo=3, routed)           0.568     8.447    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_4__0
    SLICE_X206Y159       LUT4 (Prop_lut4_I0_O)        0.043     8.490 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0/O
                         net (fo=10, routed)          0.552     9.043    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0
    SLICE_X206Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.812     9.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X206Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
                         clock pessimism              0.177     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X206Y159       FDRE (Setup_fdre_C_CE)      -0.178     9.503    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.457ns (13.220%)  route 3.000ns (86.780%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.763     5.586    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X207Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y160       FDRE (Prop_fdre_C_Q)         0.223     5.809 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/Q
                         net (fo=5, routed)           1.400     7.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[2]
    SLICE_X207Y160       LUT4 (Prop_lut4_I1_O)        0.054     7.263 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[8]_i_2/O
                         net (fo=4, routed)           0.480     7.743    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[8]_i_2
    SLICE_X207Y159       LUT4 (Prop_lut4_I2_O)        0.137     7.880 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_4__0/O
                         net (fo=3, routed)           0.568     8.447    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_4__0
    SLICE_X206Y159       LUT4 (Prop_lut4_I0_O)        0.043     8.490 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0/O
                         net (fo=10, routed)          0.552     9.043    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0
    SLICE_X206Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.812     9.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X206Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/C
                         clock pessimism              0.177     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X206Y159       FDRE (Setup_fdre_C_CE)      -0.178     9.503    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.457ns (13.220%)  route 3.000ns (86.780%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 9.539 - 5.000 ) 
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.763     5.586    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X207Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y160       FDRE (Prop_fdre_C_Q)         0.223     5.809 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/Q
                         net (fo=5, routed)           1.400     7.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[2]
    SLICE_X207Y160       LUT4 (Prop_lut4_I1_O)        0.054     7.263 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[8]_i_2/O
                         net (fo=4, routed)           0.480     7.743    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[8]_i_2
    SLICE_X207Y159       LUT4 (Prop_lut4_I2_O)        0.137     7.880 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_4__0/O
                         net (fo=3, routed)           0.568     8.447    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_4__0
    SLICE_X206Y159       LUT4 (Prop_lut4_I0_O)        0.043     8.490 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0/O
                         net (fo=10, routed)          0.552     9.043    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0
    SLICE_X206Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.812     9.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X206Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/C
                         clock pessimism              0.177     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X206Y159       FDRE (Setup_fdre_C_CE)      -0.178     9.503    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.388ns (12.055%)  route 2.831ns (87.945%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 9.802 - 5.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.861     5.684    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y157       FDRE (Prop_fdre_C_Q)         0.259     5.943 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.984     6.927    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X213Y157       LUT6 (Prop_lut6_I1_O)        0.043     6.970 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.342     7.312    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_10
    SLICE_X213Y156       LUT6 (Prop_lut6_I5_O)        0.043     7.355 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.712     8.067    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X214Y156       LUT6 (Prop_lut6_I1_O)        0.043     8.110 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.793     8.903    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X215Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.074     9.802    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.177     9.979    
                         clock uncertainty           -0.035     9.943    
    SLICE_X215Y155       FDRE (Setup_fdre_C_CE)      -0.201     9.742    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.388ns (12.744%)  route 2.657ns (87.256%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 9.673 - 5.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.861     5.684    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y157       FDRE (Prop_fdre_C_Q)         0.259     5.943 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.984     6.927    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X213Y157       LUT6 (Prop_lut6_I1_O)        0.043     6.970 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.342     7.312    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_10
    SLICE_X213Y156       LUT6 (Prop_lut6_I5_O)        0.043     7.355 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.712     8.067    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X214Y156       LUT6 (Prop_lut6_I1_O)        0.043     8.110 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.619     8.729    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X215Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.946     9.673    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.177     9.850    
                         clock uncertainty           -0.035     9.815    
    SLICE_X215Y154       FDRE (Setup_fdre_C_CE)      -0.201     9.614    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.388ns (12.744%)  route 2.657ns (87.256%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 9.673 - 5.000 ) 
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.861     5.684    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y157       FDRE (Prop_fdre_C_Q)         0.259     5.943 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.984     6.927    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X213Y157       LUT6 (Prop_lut6_I1_O)        0.043     6.970 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_10/O
                         net (fo=1, routed)           0.342     7.312    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[3]_i_10
    SLICE_X213Y156       LUT6 (Prop_lut6_I5_O)        0.043     7.355 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_4/O
                         net (fo=17, routed)          0.712     8.067    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_done
    SLICE_X214Y156       LUT6 (Prop_lut6_I1_O)        0.043     8.110 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.619     8.729    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X215Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.946     9.673    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X215Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.177     9.850    
                         clock uncertainty           -0.035     9.815    
    SLICE_X215Y154       FDRE (Setup_fdre_C_CE)      -0.201     9.614    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.388ns (12.970%)  route 2.604ns (87.030%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.007     5.830    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y152       FDRE (Prop_fdre_C_Q)         0.259     6.089 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           0.983     7.072    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X221Y151       LUT4 (Prop_lut4_I1_O)        0.043     7.115 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.350     7.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X221Y151       LUT6 (Prop_lut6_I0_O)        0.043     7.509 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.432     7.941    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X221Y152       LUT6 (Prop_lut6_I1_O)        0.043     7.984 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.837     8.821    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X220Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.018     9.745    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.177     9.922    
                         clock uncertainty           -0.035     9.887    
    SLICE_X220Y154       FDRE (Setup_fdre_C_CE)      -0.178     9.709    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.388ns (12.970%)  route 2.604ns (87.030%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.007     5.830    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y152       FDRE (Prop_fdre_C_Q)         0.259     6.089 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           0.983     7.072    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X221Y151       LUT4 (Prop_lut4_I1_O)        0.043     7.115 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.350     7.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X221Y151       LUT6 (Prop_lut6_I0_O)        0.043     7.509 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.432     7.941    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X221Y152       LUT6 (Prop_lut6_I1_O)        0.043     7.984 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.837     8.821    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X220Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.018     9.745    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.177     9.922    
                         clock uncertainty           -0.035     9.887    
    SLICE_X220Y154       FDRE (Setup_fdre_C_CE)      -0.178     9.709    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.388ns (12.970%)  route 2.604ns (87.030%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.007     5.830    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y152       FDRE (Prop_fdre_C_Q)         0.259     6.089 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           0.983     7.072    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X221Y151       LUT4 (Prop_lut4_I1_O)        0.043     7.115 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.350     7.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X221Y151       LUT6 (Prop_lut6_I0_O)        0.043     7.509 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.432     7.941    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X221Y152       LUT6 (Prop_lut6_I1_O)        0.043     7.984 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.837     8.821    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X220Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.018     9.745    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/C
                         clock pessimism              0.177     9.922    
                         clock uncertainty           -0.035     9.887    
    SLICE_X220Y154       FDRE (Setup_fdre_C_CE)      -0.178     9.709    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  0.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.146ns (19.173%)  route 0.615ns (80.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.498     2.858    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDRE (Prop_fdre_C_Q)         0.118     2.976 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/Q
                         net (fo=2, routed)           0.615     3.591    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/mmcm_lock_i
    SLICE_X206Y160       LUT6 (Prop_lut6_I5_O)        0.028     3.619 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/mmcm_lock_reclocked_i_1__0/O
                         net (fo=1, routed)           0.000     3.619    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_sync_mmcm_lock_reclocked
    SLICE_X206Y160       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.114     3.551    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X206Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism             -0.123     3.428    
    SLICE_X206Y160       FDRE (Hold_fdre_C_D)         0.087     3.515    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.293ns (32.802%)  route 0.600ns (67.198%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.545     2.905    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y154       FDRE (Prop_fdre_C_Q)         0.118     3.023 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.600     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]
    SLICE_X212Y154       LUT1 (Prop_lut1_I0_O)        0.028     3.651 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[0]_i_5
    SLICE_X212Y154       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     3.730 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[0]_i_3
    SLICE_X212Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.757 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.757    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[4]_i_1
    SLICE_X212Y156       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.798 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.798    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_7_wait_time_cnt_reg[8]_i_1
    SLICE_X212Y156       FDSE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.285     3.722    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]/C
                         clock pessimism             -0.123     3.599    
    SLICE_X212Y156       FDSE (Hold_fdse_C_D)         0.092     3.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.305ns (33.693%)  route 0.600ns (66.307%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.545     2.905    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y154       FDRE (Prop_fdre_C_Q)         0.118     3.023 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.600     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]
    SLICE_X212Y154       LUT1 (Prop_lut1_I0_O)        0.028     3.651 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[0]_i_5
    SLICE_X212Y154       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     3.730 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[0]_i_3
    SLICE_X212Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.757 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.757    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[4]_i_1
    SLICE_X212Y156       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.810 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.810    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_5_wait_time_cnt_reg[8]_i_1
    SLICE_X212Y156       FDSE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.285     3.722    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[10]/C
                         clock pessimism             -0.123     3.599    
    SLICE_X212Y156       FDSE (Hold_fdse_C_D)         0.092     3.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.266ns (31.257%)  route 0.585ns (68.743%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.593     2.952    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y151       FDRE (Prop_fdre_C_Q)         0.118     3.070 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=4, routed)           0.585     3.655    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X220Y151       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.762 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter_reg[4]_i_1
    SLICE_X220Y152       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.803 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.803    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_7_time_out_counter_reg[8]_i_1
    SLICE_X220Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.273     3.710    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                         clock pessimism             -0.123     3.587    
    SLICE_X220Y152       FDRE (Hold_fdre_C_D)         0.092     3.679    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.312ns (34.201%)  route 0.600ns (65.799%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.545     2.905    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y154       FDRE (Prop_fdre_C_Q)         0.118     3.023 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.600     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]
    SLICE_X212Y154       LUT1 (Prop_lut1_I0_O)        0.028     3.651 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[0]_i_5
    SLICE_X212Y154       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     3.730 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[0]_i_3
    SLICE_X212Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.757 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.757    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[4]_i_1
    SLICE_X212Y156       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.817 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.817    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_6_wait_time_cnt_reg[8]_i_1
    SLICE_X212Y156       FDSE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.285     3.722    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
                         clock pessimism             -0.123     3.599    
    SLICE_X212Y156       FDSE (Hold_fdse_C_D)         0.092     3.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.319ns (34.702%)  route 0.600ns (65.297%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.545     2.905    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y154       FDRE (Prop_fdre_C_Q)         0.118     3.023 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/Q
                         net (fo=2, routed)           0.600     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]
    SLICE_X212Y154       LUT1 (Prop_lut1_I0_O)        0.028     3.651 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     3.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt[0]_i_5
    SLICE_X212Y154       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     3.730 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.730    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[0]_i_3
    SLICE_X212Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.757 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.757    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_time_cnt_reg[4]_i_1
    SLICE_X212Y156       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     3.824 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.824    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_4_wait_time_cnt_reg[8]_i_1
    SLICE_X212Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.285     3.722    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X212Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[11]/C
                         clock pessimism             -0.123     3.599    
    SLICE_X212Y156       FDRE (Hold_fdre_C_D)         0.092     3.691    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.278ns (32.213%)  route 0.585ns (67.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.593     2.952    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y151       FDRE (Prop_fdre_C_Q)         0.118     3.070 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=4, routed)           0.585     3.655    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X220Y151       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.762 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter_reg[4]_i_1
    SLICE_X220Y152       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.815 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.815    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_5_time_out_counter_reg[8]_i_1
    SLICE_X220Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.273     3.710    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[10]/C
                         clock pessimism             -0.123     3.587    
    SLICE_X220Y152       FDRE (Hold_fdre_C_D)         0.092     3.679    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.285ns (32.758%)  route 0.585ns (67.242%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.593     2.952    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y151       FDRE (Prop_fdre_C_Q)         0.118     3.070 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=4, routed)           0.585     3.655    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X220Y151       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.762 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter_reg[4]_i_1
    SLICE_X220Y152       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.822 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.822    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_6_time_out_counter_reg[8]_i_1
    SLICE_X220Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.273     3.710    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                         clock pessimism             -0.123     3.587    
    SLICE_X220Y152       FDRE (Hold_fdre_C_D)         0.092     3.679    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.292ns (33.295%)  route 0.585ns (66.705%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.593     2.952    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y151       FDRE (Prop_fdre_C_Q)         0.118     3.070 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=4, routed)           0.585     3.655    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X220Y151       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.762 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.762    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter_reg[4]_i_1
    SLICE_X220Y152       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     3.829 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.829    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_4_time_out_counter_reg[8]_i_1
    SLICE_X220Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.273     3.710    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X220Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]/C
                         clock pessimism             -0.123     3.587    
    SLICE_X220Y152       FDRE (Hold_fdre_C_D)         0.092     3.679    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.293ns (35.042%)  route 0.543ns (64.958%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.565     2.924    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y164       FDRE (Prop_fdre_C_Q)         0.118     3.042 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[14]/Q
                         net (fo=2, routed)           0.543     3.585    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[14]
    SLICE_X216Y164       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.692 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.692    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count_reg[12]_i_1
    SLICE_X216Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.719 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.719    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count_reg[16]_i_1
    SLICE_X216Y166       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.760 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.760    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_7_adapt_count_reg[20]_i_1
    SLICE_X216Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.199     3.636    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]/C
                         clock pessimism             -0.123     3.513    
    SLICE_X216Y166       FDRE (Hold_fdre_C_D)         0.092     3.605    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                           
Min Period        n/a     BUFG/I                        n/a            1.408     5.000   3.592   BUFGCTRL_X0Y18       slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/I                                                              
Min Period        n/a     GTHE2_COMMON/QPLLLOCKDETCLK   n/a            1.408     5.000   3.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/QPLLLOCKDETCLK                                                                   
Min Period        n/a     GTHE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.408     5.000   3.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/CPLLLOCKDETCLK             
Min Period        n/a     MMCME2_ADV/CLKIN1             n/a            1.071     5.000   3.929   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                       
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X198Y172       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                            
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X198Y172       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                            
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X208Y164       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[11]/C                             
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X210Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[13]/C                             
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X210Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[15]/C                             
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X210Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[17]/C                             
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                       
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                       
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                       
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X208Y168       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[19]/C                             
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X208Y168       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[23]/C                             
Low Pulse Width   Slow    FDCE/C                        n/a            0.400     2.500   2.100   SLICE_X210Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C                    
Low Pulse Width   Slow    FDCE/C                        n/a            0.400     2.500   2.100   SLICE_X210Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C                    
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X209Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X209Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X209Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C  
Low Pulse Width   Slow    FDCE/C                        n/a            0.400     2.500   2.100   SLICE_X211Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C                    
High Pulse Width  Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                       
High Pulse Width  Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                                       
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X198Y172       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                            
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X198Y172       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[1]/C                                                                            
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X198Y172       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                            
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X198Y172       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C                                                                            
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y169       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[0]/C                              
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X208Y164       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[10]/C                             
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X208Y164       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[11]/C                             
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y165       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[12]/C                             



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_trigger_clock_synth
  To Clock:  clkfbout_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_trigger_clock_synth
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                        
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   5.000   95.000   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  cross_clk_trigger_clock_synth
  To Clock:  cross_clk_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cross_clk_trigger_clock_synth
Waveform:           { 0 50 }
Period:             100.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                       
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     100.000  98.929   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  proc_clk_trigger_clock_synth

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 4.537ns (66.045%)  route 2.333ns (33.955%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.968    16.022    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.022    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 4.537ns (66.045%)  route 2.333ns (33.955%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.968    16.022    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.022    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 4.537ns (66.045%)  route 2.333ns (33.955%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.968    16.022    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.022    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 4.537ns (66.166%)  route 2.320ns (33.834%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.956    16.010    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 4.537ns (66.166%)  route 2.320ns (33.834%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.956    16.010    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 4.537ns (66.166%)  route 2.320ns (33.834%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.956    16.010    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 4.537ns (66.179%)  route 2.319ns (33.821%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.954    16.009    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 4.537ns (66.238%)  route 2.313ns (33.762%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.948    16.002    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.002    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 4.537ns (66.267%)  route 2.310ns (33.733%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.945    15.999    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 4.537ns (66.280%)  route 2.308ns (33.720%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.153ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.560     9.153    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/proc_clk
    RAMB36_X10Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y36        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[27])
                                                      1.800    10.953 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_2/RAM_reg/DOBDO[27]
                         net (fo=16, routed)          1.364    12.317    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m06[14]
    DSP48_X12Y83         DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    15.054 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_61/P[17]
                         net (fo=31, routed)          0.944    15.998    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_irinv_corr_61
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/irinv_corr_6_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                  1.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.275%)  route 0.106ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.414ns
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.774     4.649    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X189Y142                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y142       FDRE (Prop_fdre_C_Q)         0.091     4.740 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[7]/Q
                         net (fo=1, routed)           0.106     4.846    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/out[7]
    SLICE_X188Y141       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.018     5.414    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X188Y141                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2/CLK
                         clock pessimism             -0.751     4.663    
    SLICE_X188Y141       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     4.781    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -4.781    
                         arrival time                           4.846    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/wr_add_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.363%)  route 0.219ns (68.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.771     4.646    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/proc_clk
    SLICE_X177Y140                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/wr_add_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y140       FDRE (Prop_fdre_C_Q)         0.100     4.746 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/wr_add_reg[1]/Q
                         net (fo=6, routed)           0.219     4.965    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/ADDRBWRADDR[1]
    RAMB18_X11Y56        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.044     5.440    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/proc_clk
    RAMB18_X11Y56                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.729     4.711    
    RAMB18_X11Y56        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     4.894    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg_cooolgate_en_gate_66_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.773%)  route 0.114ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.768     4.643    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/proc_clk
    SLICE_X175Y137                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg_cooolgate_en_gate_66_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y137       FDCE (Prop_fdce_C_Q)         0.100     4.743 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg_cooolgate_en_gate_66_cooolDelFlop/Q
                         net (fo=1, routed)           0.114     4.857    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg_cooolgate_en_sig_38
    RAMB18_X11Y55        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.043     5.439    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/proc_clk
    RAMB18_X11Y55                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.751     4.688    
    RAMB18_X11Y55        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     4.784    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L1/StubsMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.784    
                         arrival time                           4.857    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg_cooolgate_en_gate_68_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.773%)  route 0.114ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.770     4.645    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/proc_clk
    SLICE_X175Y142                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg_cooolgate_en_gate_68_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y142       FDCE (Prop_fdce_C_Q)         0.100     4.745 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg_cooolgate_en_gate_68_cooolDelFlop/Q
                         net (fo=1, routed)           0.114     4.859    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg_cooolgate_en_sig_39
    RAMB18_X11Y57        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.045     5.441    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/proc_clk
    RAMB18_X11Y57                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.751     4.690    
    RAMB18_X11Y57        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     4.786    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1L2/StubsMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.786    
                         arrival time                           4.859    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.371%)  route 0.146ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.399ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.748     4.623    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/proc_clk
    SLICE_X193Y160                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y160       FDRE (Prop_fdre_C_Q)         0.091     4.714 r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[6]/Q
                         net (fo=2, routed)           0.146     4.860    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/Q[6]
    RAMB18_X12Y64        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.003     5.399    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/proc_clk
    RAMB18_X12Y64                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.732     4.667    
    RAMB18_X12Y64        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.119     4.786    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.786    
                         arrival time                           4.860    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.216%)  route 0.147ns (61.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.750     4.625    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/proc_clk
    SLICE_X193Y155                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y155       FDRE (Prop_fdre_C_Q)         0.091     4.716 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[46]/Q
                         net (fo=2, routed)           0.147     4.863    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/Q[46]
    RAMB36_X12Y31        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.005     5.401    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/proc_clk
    RAMB36_X12Y31                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.732     4.669    
    RAMB36_X12Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.119     4.788    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.694%)  route 0.110ns (52.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.775     4.650    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X187Y143                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y143       FDRE (Prop_fdre_C_Q)         0.100     4.750 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/iz0_14_reg[1]/Q
                         net (fo=1, routed)           0.110     4.860    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I2[1]
    SLICE_X188Y143       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.019     5.415    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X188Y143                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6/CLK
                         clock pessimism             -0.729     4.686    
    SLICE_X188Y143       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     4.784    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iz0_5_reg[1]_srl6
  -------------------------------------------------------------------
                         required time                         -4.784    
                         arrival time                           4.860    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.050%)  route 0.148ns (61.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.750     4.625    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/proc_clk
    SLICE_X193Y156                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y156       FDRE (Prop_fdre_C_Q)         0.091     4.716 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[51]/Q
                         net (fo=2, routed)           0.148     4.864    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/Q[51]
    RAMB36_X12Y31        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.005     5.401    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/proc_clk
    RAMB36_X12Y31                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.732     4.669    
    RAMB36_X12Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.119     4.788    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/wr_add_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.100ns (30.695%)  route 0.226ns (69.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.771     4.646    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/proc_clk
    SLICE_X177Y140                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/wr_add_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y140       FDRE (Prop_fdre_C_Q)         0.100     4.746 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/wr_add_reg[3]/Q
                         net (fo=4, routed)           0.226     4.972    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/ADDRBWRADDR[3]
    RAMB18_X11Y56        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.044     5.440    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/proc_clk
    RAMB18_X11Y56                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.729     4.711    
    RAMB18_X11Y56        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     4.894    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           4.972    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.627%)  route 0.151ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.750     4.625    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/proc_clk
    SLICE_X193Y156                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y156       FDRE (Prop_fdre_C_Q)         0.091     4.716 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/data_in_dly_reg[53]/Q
                         net (fo=2, routed)           0.151     4.867    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/Q[53]
    RAMB36_X12Y31        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.005     5.401    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/proc_clk
    RAMB36_X12Y31                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.732     4.669    
    RAMB36_X12Y31        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.119     4.788    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.788    
                         arrival time                           4.867    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proc_clk_trigger_clock_synth
Waveform:           { 0 5 }
Period:             10.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB36_X12Y31    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB36_X12Y31    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X11Y54    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X11Y54    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X11Y56    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X11Y56    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X13Y62    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X13Y62    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X12Y64    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X12Y64    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK         
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1                         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[5]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[6]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[7]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[8]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[9]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y140   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[0]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y140   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5/CLK            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[5]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[6]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[7]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[8]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y141   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[9]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y140   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[0]_srl5/CLK            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X176Y142   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[10]_srl5/CLK           



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period  n/a     GTHE2_CHANNEL/RXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK  



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK  
Min Period        n/a     BUFG/I                  n/a            1.408     16.000  14.591  BUFGCTRL_X0Y7        eth/phy/inst/core_clocking_i/bufg_txoutclk/I                                                                 
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     16.000  14.929  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   16.000  84.000   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][14]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.223ns (4.412%)  route 4.831ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.831    11.839    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y175       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y175                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][14]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y175       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][14]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.223ns (4.412%)  route 4.831ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.831    11.839    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y175       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y175                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][15]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y175       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][15]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.223ns (4.412%)  route 4.831ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.831    11.839    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y175       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y175                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][7]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y175       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][7]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.223ns (4.412%)  route 4.831ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.831    11.839    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y175       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y175                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][8]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y175       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][8]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][12]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.223ns (4.412%)  route 4.831ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.831    11.839    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X156Y175       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X156Y175                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][12]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X156Y175       FDRE (Setup_fdre_C_R)       -0.281    14.243    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][12]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][13]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.223ns (4.412%)  route 4.831ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.831    11.839    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X156Y175       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X156Y175                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][13]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X156Y175       FDRE (Setup_fdre_C_R)       -0.281    14.243    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][13]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.223ns (4.503%)  route 4.730ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.730    11.738    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y174       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y174                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][10]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y174       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][10]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.223ns (4.503%)  route 4.730ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.730    11.738    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y174       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y174                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][11]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y174       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][11]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.223ns (4.503%)  route 4.730ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.730    11.738    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y174       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y174                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][1]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y174       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][1]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.223ns (4.503%)  route 4.730ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 14.083 - 8.000 ) 
    Source Clock Delay      (SCD):    6.785ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.600     6.785    clocks/clk125
    SLICE_X175Y198                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y198       FDRE (Prop_fdre_C_Q)         0.223     7.008 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         4.730    11.738    ipbus/udp_if/tx_transactor/rst_125
    SLICE_X157Y174       FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.328    14.083    ipbus/udp_if/tx_transactor/clk125
    SLICE_X157Y174                                                    r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][2]/C
                         clock pessimism              0.518    14.601    
                         clock uncertainty           -0.077    14.524    
    SLICE_X157Y174       FDRE (Setup_fdre_C_R)       -0.304    14.220    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[12][2]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  2.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.333%)  route 0.191ns (65.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.710     2.892    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X175Y181                                                    r  ipbus/udp_if/rx_ram_mux/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y181       FDRE (Prop_fdre_C_Q)         0.100     2.992 r  ipbus/udp_if/rx_ram_mux/addra_reg[4]/Q
                         net (fo=1, routed)           0.191     3.183    ipbus/udp_if/internal_ram/ADDRARDADDR[4]
    RAMB36_X11Y36        RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.964     3.521    ipbus/udp_if/internal_ram/clk125
    RAMB36_X11Y36                                                     r  ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.585     2.936    
    RAMB36_X11Y36        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.119    ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[294]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.689     2.871    ipbus/udp_if/RARP_block/clk125
    SLICE_X173Y189                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[294]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y189       FDRE (Prop_fdre_C_Q)         0.091     2.962 r  ipbus/udp_if/RARP_block/data_buffer_reg[294]/Q
                         net (fo=1, routed)           0.106     3.068    ipbus/udp_if/RARP_block/data_buffer[294]
    SLICE_X172Y189       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.913     3.470    ipbus/udp_if/RARP_block/clk125
    SLICE_X172Y189                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
                         clock pessimism             -0.588     2.882    
    SLICE_X172Y189       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.998    ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.708     2.890    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X189Y175                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y175       FDRE (Prop_fdre_C_Q)         0.091     2.981 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__2/Q
                         net (fo=1, routed)           0.106     3.087    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[29]__2
    SLICE_X188Y175       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.929     3.486    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X188Y175                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
                         clock pessimism             -0.585     2.901    
    SLICE_X188Y175       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     3.017    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.418%)  route 0.102ns (50.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.713     2.895    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X187Y180                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y180       FDRE (Prop_fdre_C_Q)         0.100     2.995 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/Q
                         net (fo=1, routed)           0.102     3.097    ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[30]__0
    SLICE_X184Y180       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.934     3.491    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X184Y180                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK
                         clock pessimism             -0.563     2.928    
    SLICE_X184Y180       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     3.022    ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[73]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[113]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_51/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.691     2.873    ipbus/udp_if/RARP_block/clk125
    SLICE_X171Y193                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y193       FDSE (Prop_fdse_C_Q)         0.100     2.973 r  ipbus/udp_if/RARP_block/data_buffer_reg[73]/Q
                         net (fo=1, routed)           0.094     3.067    ipbus/udp_if/RARP_block/data_buffer[73]
    SLICE_X172Y193       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[113]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_51/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.915     3.472    ipbus/udp_if/RARP_block/clk125
    SLICE_X172Y193                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[113]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_51/CLK
                         clock pessimism             -0.585     2.887    
    SLICE_X172Y193       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.989    ipbus/udp_if/RARP_block/data_buffer_reg[113]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_51
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[37]__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.189%)  route 0.147ns (61.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.736     2.918    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X193Y176                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[37]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y176       FDRE (Prop_fdre_C_Q)         0.091     3.009 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[37]__1/Q
                         net (fo=2, routed)           0.147     3.156    ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[37]__1
    SLICE_X196Y176       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.959     3.516    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X196Y176                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89/CLK
                         clock pessimism             -0.563     2.953    
    SLICE_X196Y176       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     3.071    ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_89
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[80]__0/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[88]__0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.714     2.896    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X191Y181                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[80]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y181       FDSE (Prop_fdse_C_Q)         0.100     2.996 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[80]__0/Q
                         net (fo=1, routed)           0.056     3.052    ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[80]__0
    SLICE_X190Y181       FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[88]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.936     3.493    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X190Y181                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[88]__0/C
                         clock pessimism             -0.586     2.907    
    SLICE_X190Y181       FDRE (Hold_fdre_C_D)         0.059     2.966    ipbus/udp_if/rx_packet_parser/pkt_data_reg[88]__0
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.708     2.890    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X189Y174                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y174       FDSE (Prop_fdse_C_Q)         0.100     2.990 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/Q
                         net (fo=1, routed)           0.093     3.083    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[15]__4
    SLICE_X190Y173       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.930     3.487    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X190Y173                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/CLK
                         clock pessimism             -0.585     2.902    
    SLICE_X190Y173       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.997    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[290]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.688     2.870    ipbus/udp_if/RARP_block/clk125
    SLICE_X173Y187                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y187       FDRE (Prop_fdre_C_Q)         0.100     2.970 r  ipbus/udp_if/RARP_block/data_buffer_reg[290]/Q
                         net (fo=1, routed)           0.101     3.071    ipbus/udp_if/RARP_block/data_buffer[290]
    SLICE_X172Y185       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.910     3.467    ipbus/udp_if/RARP_block/clk125
    SLICE_X172Y185                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
                         clock pessimism             -0.585     2.882    
    SLICE_X172Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.981    ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.708     2.890    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X189Y175                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y175       FDRE (Prop_fdre_C_Q)         0.100     2.990 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]__4/Q
                         net (fo=1, routed)           0.096     3.086    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[25]__4
    SLICE_X188Y175       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.929     3.486    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X188Y175                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
                         clock pessimism             -0.585     2.901    
    SLICE_X188Y175       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.995    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/DRPCLK                                                                           
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/DRPCLK  
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/DRPCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y36        ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y36        ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y35        ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X13Y35        ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y34        ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y35        ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y36        ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK                                                                                                                                      
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[113]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_51/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[125]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[162]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y193       ipbus/udp_if/RARP_block/data_buffer_reg[279]_srl2___ipbus_udp_if_RARP_block_data_buffer_reg_r_48/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X188Y181       ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_76/CLK                                                                        
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X188Y181       ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_76/CLK                                                                        
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.642     4.000   3.358    SLICE_X186Y167       ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_30/CLK                                                                         
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X186Y167       ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_33/CLK                                                                          
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y176       ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK                                                                       
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y176       ipbus/udp_if/rx_packet_parser/pkt_data_reg[49]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK                                                                        
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[0]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[1]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[2]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[3]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[4]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[5]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[6]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[7]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X190Y176       ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/CLK                                                                                     
High Pulse Width  Fast    SRLC32E/CLK           n/a            0.642     4.000   3.358    SLICE_X186Y174       ipbus/udp_if/IPADDR/pkt_mask_reg[39]_srl20____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_18/CLK                                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 1.086ns (63.548%)  route 0.623ns (36.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 22.270 - 16.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXBUFSTATUS[2])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXBUFSTATUS[2]
                         net (fo=1, routed)           0.623     8.719    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_7_gtwizard_inst
    SLICE_X210Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.515    22.270    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X210Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                         clock pessimism              0.518    22.788    
                         clock uncertainty           -0.085    22.703    
    SLICE_X210Y170       FDRE (Setup_fdre_C_D)       -0.002    22.701    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.345ns (20.211%)  route 1.362ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y154       FDRE (Prop_fdre_C_Q)         0.259     7.109 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.530     7.639    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X211Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.682 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.455     8.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X211Y153       LUT4 (Prop_lut4_I0_O)        0.043     8.180 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.377     8.557    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X210Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X210Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.345ns (20.211%)  route 1.362ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y154       FDRE (Prop_fdre_C_Q)         0.259     7.109 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.530     7.639    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X211Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.682 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.455     8.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X211Y153       LUT4 (Prop_lut4_I0_O)        0.043     8.180 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.377     8.557    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X210Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X210Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.345ns (20.211%)  route 1.362ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y154       FDRE (Prop_fdre_C_Q)         0.259     7.109 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.530     7.639    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X211Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.682 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.455     8.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X211Y153       LUT4 (Prop_lut4_I0_O)        0.043     8.180 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.377     8.557    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X210Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X210Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.345ns (20.211%)  route 1.362ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y154       FDRE (Prop_fdre_C_Q)         0.259     7.109 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.530     7.639    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X211Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.682 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.455     8.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X211Y153       LUT4 (Prop_lut4_I0_O)        0.043     8.180 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.377     8.557    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X210Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X210Y150       FDRE (Setup_fdre_C_CE)      -0.178    22.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.056ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 1.057ns (65.207%)  route 0.564ns (34.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 22.278 - 16.000 ) 
    Source Clock Delay      (SCD):    7.012ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.827     7.012    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXBUFSTATUS[1])
                                                      1.057     8.069 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXBUFSTATUS[1]
                         net (fo=1, routed)           0.564     8.633    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_6_gtwizard_inst
    SLICE_X219Y160       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.523    22.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                         clock pessimism              0.518    22.796    
                         clock uncertainty           -0.085    22.711    
    SLICE_X219Y160       FDRE (Setup_fdre_C_D)       -0.022    22.689    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                 14.056    

Slack (MET) :             14.069ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 1.086ns (67.690%)  route 0.518ns (32.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 22.272 - 16.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[4])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXDATA[4]
                         net (fo=1, routed)           0.518     8.614    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[4]
    SLICE_X219Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.517    22.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                         clock pessimism              0.518    22.790    
                         clock uncertainty           -0.085    22.705    
    SLICE_X219Y169       FDRE (Setup_fdre_C_D)       -0.022    22.683    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 14.069    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.345ns (21.235%)  route 1.280ns (78.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y154       FDRE (Prop_fdre_C_Q)         0.259     7.109 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.530     7.639    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X211Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.682 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.455     8.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X211Y153       LUT4 (Prop_lut4_I0_O)        0.043     8.180 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.294     8.475    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X210Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X210Y151       FDRE (Setup_fdre_C_CE)      -0.178    22.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 14.088    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.345ns (21.235%)  route 1.280ns (78.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y154       FDRE (Prop_fdre_C_Q)         0.259     7.109 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.530     7.639    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X211Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.682 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.455     8.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X211Y153       LUT4 (Prop_lut4_I0_O)        0.043     8.180 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.294     8.475    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X210Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X210Y151       FDRE (Setup_fdre_C_CE)      -0.178    22.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 14.088    

Slack (MET) :             14.088ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.345ns (21.235%)  route 1.280ns (78.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y154       FDRE (Prop_fdre_C_Q)         0.259     7.109 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.530     7.639    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X211Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.682 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.455     8.137    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X211Y153       LUT4 (Prop_lut4_I0_O)        0.043     8.180 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.294     8.475    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X210Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X210Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X210Y151       FDRE (Setup_fdre_C_CE)      -0.178    22.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 14.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[7]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.107ns (27.414%)  route 0.283ns (72.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.107     3.044 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.283     3.327    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.086     3.203    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X206Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y166       FDPE (Prop_fdpe_C_Q)         0.107     3.040 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.054     3.094    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X206Y166       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X206Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.597     2.933    
    SLICE_X206Y166       FDPE (Hold_fdpe_C_D)         0.023     2.956    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X212Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y158       FDPE (Prop_fdpe_C_Q)         0.107     3.046 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.054     3.100    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage1
    SLICE_X212Y158       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.981     3.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X212Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.599     2.939    
    SLICE_X212Y158       FDPE (Hold_fdpe_C_D)         0.023     2.962    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.756     2.938    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X213Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y161       FDPE (Prop_fdpe_C_Q)         0.091     3.029 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     3.081    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage1
    SLICE_X213Y161       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.980     3.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X213Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.599     2.938    
    SLICE_X213Y161       FDPE (Hold_fdpe_C_D)        -0.006     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.756     2.938    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X213Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y161       FDPE (Prop_fdpe_C_Q)         0.091     3.029 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     3.124    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage5
    SLICE_X213Y162       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X213Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism             -0.585     2.950    
    SLICE_X213Y162       FDPE (Hold_fdpe_C_D)         0.011     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.103%)  route 0.094ns (46.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X212Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y158       FDPE (Prop_fdpe_C_Q)         0.107     3.046 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.094     3.140    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage5
    SLICE_X212Y159       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.981     3.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X212Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism             -0.585     2.953    
    SLICE_X212Y159       FDPE (Hold_fdpe_C_D)         0.006     2.959    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[4]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.100ns (20.313%)  route 0.392ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.392     3.428    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[4]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.103%)  route 0.094ns (46.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X206Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y166       FDPE (Prop_fdpe_C_Q)         0.107     3.040 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.094     3.134    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X206Y167       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.972     3.529    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X206Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.585     2.944    
    SLICE_X206Y167       FDPE (Hold_fdpe_C_D)         0.006     2.950    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[0]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.118ns (23.659%)  route 0.381ns (76.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/Q
                         net (fo=1, routed)           0.381     3.433    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[0]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXCHARDISPMODE[1]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.118ns (23.611%)  route 0.382ns (76.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y165       FDRE (Prop_fdre_C_Q)         0.118     3.055 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/Q
                         net (fo=1, routed)           0.382     3.437    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I3[1]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXCHARDISPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.586     3.117    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXCHARDISPMODE[1])
                                                      0.130     3.247    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2                     
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2                     
Min Period        n/a     BUFG/I                   n/a            1.408     16.000  14.591   BUFGCTRL_X0Y3        eth/phy/inst/core_clocking_i/bufg_userclk/I                                                                                      
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X211Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X206Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C                                                 
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X206Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C                                                 
Low Pulse Width   Fast    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X206Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X206Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C                                                 
Low Pulse Width   Fast    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X206Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X206Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C                                                 
Low Pulse Width   Fast    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X206Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C                                                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y162       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X211Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    



---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_eth_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 0.259ns (4.562%)  route 5.419ns (95.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 12.806 - 8.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.369     5.842    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y200       FDRE (Prop_fdre_C_Q)         0.259     6.101 r  clocks/rst_reg/Q
                         net (fo=4, routed)           5.419    11.519    clocks/n_0_rst_reg
    SLICE_X170Y199       FDRE                                         r  clocks/rst_eth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.417    12.806    clocks/clk125_fr
    SLICE_X170Y199                                                    r  clocks/rst_eth_reg/C
                         clock pessimism              1.097    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X170Y199       FDRE (Setup_fdre_C_D)       -0.022    13.845    clocks/rst_eth_reg
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.259ns (12.639%)  route 1.790ns (87.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.220     5.693    clocks/clkdiv/clk125_fr
    SLICE_X128Y227                                                    r  clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y227       FDRE (Prop_fdre_C_Q)         0.259     5.952 r  clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           1.790     7.742    clocks/clkdiv/p_0_in
    SLICE_X169Y201       FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.232    12.621    clocks/clkdiv/clk125_fr
    SLICE_X169Y201                                                    r  clocks/clkdiv/d17_reg/C
                         clock pessimism              1.170    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X169Y201       FDRE (Setup_fdre_C_D)       -0.007    13.748    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d28_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.259ns (17.286%)  route 1.239ns (82.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    1.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.223     5.696    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y229       FDRE (Prop_fdre_C_Q)         0.259     5.955 r  clocks/clkdiv/cnt_reg[27]/Q
                         net (fo=2, routed)           1.239     7.194    clocks/clkdiv/n_0_cnt_reg[27]
    SLICE_X100Y249       FDRE                                         r  clocks/clkdiv/d28_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.108    12.497    clocks/clkdiv/clk125_fr
    SLICE_X100Y249                                                    r  clocks/clkdiv/d28_reg/C
                         clock pessimism              1.097    13.594    
                         clock uncertainty           -0.035    13.558    
    SLICE_X100Y249       FDRE (Setup_fdre_C_D)       -0.002    13.556    clocks/clkdiv/d28_reg
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.993ns (74.803%)  route 0.334ns (25.197%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.218     5.691    clocks/clkdiv/clk125_fr
    SLICE_X128Y223                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y223       FDRE (Prop_fdre_C_Q)         0.259     5.950 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.277    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y223       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.576 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.630 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.637    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.691 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.745 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.799 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.853 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.853    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.018 r  clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.018    clocks/clkdiv/n_6_cnt_reg[24]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.978ns (74.515%)  route 0.334ns (25.485%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.218     5.691    clocks/clkdiv/clk125_fr
    SLICE_X128Y223                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y223       FDRE (Prop_fdre_C_Q)         0.259     5.950 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.277    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y223       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.576 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.630 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.637    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.691 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.745 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.799 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.853 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.853    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     7.003 r  clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.003    clocks/clkdiv/n_4_cnt_reg[24]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.939ns (73.734%)  route 0.334ns (26.266%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.218     5.691    clocks/clkdiv/clk125_fr
    SLICE_X128Y223                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y223       FDRE (Prop_fdre_C_Q)         0.259     5.950 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.277    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y223       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.576 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.630 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.637    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.691 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.745 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.799 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.964 r  clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.964    clocks/clkdiv/n_6_cnt_reg[20]_i_1
    SLICE_X128Y228       FDRE                                         r  clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.090    12.479    clocks/clkdiv/clk125_fr
    SLICE_X128Y228                                                    r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.170    13.649    
                         clock uncertainty           -0.035    13.613    
    SLICE_X128Y228       FDRE (Setup_fdre_C_D)        0.076    13.689    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.940ns (73.755%)  route 0.334ns (26.245%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.218     5.691    clocks/clkdiv/clk125_fr
    SLICE_X128Y223                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y223       FDRE (Prop_fdre_C_Q)         0.259     5.950 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.277    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y223       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.576 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.630 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.637    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.691 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.745 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.799 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.853 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.853    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.965 r  clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.965    clocks/clkdiv/n_5_cnt_reg[24]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.936ns (73.672%)  route 0.334ns (26.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.218     5.691    clocks/clkdiv/clk125_fr
    SLICE_X128Y223                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y223       FDRE (Prop_fdre_C_Q)         0.259     5.950 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.277    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y223       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.576 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.630 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.637    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.691 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.745 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.799 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.853 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.853    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X128Y229       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.961 r  clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.961    clocks/clkdiv/n_7_cnt_reg[24]_i_1
    SLICE_X128Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X128Y229                                                    r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.170    13.651    
                         clock uncertainty           -0.035    13.615    
    SLICE_X128Y229       FDRE (Setup_fdre_C_D)        0.076    13.691    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.924ns (73.421%)  route 0.334ns (26.579%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 12.479 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.218     5.691    clocks/clkdiv/clk125_fr
    SLICE_X128Y223                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y223       FDRE (Prop_fdre_C_Q)         0.259     5.950 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.277    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y223       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.576 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.630 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.637    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.691 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.745 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.799 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X128Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.150     6.949 r  clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.949    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X128Y228       FDRE                                         r  clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.090    12.479    clocks/clkdiv/clk125_fr
    SLICE_X128Y228                                                    r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.170    13.649    
                         clock uncertainty           -0.035    13.613    
    SLICE_X128Y228       FDRE (Setup_fdre_C_D)        0.076    13.689    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.689    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.885ns (72.571%)  route 0.334ns (27.429%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 12.478 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.218     5.691    clocks/clkdiv/clk125_fr
    SLICE_X128Y223                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y223       FDRE (Prop_fdre_C_Q)         0.259     5.950 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     6.277    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X128Y223       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     6.576 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.576    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X128Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.630 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.637    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X128Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.691 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.691    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X128Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.745 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X128Y227       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.910 r  clocks/clkdiv/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.910    clocks/clkdiv/n_6_cnt_reg[16]_i_1
    SLICE_X128Y227       FDRE                                         r  clocks/clkdiv/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.089    12.478    clocks/clkdiv/clk125_fr
    SLICE_X128Y227                                                    r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism              1.170    13.648    
                         clock uncertainty           -0.035    13.612    
    SLICE_X128Y227       FDRE (Setup_fdre_C_D)        0.076    13.688    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  6.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.992     1.433    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y192       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.704 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.704    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y192       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.249     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.548     1.433    
    SLICE_X220Y192       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.532    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.705 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y194       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.988     1.429    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y183       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.700 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.700    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y183       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.243     1.975    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.546     1.429    
    SLICE_X220Y183       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.528    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.981     1.422    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y176       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.693 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.693    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X216Y176       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.235     1.967    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.545     1.422    
    SLICE_X216Y176       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.521    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.394 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.394    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X220Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.222    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.759     2.128    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.399 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y156       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.984     2.735    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.607     2.128    
    SLICE_X220Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.227    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.992     1.433    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y192       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.709 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.709    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X220Y192       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.249     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.548     1.433    
    SLICE_X220Y192       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.535    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.399 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X220Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X220Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.759     2.128    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.404 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.404    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X220Y156       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.984     2.735    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.607     2.128    
    SLICE_X220Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.230    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.710 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.710    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X220Y194       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.536    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { gt_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                    
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y5        eth/bufg_fr/I                                                                                                                                                                          
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y6        eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/I                                                                         
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408     8.000   6.592   IBUFDS_GTE2_X1Y7     eth/phy/inst/core_clocking_i/ibufds_gtrefclk/I                                                                                                                                         
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408     8.000   6.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/GTREFCLK0                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/GTREFCLK0                                                                           
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/GTREFCLK0  
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/GTREFCLK0   
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071     8.000   6.929   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X168Y200       clocks/d17_d_reg/C                                                                                                                                                                     
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X168Y200       clocks/nuke_d_reg/C                                                                                                                                                                    
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       24.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.084ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.849ns (11.787%)  route 6.354ns (88.213%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.753ns = ( 40.753 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=118, routed)         2.514    13.219    ipbus/trans/sm/Q[2]
    SLICE_X180Y198       LUT4 (Prop_lut4_I2_O)        0.047    13.266 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.658    13.924    ipbus/trans/sm/O8
    SLICE_X179Y198       LUT2 (Prop_lut2_I1_O)        0.134    14.058 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.058    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X179Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.331 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.655    15.986    slaves/slave2/I51[0]
    SLICE_X189Y192       LUT6 (Prop_lut6_I5_O)        0.129    16.115 r  slaves/slave2/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.613    16.728    ipbus/trans/sm/I231[3]
    SLICE_X184Y188       LUT6 (Prop_lut6_I0_O)        0.043    16.771 r  ipbus/trans/sm/ram_reg_0_i_11/O
                         net (fo=1, routed)           0.915    17.686    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X10Y38        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.429    40.753    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y38                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.397    
                         clock uncertainty           -0.085    42.312    
    RAMB36_X10Y38        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    41.769    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.769    
                         arrival time                         -17.686    
  -------------------------------------------------------------------
                         slack                                 24.084    

Slack (MET) :             24.197ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.914ns (13.041%)  route 6.095ns (86.959%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.753ns = ( 40.753 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=118, routed)         2.514    13.219    ipbus/trans/sm/Q[2]
    SLICE_X180Y198       LUT4 (Prop_lut4_I2_O)        0.047    13.266 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.658    13.924    ipbus/trans/sm/O8
    SLICE_X179Y198       LUT2 (Prop_lut2_I1_O)        0.134    14.058 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.058    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X179Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.331 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.685    16.016    ipbus/trans/sm/CO[0]
    SLICE_X185Y185       LUT6 (Prop_lut6_I5_O)        0.129    16.145 r  ipbus/trans/sm/ram_reg_0_i_22/O
                         net (fo=1, routed)           0.000    16.145    ipbus/trans/iface/tx_data[1]
    SLICE_X185Y185       MUXF7 (Prop_muxf7_I1_O)      0.108    16.253 r  ipbus/trans/iface/ram_reg_0_i_13/O
                         net (fo=1, routed)           1.239    17.492    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X10Y38        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.429    40.753    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y38                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.397    
                         clock uncertainty           -0.085    42.312    
    RAMB36_X10Y38        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.624    41.688    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.688    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                 24.197    

Slack (MET) :             24.239ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.702ns (10.442%)  route 6.021ns (89.558%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns = ( 40.584 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=212, routed)         3.182    13.888    slaves/slave3/O7[0]
    SLICE_X187Y200       LUT3 (Prop_lut3_I1_O)        0.043    13.931 r  slaves/slave3/rmw_input[29]_i_4/O
                         net (fo=2, routed)           0.539    14.470    ipbus/trans/sm/I139
    SLICE_X183Y201       LUT6 (Prop_lut6_I5_O)        0.043    14.513 r  ipbus/trans/sm/ram_reg_7_i_29/O
                         net (fo=1, routed)           0.316    14.829    ipbus/trans/sm/n_0_ram_reg_7_i_29
    SLICE_X183Y200       LUT5 (Prop_lut5_I2_O)        0.043    14.872 r  ipbus/trans/sm/ram_reg_7_i_23/O
                         net (fo=1, routed)           0.000    14.872    ipbus/trans/sm/n_0_ram_reg_7_i_23
    SLICE_X183Y200       MUXF7 (Prop_muxf7_I0_O)      0.120    14.992 r  ipbus/trans/sm/ram_reg_7_i_18/O
                         net (fo=1, routed)           0.676    15.669    ipbus/trans/sm/n_0_ram_reg_7_i_18
    SLICE_X179Y196       LUT6 (Prop_lut6_I4_O)        0.122    15.791 r  ipbus/trans/sm/ram_reg_7_i_10/O
                         net (fo=1, routed)           0.000    15.791    ipbus/trans/iface/tx_data[28]
    SLICE_X179Y196       MUXF7 (Prop_muxf7_I1_O)      0.108    15.899 r  ipbus/trans/iface/ram_reg_7_i_3/O
                         net (fo=1, routed)           1.306    17.205    ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X10Y40        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.260    40.584    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y40                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.569    42.153    
                         clock uncertainty           -0.085    42.068    
    RAMB36_X10Y40        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.624    41.444    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                         -17.205    
  -------------------------------------------------------------------
                         slack                                 24.239    

Slack (MET) :             24.283ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.909ns (13.135%)  route 6.011ns (86.865%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=118, routed)         2.514    13.219    ipbus/trans/sm/Q[2]
    SLICE_X180Y198       LUT4 (Prop_lut4_I2_O)        0.047    13.266 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.658    13.924    ipbus/trans/sm/O8
    SLICE_X179Y198       LUT2 (Prop_lut2_I1_O)        0.134    14.058 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.058    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X179Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.331 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.622    15.953    ipbus/trans/sm/CO[0]
    SLICE_X188Y186       LUT6 (Prop_lut6_I5_O)        0.129    16.082 r  ipbus/trans/sm/ram_reg_2_i_12/O
                         net (fo=1, routed)           0.000    16.082    ipbus/trans/iface/tx_data[7]
    SLICE_X188Y186       MUXF7 (Prop_muxf7_I1_O)      0.103    16.185 r  ipbus/trans/iface/ram_reg_2_i_4/O
                         net (fo=1, routed)           1.218    17.403    ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X10Y37        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y37                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.623    41.686    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.686    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                 24.283    

Slack (MET) :             24.330ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.784ns (11.399%)  route 6.094ns (88.601%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 40.754 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=212, routed)         3.407    14.113    slaves/slave3/O7[0]
    SLICE_X185Y197       LUT3 (Prop_lut3_I1_O)        0.054    14.167 r  slaves/slave3/rmw_input[22]_i_4/O
                         net (fo=2, routed)           0.468    14.634    ipbus/trans/sm/I111
    SLICE_X191Y197       LUT6 (Prop_lut6_I5_O)        0.137    14.771 r  ipbus/trans/sm/ram_reg_5_i_27/O
                         net (fo=1, routed)           0.445    15.217    ipbus/trans/sm/n_0_ram_reg_5_i_27
    SLICE_X190Y196       LUT5 (Prop_lut5_I2_O)        0.043    15.260 r  ipbus/trans/sm/ram_reg_5_i_22/O
                         net (fo=1, routed)           0.000    15.260    ipbus/trans/sm/n_0_ram_reg_5_i_22
    SLICE_X190Y196       MUXF7 (Prop_muxf7_I0_O)      0.101    15.361 r  ipbus/trans/sm/ram_reg_5_i_16/O
                         net (fo=1, routed)           0.663    16.024    ipbus/trans/sm/n_0_ram_reg_5_i_16
    SLICE_X184Y193       LUT6 (Prop_lut6_I4_O)        0.123    16.147 r  ipbus/trans/sm/ram_reg_5_i_8/O
                         net (fo=1, routed)           0.000    16.147    ipbus/trans/iface/tx_data[21]
    SLICE_X184Y193       MUXF7 (Prop_muxf7_I1_O)      0.103    16.250 r  ipbus/trans/iface/ram_reg_5_i_2/O
                         net (fo=1, routed)           1.111    17.360    ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X10Y39        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.430    40.754    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y39                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.644    42.398    
                         clock uncertainty           -0.085    42.313    
    RAMB36_X10Y39        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.623    41.690    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         41.690    
                         arrival time                         -17.360    
  -------------------------------------------------------------------
                         slack                                 24.330    

Slack (MET) :             24.430ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.928ns (13.692%)  route 5.850ns (86.308%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.753ns = ( 40.753 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=118, routed)         2.514    13.219    ipbus/trans/sm/Q[2]
    SLICE_X180Y198       LUT4 (Prop_lut4_I2_O)        0.047    13.266 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.658    13.924    ipbus/trans/sm/O8
    SLICE_X179Y198       LUT2 (Prop_lut2_I1_O)        0.134    14.058 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.058    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X179Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.331 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.298    15.628    ipbus/trans/sm/CO[0]
    SLICE_X187Y186       LUT6 (Prop_lut6_I5_O)        0.129    15.757 r  ipbus/trans/sm/ram_reg_0_i_24/O
                         net (fo=1, routed)           0.000    15.757    ipbus/trans/iface/tx_data[0]
    SLICE_X187Y186       MUXF7 (Prop_muxf7_I1_O)      0.122    15.879 r  ipbus/trans/iface/ram_reg_0_i_14/O
                         net (fo=1, routed)           1.381    17.260    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X10Y38        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.429    40.753    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y38                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.397    
                         clock uncertainty           -0.085    42.312    
    RAMB36_X10Y38        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.622    41.690    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.690    
                         arrival time                         -17.260    
  -------------------------------------------------------------------
                         slack                                 24.430    

Slack (MET) :             24.430ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 0.914ns (13.496%)  route 5.859ns (86.504%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=118, routed)         2.514    13.219    ipbus/trans/sm/Q[2]
    SLICE_X180Y198       LUT4 (Prop_lut4_I2_O)        0.047    13.266 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.658    13.924    ipbus/trans/sm/O8
    SLICE_X179Y198       LUT2 (Prop_lut2_I1_O)        0.134    14.058 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.058    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X179Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.331 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.589    15.919    ipbus/trans/sm/CO[0]
    SLICE_X187Y185       LUT6 (Prop_lut6_I5_O)        0.129    16.048 r  ipbus/trans/sm/ram_reg_2_i_8/O
                         net (fo=1, routed)           0.000    16.048    ipbus/trans/iface/tx_data[9]
    SLICE_X187Y185       MUXF7 (Prop_muxf7_I1_O)      0.108    16.156 r  ipbus/trans/iface/ram_reg_2_i_2/O
                         net (fo=1, routed)           1.099    17.255    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X10Y37        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y37                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.624    41.685    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 24.430    

Slack (MET) :             24.442ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 0.914ns (13.520%)  route 5.846ns (86.480%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=118, routed)         2.514    13.219    ipbus/trans/sm/Q[2]
    SLICE_X180Y198       LUT4 (Prop_lut4_I2_O)        0.047    13.266 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.658    13.924    ipbus/trans/sm/O8
    SLICE_X179Y198       LUT2 (Prop_lut2_I1_O)        0.134    14.058 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.058    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X179Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.331 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.467    15.798    ipbus/trans/sm/CO[0]
    SLICE_X189Y186       LUT6 (Prop_lut6_I5_O)        0.129    15.927 r  ipbus/trans/sm/ram_reg_2_i_10/O
                         net (fo=1, routed)           0.000    15.927    ipbus/trans/iface/tx_data[8]
    SLICE_X189Y186       MUXF7 (Prop_muxf7_I1_O)      0.108    16.035 r  ipbus/trans/iface/ram_reg_2_i_3/O
                         net (fo=1, routed)           1.208    17.243    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X10Y37        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y37                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.624    41.685    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                         -17.243    
  -------------------------------------------------------------------
                         slack                                 24.442    

Slack (MET) :             24.463ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 0.798ns (12.279%)  route 5.701ns (87.721%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns = ( 40.584 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 r  ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=212, routed)         3.182    13.888    slaves/slave3/O7[0]
    SLICE_X187Y200       LUT3 (Prop_lut3_I1_O)        0.050    13.938 r  slaves/slave3/rmw_input[30]_i_4/O
                         net (fo=2, routed)           0.453    14.391    ipbus/trans/sm/I143
    SLICE_X186Y201       LUT6 (Prop_lut6_I5_O)        0.132    14.523 r  ipbus/trans/sm/ram_reg_7_i_27/O
                         net (fo=1, routed)           0.370    14.892    ipbus/trans/sm/n_0_ram_reg_7_i_27
    SLICE_X185Y199       LUT5 (Prop_lut5_I2_O)        0.043    14.935 r  ipbus/trans/sm/ram_reg_7_i_22/O
                         net (fo=1, routed)           0.000    14.935    ipbus/trans/sm/n_0_ram_reg_7_i_22
    SLICE_X185Y199       MUXF7 (Prop_muxf7_I0_O)      0.120    15.055 r  ipbus/trans/sm/ram_reg_7_i_16/O
                         net (fo=1, routed)           0.446    15.501    ipbus/trans/sm/n_0_ram_reg_7_i_16
    SLICE_X181Y196       LUT6 (Prop_lut6_I4_O)        0.122    15.623 r  ipbus/trans/sm/ram_reg_7_i_8/O
                         net (fo=1, routed)           0.000    15.623    ipbus/trans/iface/tx_data[29]
    SLICE_X181Y196       MUXF7 (Prop_muxf7_I1_O)      0.108    15.731 r  ipbus/trans/iface/ram_reg_7_i_2/O
                         net (fo=1, routed)           1.251    16.982    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X10Y40        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.260    40.584    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y40                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.569    42.153    
                         clock uncertainty           -0.085    42.068    
    RAMB36_X10Y40        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.624    41.444    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                         -16.982    
  -------------------------------------------------------------------
                         slack                                 24.463    

Slack (MET) :             24.535ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.914ns (13.708%)  route 5.753ns (86.291%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.483ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.602    10.483    ipbus/trans/sm/ipb_clk
    SLICE_X187Y187                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y187       FDRE (Prop_fdre_C_Q)         0.223    10.706 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=118, routed)         2.514    13.219    ipbus/trans/sm/Q[2]
    SLICE_X180Y198       LUT4 (Prop_lut4_I2_O)        0.047    13.266 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          0.658    13.924    ipbus/trans/sm/O8
    SLICE_X179Y198       LUT2 (Prop_lut2_I1_O)        0.134    14.058 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.058    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X179Y198       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.331 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.397    15.727    ipbus/trans/sm/CO[0]
    SLICE_X187Y188       LUT6 (Prop_lut6_I5_O)        0.129    15.856 r  ipbus/trans/sm/ram_reg_2_i_6/O
                         net (fo=1, routed)           0.000    15.856    ipbus/trans/iface/tx_data[10]
    SLICE_X187Y188       MUXF7 (Prop_muxf7_I1_O)      0.108    15.964 r  ipbus/trans/iface/ram_reg_2_i_1/O
                         net (fo=1, routed)           1.186    17.150    ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X10Y37        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y37                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y37        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.624    41.685    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 24.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.100ns (18.256%)  route 0.448ns (81.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.351ns
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.700     4.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X197Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y204       FDCE (Prop_fdce_C_Q)         0.100     4.395 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=3, routed)           0.448     4.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[0]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.013     5.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.752     4.599    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     4.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/io_rd_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_input_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.621%)  route 0.290ns (69.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.284ns
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.669     4.264    slaves/slave6/trigger_top/ipb_clk
    SLICE_X179Y204                                                    r  slaves/slave6/trigger_top/io_rd_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y204       FDRE (Prop_fdre_C_Q)         0.100     4.364 r  slaves/slave6/trigger_top/io_rd_data_reg_reg[17]/Q
                         net (fo=2, routed)           0.290     4.654    slaves/slave2/I3[17]
    SLICE_X180Y196       LUT6 (Prop_lut6_I2_O)        0.028     4.682 r  slaves/slave2/rmw_input[17]_i_1/O
                         net (fo=1, routed)           0.000     4.682    ipbus/trans/sm/I231[17]
    SLICE_X180Y196       FDRE                                         r  ipbus/trans/sm/rmw_input_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.945     5.284    ipbus/trans/sm/ipb_clk
    SLICE_X180Y196                                                    r  ipbus/trans/sm/rmw_input_reg[17]/C
                         clock pessimism             -0.752     4.532    
    SLICE_X180Y196       FDRE (Hold_fdre_C_D)         0.087     4.619    ipbus/trans/sm/rmw_input_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           4.682    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/io_rd_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_input_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.295%)  route 0.245ns (62.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.671     4.266    slaves/slave6/trigger_top/ipb_clk
    SLICE_X190Y205                                                    r  slaves/slave6/trigger_top/io_rd_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y205       FDRE (Prop_fdre_C_Q)         0.118     4.384 r  slaves/slave6/trigger_top/io_rd_data_reg_reg[18]/Q
                         net (fo=2, routed)           0.245     4.629    slaves/slave2/I3[18]
    SLICE_X191Y192       LUT6 (Prop_lut6_I2_O)        0.028     4.657 r  slaves/slave2/rmw_input[18]_i_1/O
                         net (fo=1, routed)           0.000     4.657    ipbus/trans/sm/I231[18]
    SLICE_X191Y192       FDRE                                         r  ipbus/trans/sm/rmw_input_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.946     5.285    ipbus/trans/sm/ipb_clk
    SLICE_X191Y192                                                    r  ipbus/trans/sm/rmw_input_reg[18]/C
                         clock pessimism             -0.752     4.533    
    SLICE_X191Y192       FDRE (Hold_fdre_C_D)         0.060     4.593    ipbus/trans/sm/rmw_input_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.100ns (18.005%)  route 0.455ns (81.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.351ns
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.700     4.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X197Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y204       FDCE (Prop_fdce_C_Q)         0.100     4.395 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=4, routed)           0.455     4.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[2]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.013     5.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.752     4.599    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     4.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.850    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.100ns (17.924%)  route 0.458ns (82.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.351ns
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.700     4.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X194Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y203       FDCE (Prop_fdce_C_Q)         0.100     4.395 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=4, routed)           0.458     4.853    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[7]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.013     5.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.752     4.599    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     4.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.853    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.100ns (17.677%)  route 0.466ns (82.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.351ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.698     4.293    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X193Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y204       FDCE (Prop_fdce_C_Q)         0.100     4.393 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=4, routed)           0.466     4.858    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[9]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.013     5.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.752     4.599    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     4.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.858    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.100ns (17.466%)  route 0.473ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.351ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.701     4.296    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X197Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y202       FDCE (Prop_fdce_C_Q)         0.100     4.396 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=4, routed)           0.473     4.868    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[5]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.013     5.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.752     4.599    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     4.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.626%)  route 0.319ns (71.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.706     4.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X209Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y204       FDRE (Prop_fdre_C_Q)         0.100     4.401 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[2]/Q
                         net (fo=1, routed)           0.319     4.720    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/Q[2]
    SLICE_X208Y195       LUT3 (Prop_lut3_I0_O)        0.028     4.748 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/io_rd_data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.748    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/n_5_loopback_reg
    SLICE_X208Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.983     5.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X208Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[2]/C
                         clock pessimism             -0.752     4.570    
    SLICE_X208Y195       FDRE (Hold_fdre_C_D)         0.087     4.657    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_input_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.173%)  route 0.326ns (71.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.671     4.266    ipbus/trans/sm/ipb_clk
    SLICE_X182Y200                                                    r  ipbus/trans/sm/rmw_input_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y200       FDRE (Prop_fdre_C_Q)         0.100     4.366 r  ipbus/trans/sm/rmw_input_reg[28]/Q
                         net (fo=3, routed)           0.326     4.692    ipbus/trans/sm/rmw_input[28]
    SLICE_X184Y197       LUT5 (Prop_lut5_I3_O)        0.028     4.720 r  ipbus/trans/sm/rmw_result[28]_i_1/O
                         net (fo=1, routed)           0.000     4.720    ipbus/trans/sm/rmw_result_0[28]
    SLICE_X184Y197       FDRE                                         r  ipbus/trans/sm/rmw_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.947     5.286    ipbus/trans/sm/ipb_clk
    SLICE_X184Y197                                                    r  ipbus/trans/sm/rmw_result_reg[28]/C
                         clock pessimism             -0.752     4.534    
    SLICE_X184Y197       FDRE (Hold_fdre_C_D)         0.087     4.621    ipbus/trans/sm/rmw_result_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.958ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.759     4.354    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X209Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y198       FDRE (Prop_fdre_C_Q)         0.100     4.454 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/live_status_reg_reg[6]/Q
                         net (fo=1, routed)           0.081     4.534    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/Q[5]
    SLICE_X208Y198       LUT3 (Prop_lut3_I0_O)        0.030     4.564 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/io_rd_data_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     4.564    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/n_2_loopback_reg
    SLICE_X208Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.984     5.323    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X208Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]/C
                         clock pessimism             -0.958     4.365    
    SLICE_X208Y198       FDRE (Hold_fdre_C_D)         0.096     4.461    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.461    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform:           { 0 16 }
Period:             32.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y35    ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X13Y35    ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y34    ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y35    ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y36    ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y34    ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X13Y34    ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X13Y37    ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK                                                                        
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X10Y38    ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y38    ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK                                                                         
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   32.000  181.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKOUT1                                                                                                   
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y194   ipbus/trans/sm/addr_reg[19]/C                                                                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y194   ipbus/trans/sm/addr_reg[23]/C                                                                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y198   ipbus/trans/sm/addr_reg[29]/C                                                                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y198   ipbus/trans/sm/addr_reg[30]/C                                                                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y198   ipbus/trans/sm/addr_reg[31]/C                                                                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X181Y199   slaves/slave2/ipbus_out_reg[ipb_rdata][20]/C                                                                          
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y199   slaves/slave2/ipbus_out_reg[ipb_rdata][2]/C                                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y199   slaves/slave2/ipbus_out_reg[ipb_rdata][31]/C                                                                          
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X182Y199   slaves/slave2/reg_reg[1][31]/C                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X208Y195   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X169Y200   clocks/nuke_i_reg/C                                                                                                   
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X181Y201   ipbus/trans/sm/rmw_input_reg[16]/C                                                                                    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X191Y200   ipbus/trans/sm/rmw_input_reg[21]/C                                                                                    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X185Y201   ipbus/trans/sm/rmw_input_reg[27]/C                                                                                    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X182Y200   ipbus/trans/sm/rmw_input_reg[28]/C                                                                                    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X184Y201   ipbus/trans/sm/rmw_input_reg[29]/C                                                                                    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X185Y201   ipbus/trans/sm/rmw_input_reg[31]/C                                                                                    
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X171Y187   ipbus/udp_if/clock_crossing_if/busy_buf_reg[1]/C                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X171Y187   ipbus/udp_if/clock_crossing_if/busy_buf_reg[2]/C                                                                      
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X171Y187   ipbus/udp_if/clock_crossing_if/busy_buf_reg[3]/C                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                   
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   8.000   92.000   MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  prog_clk
  To Clock:  prog_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prog_clk
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { prog_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin          
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     6.400   5.329   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   6.400   93.600  MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_ub
Waveform:           { 0 4 }
Period:             8.000
Sources:            { mcmm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin           
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591    BUFGCTRL_X0Y4    BUFG_inst/I   
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y4  mcmm/CLKOUT0  
Min Period  n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y224    ODDR_inst/C   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y4  mcmm/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv_fb
  To Clock:  clkdiv_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv_fb
Waveform:           { 0 16 }
Period:             32.000
Sources:            { mcmm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin            
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   32.000  68.000   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   32.000  181.360  MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.448ns (15.578%)  route 2.428ns (84.422%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y202       FDSE (Prop_fdse_C_Q)         0.259     3.864 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.551     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X205Y203       LUT1 (Prop_lut1_I0_O)        0.049     4.464 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.476     4.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y203       LUT4 (Prop_lut4_I3_O)        0.140     5.080 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.401     6.481    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X216Y204       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X216Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                         clock pessimism              0.233    16.359    
                         clock uncertainty           -0.035    16.324    
    SLICE_X216Y204       FDRE (Setup_fdre_C_CE)      -0.269    16.055    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         16.055    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.780ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.172ns (45.950%)  route 1.379ns (54.050%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXCHARISK[3]
                         net (fo=5, routed)           0.848     5.886    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RXCHARISK[1]
    SLICE_X218Y202       LUT5 (Prop_lut5_I0_O)        0.043     5.929 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/left_align_select_r[0]_i_2/O
                         net (fo=2, routed)           0.531     6.460    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I1
    SLICE_X219Y201       LUT6 (Prop_lut6_I0_O)        0.043     6.503 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r[0]_i_1/O
                         net (fo=1, routed)           0.000     6.503    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_left_align_select_r[0]_i_1
    SLICE_X219Y201       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X219Y201       FDRE (Setup_fdre_C_D)        0.033    16.284    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.284    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  9.780    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.448ns (16.632%)  route 2.246ns (83.368%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y202       FDSE (Prop_fdse_C_Q)         0.259     3.864 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.551     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X205Y203       LUT1 (Prop_lut1_I0_O)        0.049     4.464 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.476     4.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y203       LUT4 (Prop_lut4_I3_O)        0.140     5.080 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.219     6.299    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X216Y192       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X216Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                         clock pessimism              0.160    16.455    
                         clock uncertainty           -0.035    16.420    
    SLICE_X216Y192       FDRE (Setup_fdre_C_CE)      -0.269    16.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  9.852    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.448ns (17.402%)  route 2.126ns (82.598%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y202       FDSE (Prop_fdse_C_Q)         0.259     3.864 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.551     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X205Y203       LUT1 (Prop_lut1_I0_O)        0.049     4.464 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.476     4.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y203       LUT4 (Prop_lut4_I3_O)        0.140     5.080 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.100     6.179    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X214Y202       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X214Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism              0.233    16.359    
                         clock uncertainty           -0.035    16.324    
    SLICE_X214Y202       FDRE (Setup_fdre_C_CE)      -0.292    16.032    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                  9.852    

Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 1.172ns (47.856%)  route 1.277ns (52.144%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 16.126 - 12.800 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.836     3.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/user_clk
    GTHE2_CHANNEL_X1Y15                                               r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCHARISK[3])
                                                      1.086     5.039 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXCHARISK[3]
                         net (fo=5, routed)           0.848     5.886    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RXCHARISK[1]
    SLICE_X218Y202       LUT5 (Prop_lut5_I0_O)        0.043     5.929 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/left_align_select_r[0]_i_2/O
                         net (fo=2, routed)           0.429     6.359    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/I1
    SLICE_X219Y203       LUT6 (Prop_lut6_I0_O)        0.043     6.402 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r[1]_i_1/O
                         net (fo=1, routed)           0.000     6.402    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/n_0_left_align_select_r[1]_i_1
    SLICE_X219Y203       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.356    16.126    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/user_clk
    SLICE_X219Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]/C
                         clock pessimism              0.160    16.286    
                         clock uncertainty           -0.035    16.251    
    SLICE_X219Y203       FDRE (Setup_fdre_C_D)        0.034    16.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 1.800ns (74.066%)  route 0.630ns (25.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 16.125 - 12.800 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           0.630     6.241    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[24]
    SLICE_X213Y203       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.355    16.125    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X213Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                         clock pessimism              0.160    16.285    
                         clock uncertainty           -0.035    16.250    
    SLICE_X213Y203       FDRE (Setup_fdre_C_D)       -0.019    16.231    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         16.231    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.448ns (17.563%)  route 2.103ns (82.437%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y202       FDSE (Prop_fdse_C_Q)         0.259     3.864 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.551     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X205Y203       LUT1 (Prop_lut1_I0_O)        0.049     4.464 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.476     4.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y203       LUT4 (Prop_lut4_I3_O)        0.140     5.080 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.076     6.156    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X212Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X212Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                         clock pessimism              0.160    16.455    
                         clock uncertainty           -0.035    16.420    
    SLICE_X212Y196       FDRE (Setup_fdre_C_CE)      -0.269    16.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.448ns (17.563%)  route 2.103ns (82.437%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y202       FDSE (Prop_fdse_C_Q)         0.259     3.864 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.551     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X205Y203       LUT1 (Prop_lut1_I0_O)        0.049     4.464 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.476     4.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y203       LUT4 (Prop_lut4_I3_O)        0.140     5.080 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.076     6.156    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X212Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X212Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                         clock pessimism              0.160    16.455    
                         clock uncertainty           -0.035    16.420    
    SLICE_X212Y196       FDRE (Setup_fdre_C_CE)      -0.269    16.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.448ns (17.563%)  route 2.103ns (82.437%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y202       FDSE (Prop_fdse_C_Q)         0.259     3.864 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.551     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X205Y203       LUT1 (Prop_lut1_I0_O)        0.049     4.464 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.476     4.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y203       LUT4 (Prop_lut4_I3_O)        0.140     5.080 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.076     6.156    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X212Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X212Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
                         clock pessimism              0.160    16.455    
                         clock uncertainty           -0.035    16.420    
    SLICE_X212Y196       FDRE (Setup_fdre_C_CE)      -0.269    16.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.448ns (18.275%)  route 2.004ns (81.725%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 16.125 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X204Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y202       FDSE (Prop_fdse_C_Q)         0.259     3.864 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.551     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/O2
    SLICE_X205Y203       LUT1 (Prop_lut1_I0_O)        0.049     4.464 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.476     4.940    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X206Y203       LUT4 (Prop_lut4_I3_O)        0.140     5.080 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.977     6.057    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X210Y203       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.355    16.125    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X210Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.233    16.358    
                         clock uncertainty           -0.035    16.323    
    SLICE_X210Y203       FDRE (Setup_fdre_C_CE)      -0.269    16.054    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         16.054    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  9.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.419%)  route 0.267ns (67.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X215Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y202       FDRE (Prop_fdre_C_Q)         0.100     1.735 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_reg[0]/Q
                         net (fo=21, routed)          0.267     2.002    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/p_1_in13_in
    SLICE_X217Y196       LUT5 (Prop_lut5_I4_O)        0.028     2.030 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA[16]_i_1/O
                         net (fo=1, routed)           0.000     2.030    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[16]_i_1
    SLICE_X217Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.984     2.002    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X217Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[16]/C
                         clock pessimism             -0.099     1.903    
    SLICE_X217Y196       FDRE (Hold_fdre_C_D)         0.061     1.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.857%)  route 0.460ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X199Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y201       FDCE (Prop_fdce_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.460     2.188    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[2]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.010     2.028    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.099     1.929    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.112    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_sp_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.130ns (30.838%)  route 0.292ns (69.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/user_clk
    SLICE_X218Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y202       FDRE (Prop_fdre_C_Q)         0.100     1.735 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r_reg/Q
                         net (fo=10, routed)          0.292     2.027    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/gen_spa_i
    SLICE_X218Y199       LUT2 (Prop_lut2_I1_O)        0.030     2.057 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/gen_sp_r_i_1/O
                         net (fo=1, routed)           0.000     2.057    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/GEN_SP
    SLICE_X218Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_sp_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.985     2.003    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X218Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_sp_r_reg/C
                         clock pessimism             -0.099     1.904    
    SLICE_X218Y199       FDRE (Hold_fdre_C_D)         0.075     1.979    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_sp_r_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.100ns (17.819%)  route 0.461ns (82.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDCE (Prop_fdce_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.461     2.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[4]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.010     2.028    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.099     1.929    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.112    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.091ns (17.297%)  route 0.435ns (82.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X199Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y201       FDCE (Prop_fdce_C_Q)         0.091     1.719 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.435     2.154    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[9]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.010     2.028    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.099     1.929    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.147     2.076    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.509%)  route 0.292ns (69.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/user_clk
    SLICE_X218Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y202       FDRE (Prop_fdre_C_Q)         0.100     1.735 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r_reg/Q
                         net (fo=10, routed)          0.292     2.027    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/gen_spa_i
    SLICE_X218Y199       LUT2 (Prop_lut2_I0_O)        0.028     2.055 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_i_1/O
                         net (fo=1, routed)           0.000     2.055    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT0
    SLICE_X218Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.985     2.003    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/user_clk
    SLICE_X218Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_reg/C
                         clock pessimism             -0.099     1.904    
    SLICE_X218Y199       FDRE (Hold_fdre_C_D)         0.060     1.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.100ns (17.397%)  route 0.475ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDCE (Prop_fdce_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.475     2.203    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[5]
    RAMB36_X13Y39        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.010     2.028    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.099     1.929    
    RAMB36_X13Y39        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.112    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_end_after_start_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.705     1.632    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X211Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_end_after_start_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y207       FDRE (Prop_fdre_C_Q)         0.100     1.732 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_end_after_start_r_reg/Q
                         net (fo=2, routed)           0.062     1.794    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_valid_data_counter_i/stage_2_end_after_start_r
    SLICE_X210Y207       LUT6 (Prop_lut6_I3_O)        0.028     1.822 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_valid_data_counter_i/FRAME_ERR_RESULT_i_1/O
                         net (fo=1, routed)           0.000     1.822    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT0
    SLICE_X210Y207       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/user_clk
    SLICE_X210Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg/C
                         clock pessimism             -0.284     1.643    
    SLICE_X210Y207       FDRE (Hold_fdre_C_D)         0.087     1.730    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/FRAME_ERR_RESULT_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.760     1.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/user_clk
    SLICE_X221Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y197       FDRE (Prop_fdre_C_Q)         0.100     1.787 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_reg[3]/Q
                         net (fo=2, routed)           0.063     1.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/n_0_soft_err_r_reg[3]
    SLICE_X220Y197       LUT2 (Prop_lut2_I0_O)        0.028     1.878 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/n_0_SOFT_ERR[1]_i_1
    SLICE_X220Y197       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.985     2.003    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/user_clk
    SLICE_X220Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_reg[1]/C
                         clock pessimism             -0.305     1.698    
    SLICE_X220Y197       FDRE (Hold_fdre_C_D)         0.087     1.785    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.132%)  route 0.297ns (69.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.708     1.635    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X215Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y202       FDRE (Prop_fdre_C_Q)         0.100     1.735 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_reg[0]/Q
                         net (fo=21, routed)          0.297     2.032    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/p_1_in13_in
    SLICE_X218Y196       LUT5 (Prop_lut5_I4_O)        0.028     2.060 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA[23]_i_2/O
                         net (fo=1, routed)           0.000     2.060    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/n_0_TX_DATA[23]_i_2
    SLICE_X218Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.984     2.002    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/user_clk
    SLICE_X218Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[23]/C
                         clock pessimism             -0.099     1.903    
    SLICE_X218Y196       FDRE (Hold_fdre_C_D)         0.061     1.964    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                                                                                                                                                                                                                        
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     12.800  10.380  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y86        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y42        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB18_X13Y80        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y39        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     12.800  11.392  BUFGCTRL_X0Y1        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                          
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y195       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y195       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y198       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y197       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.317ns (11.796%)  route 2.370ns (88.204%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.060     6.459    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y192       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.235    16.530    
                         clock uncertainty           -0.035    16.495    
    SLICE_X215Y192       FDRE (Setup_fdre_C_CE)      -0.294    16.201    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.317ns (11.796%)  route 2.370ns (88.204%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.060     6.459    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y192       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                         clock pessimism              0.235    16.530    
                         clock uncertainty           -0.035    16.495    
    SLICE_X215Y192       FDRE (Setup_fdre_C_CE)      -0.294    16.201    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.317ns (11.796%)  route 2.370ns (88.204%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.060     6.459    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y192       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                         clock pessimism              0.235    16.530    
                         clock uncertainty           -0.035    16.495    
    SLICE_X215Y192       FDRE (Setup_fdre_C_CE)      -0.294    16.201    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.317ns (11.796%)  route 2.370ns (88.204%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.060     6.459    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y192       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                         clock pessimism              0.235    16.530    
                         clock uncertainty           -0.035    16.495    
    SLICE_X215Y192       FDRE (Setup_fdre_C_CE)      -0.294    16.201    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.317ns (11.796%)  route 2.370ns (88.204%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.060     6.459    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y192       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism              0.235    16.530    
                         clock uncertainty           -0.035    16.495    
    SLICE_X215Y192       FDRE (Setup_fdre_C_CE)      -0.294    16.201    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.317ns (11.796%)  route 2.370ns (88.204%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 16.295 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          1.060     6.459    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y192       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.525    16.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.235    16.530    
                         clock uncertainty           -0.035    16.495    
    SLICE_X215Y192       FDRE (Setup_fdre_C_CE)      -0.294    16.201    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         16.201    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.317ns (12.183%)  route 2.285ns (87.817%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 16.294 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.975     6.374    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y191       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.524    16.294    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism              0.235    16.529    
                         clock uncertainty           -0.035    16.494    
    SLICE_X215Y191       FDRE (Setup_fdre_C_CE)      -0.294    16.200    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         16.200    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.317ns (12.183%)  route 2.285ns (87.817%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 16.294 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.975     6.374    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y191       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.524    16.294    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.235    16.529    
                         clock uncertainty           -0.035    16.494    
    SLICE_X215Y191       FDRE (Setup_fdre_C_CE)      -0.294    16.200    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         16.200    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.317ns (12.183%)  route 2.285ns (87.817%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 16.294 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.975     6.374    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y191       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.524    16.294    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
                         clock pessimism              0.235    16.529    
                         clock uncertainty           -0.035    16.494    
    SLICE_X215Y191       FDRE (Setup_fdre_C_CE)      -0.294    16.200    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         16.200    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
                            (rising edge-triggered cell FDSE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.317ns (12.183%)  route 2.285ns (87.817%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 16.294 - 12.800 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.655     3.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y183       FDSE (Prop_fdse_C_Q)         0.223     3.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_reg/Q
                         net (fo=9, routed)           0.460     4.455    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/O2
    SLICE_X207Y185       LUT1 (Prop_lut1_I0_O)        0.043     4.498 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/s_axi_tx_tready_INST_0/O
                         net (fo=7, routed)           0.850     5.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_axis_tready
    SLICE_X201Y187       LUT4 (Prop_lut4_I3_O)        0.051     5.399 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i[36]_i_1/O
                         net (fo=37, routed)          0.975     6.374    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/I1[0]
    SLICE_X215Y191       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.524    16.294    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism              0.235    16.529    
                         clock uncertainty           -0.035    16.494    
    SLICE_X215Y191       FDRE (Setup_fdre_C_CE)      -0.294    16.200    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         16.200    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  9.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.472%)  route 0.106ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X221Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y187       FDRE (Prop_fdre_C_Q)         0.100     1.783 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[9]/Q
                         net (fo=8, routed)           0.106     1.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O11[6]
    SLICE_X216Y187       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3/CLK
                         clock pessimism             -0.279     1.719    
    SLICE_X216Y187       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.817    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.674%)  route 0.146ns (59.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.757     1.684    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X218Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y189       FDRE (Prop_fdre_C_Q)         0.100     1.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[7]/Q
                         net (fo=4, routed)           0.146     1.930    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O12[0]
    SLICE_X216Y188       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.982     2.000    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3/CLK
                         clock pessimism             -0.302     1.698    
    SLICE_X216Y188       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.852    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.757     1.684    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X218Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y188       FDRE (Prop_fdre_C_Q)         0.100     1.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[31]/Q
                         net (fo=7, routed)           0.152     1.936    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O9[0]
    SLICE_X216Y186       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3/CLK
                         clock pessimism             -0.302     1.695    
    SLICE_X216Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.601%)  route 0.110ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X221Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y186       FDRE (Prop_fdre_C_Q)         0.100     1.782 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[26]/Q
                         net (fo=6, routed)           0.110     1.892    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O9[5]
    SLICE_X216Y186       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.979     1.997    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3/CLK
                         clock pessimism             -0.279     1.718    
    SLICE_X216Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.804    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.667%)  route 0.213ns (64.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.746     1.673    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X206Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y178       FDCE (Prop_fdce_C_Q)         0.118     1.791 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=4, routed)           0.213     2.004    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[8]
    RAMB36_X13Y36        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.003     2.021    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     1.720    
    RAMB36_X13Y36        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.903    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.914%)  route 0.203ns (69.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.747     1.674    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X207Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y179       FDCE (Prop_fdce_C_Q)         0.091     1.765 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=4, routed)           0.203     1.968    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[3]
    RAMB36_X13Y36        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.003     2.021    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     1.720    
    RAMB36_X13Y36        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.147     1.867    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.459%)  route 0.111ns (52.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/user_clk
    SLICE_X219Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y187       FDRE (Prop_fdre_C_Q)         0.100     1.783 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_dec_4byte_i/word_aligned_data_r_reg[0]/Q
                         net (fo=4, routed)           0.111     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/O12[7]
    SLICE_X216Y188       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.982     2.000    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X216Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3/CLK
                         clock pessimism             -0.302     1.698    
    SLICE_X216Y188       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.790    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X219Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y177       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i/Q
                         net (fo=1, routed)           0.055     1.830    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/I9[1]
    SLICE_X219Y177       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.971     1.989    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/user_clk
    SLICE_X219Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]/C
                         clock pessimism             -0.314     1.675    
    SLICE_X219Y177       FDRE (Hold_fdre_C_D)         0.047     1.722    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/gen_k_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.758     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X215Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y190       FDRE (Prop_fdre_C_Q)         0.100     1.785 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[15]/Q
                         net (fo=1, routed)           0.055     1.840    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[15]
    SLICE_X215Y190       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.983     2.001    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X215Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[15]/C
                         clock pessimism             -0.316     1.685    
    SLICE_X215Y190       FDRE (Hold_fdre_C_D)         0.047     1.732    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.758     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X215Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y190       FDRE (Prop_fdre_C_Q)         0.100     1.785 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r_reg[8]/Q
                         net (fo=1, routed)           0.055     1.840    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/storage_r[8]
    SLICE_X215Y190       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.983     2.001    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X215Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]/C
                         clock pessimism             -0.316     1.685    
    SLICE_X215Y190       FDRE (Hold_fdre_C_D)         0.047     1.732    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                       
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.539     12.800  9.261   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                      
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     12.800  10.380  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB18_X14Y72        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y36        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB18_X14Y76        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     12.800  10.961  RAMB36_X13Y38        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     12.800  11.392  BUFGCTRL_X0Y2        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                          
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X220Y182       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                              
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y176       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X210Y178       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X212Y177       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i/CLK                                                                                                                                                                                                                 
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     6.400   5.758   SLICE_X216Y188       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3/CLK                                                                                                                                                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 1.086ns (63.016%)  route 0.637ns (36.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.276 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.637     8.733    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X212Y163       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.521    14.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X212Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.307    14.583    
                         clock uncertainty           -0.205    14.378    
    SLICE_X212Y163       FDRE (Setup_fdre_C_D)       -0.002    14.376    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 1.086ns (69.962%)  route 0.466ns (30.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 14.275 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[1])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[1]
                         net (fo=1, routed)           0.466     8.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[1]
    SLICE_X217Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.520    14.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/C
                         clock pessimism              0.307    14.582    
                         clock uncertainty           -0.205    14.377    
    SLICE_X217Y165       FDRE (Setup_fdre_C_D)       -0.031    14.346    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.259ns (17.592%)  route 1.213ns (82.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.837ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.652     6.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.259     7.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.213     8.309    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X220Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X220Y170       FDRE (Setup_fdre_C_D)        0.028    14.402    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.259ns (18.341%)  route 1.153ns (81.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.837ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.652     6.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.259     7.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.153     8.249    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.010    14.364    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.223ns (15.644%)  route 1.202ns (84.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.223     7.063 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           1.202     8.265    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.518    14.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.307    14.580    
                         clock uncertainty           -0.205    14.375    
    SLICE_X220Y169       FDRE (Setup_fdre_C_D)        0.028    14.403    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.223ns (16.062%)  route 1.165ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 14.274 - 8.000 ) 
    Source Clock Delay      (SCD):    6.843ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.658     6.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y166       FDRE (Prop_fdre_C_Q)         0.223     7.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.165     8.231    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.519    14.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.307    14.581    
                         clock uncertainty           -0.205    14.376    
    SLICE_X220Y167       FDRE (Setup_fdre_C_D)        0.000    14.376    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.223ns (16.402%)  route 1.137ns (83.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.664     6.849    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y160       FDRE (Prop_fdre_C_Q)         0.223     7.072 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.137     8.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_0_txbufstatus_reg_reg[1]
    SLICE_X218Y160       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.307    14.585    
                         clock uncertainty           -0.205    14.380    
    SLICE_X218Y160       FDRE (Setup_fdre_C_D)       -0.022    14.358    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.223ns (16.356%)  route 1.140ns (83.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.223     7.063 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.140     8.203    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X221Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.518    14.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.307    14.580    
                         clock uncertainty           -0.205    14.375    
    SLICE_X221Y168       FDRE (Setup_fdre_C_D)       -0.022    14.353    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.204ns (16.204%)  route 1.055ns (83.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.204     7.044 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.055     8.099    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X221Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.518    14.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.307    14.580    
                         clock uncertainty           -0.205    14.375    
    SLICE_X221Y168       FDRE (Setup_fdre_C_D)       -0.112    14.263    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.223ns (16.473%)  route 1.131ns (83.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.837ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.652     6.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y171       FDRE (Prop_fdre_C_Q)         0.223     7.060 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.131     8.191    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X219Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X219Y168       FDRE (Setup_fdre_C_D)       -0.019    14.355    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  6.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.820%)  route 0.575ns (85.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.575     3.608    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X220Y169       FDRE (Hold_fdre_C_D)         0.067     3.497    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.118ns (17.340%)  route 0.563ns (82.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.118     3.049 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.563     3.612    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X220Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X220Y170       FDRE (Hold_fdre_C_D)         0.066     3.495    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.761%)  route 0.577ns (85.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.577     3.610    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X220Y169       FDRE (Hold_fdre_C_D)         0.062     3.492    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.118ns (17.837%)  route 0.544ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X210Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y170       FDRE (Prop_fdre_C_Q)         0.118     3.049 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.544     3.593    eth/phy/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X209Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.972     3.529    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X209Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.306     3.223    
                         clock uncertainty            0.205     3.428    
    SLICE_X209Y168       FDRE (Hold_fdre_C_D)         0.039     3.467    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.091ns (13.964%)  route 0.561ns (86.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.091     3.024 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.561     3.585    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X220Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X220Y170       FDRE (Hold_fdre_C_D)         0.025     3.454    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.868%)  route 0.573ns (85.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y171       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           0.573     3.604    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.032     3.464    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.118ns (16.883%)  route 0.581ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.752     2.934    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.118     3.052 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           0.581     3.633    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.059     3.491    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.690%)  route 0.581ns (85.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.581     3.616    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X218Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X218Y167       FDRE (Hold_fdre_C_D)         0.040     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.091ns (14.023%)  route 0.558ns (85.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y169       FDRE (Prop_fdre_C_Q)         0.091     3.024 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.558     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X221Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X221Y168       FDRE (Hold_fdre_C_D)         0.002     3.433    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.412%)  route 0.594ns (85.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y171       FDRE (Prop_fdre_C_Q)         0.100     3.031 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.594     3.625    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.042     3.474    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.459ns  (logic 0.204ns (13.982%)  route 1.255ns (86.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y165       FDRE (Prop_fdre_C_Q)         0.204    15.048 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           1.255    16.303    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)       -0.060    22.318    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.409ns  (logic 0.223ns (15.823%)  route 1.186ns (84.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 22.273 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.186    16.252    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.518    22.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.307    22.580    
                         clock uncertainty           -0.205    22.375    
    SLICE_X219Y167       FDRE (Setup_fdre_C_D)       -0.019    22.356    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -16.252    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.867%)  route 1.182ns (84.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 22.273 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.182    16.248    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.518    22.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.307    22.580    
                         clock uncertainty           -0.205    22.375    
    SLICE_X219Y167       FDRE (Setup_fdre_C_D)       -0.019    22.356    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.391ns  (logic 0.223ns (16.036%)  route 1.168ns (83.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 22.273 - 16.000 ) 
    Source Clock Delay      (SCD):    6.842ns = ( 14.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.657    14.842    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y167       FDRE (Prop_fdre_C_Q)         0.223    15.065 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           1.168    16.233    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg__0
    SLICE_X219Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.518    22.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism              0.307    22.580    
                         clock uncertainty           -0.205    22.375    
    SLICE_X219Y167       FDRE (Setup_fdre_C_D)       -0.031    22.344    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.406ns  (logic 0.223ns (15.865%)  route 1.183ns (84.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.183    16.250    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)        0.021    22.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.344ns  (logic 0.223ns (16.595%)  route 1.121ns (83.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.121    16.188    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X219Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X219Y165       FDRE (Setup_fdre_C_D)       -0.031    22.346    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                         -16.188    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.389ns  (logic 0.223ns (16.051%)  route 1.166ns (83.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.166    16.233    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)        0.022    22.400    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.354ns  (logic 0.223ns (16.475%)  route 1.131ns (83.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.845ns = ( 14.845 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.660    14.845    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y164       FDRE (Prop_fdre_C_Q)         0.223    15.068 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           1.131    16.199    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X221Y166       FDRE (Setup_fdre_C_D)       -0.008    22.369    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         22.369    
                         arrival time                         -16.199    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.354ns  (logic 0.223ns (16.472%)  route 1.131ns (83.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.223    15.066 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.131    16.197    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X221Y166       FDRE (Setup_fdre_C_D)       -0.009    22.368    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                         -16.197    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.270ns  (logic 0.204ns (16.058%)  route 1.066ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 22.275 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.204    15.047 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.066    16.113    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.520    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.307    22.582    
                         clock uncertainty           -0.205    22.377    
    SLICE_X221Y166       FDRE (Setup_fdre_C_D)       -0.088    22.289    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.289    
                         arrival time                         -16.113    
  -------------------------------------------------------------------
                         slack                                  6.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.091ns (14.084%)  route 0.555ns (85.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y165       FDRE (Prop_fdre_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.555     3.583    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.009     3.443    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.543%)  route 0.588ns (85.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y164       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           0.588     3.625    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.977     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism             -0.306     3.228    
                         clock uncertainty            0.205     3.433    
    SLICE_X221Y166       FDRE (Hold_fdre_C_D)         0.049     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.091ns (14.058%)  route 0.556ns (85.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.556     3.584    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.007     3.441    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.091ns (13.948%)  route 0.561ns (86.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.091     3.027 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.561     3.588    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.977     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.306     3.228    
                         clock uncertainty            0.205     3.433    
    SLICE_X221Y166       FDRE (Hold_fdre_C_D)         0.011     3.444    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.846%)  route 0.574ns (85.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.574     3.610    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.977     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.306     3.228    
                         clock uncertainty            0.205     3.433    
    SLICE_X221Y166       FDRE (Hold_fdre_C_D)         0.032     3.465    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.714%)  route 0.580ns (85.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.580     3.616    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X220Y168       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.306     3.226    
                         clock uncertainty            0.205     3.431    
    SLICE_X220Y168       FDRE (Hold_fdre_C_D)         0.040     3.471    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.775%)  route 0.577ns (85.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.577     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X221Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.977     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.306     3.228    
                         clock uncertainty            0.205     3.433    
    SLICE_X221Y166       FDRE (Hold_fdre_C_D)         0.033     3.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.091ns (13.980%)  route 0.560ns (86.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y165       FDRE (Prop_fdre_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.560     3.588    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.006     3.440    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.624%)  route 0.584ns (85.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.584     3.621    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X219Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X219Y165       FDRE (Hold_fdre_C_D)         0.038     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.100ns (14.178%)  route 0.605ns (85.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.605     3.642    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.059     3.493    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.270ns (62.713%)  route 0.161ns (37.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    10.252ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.371    10.252    clocks/ipb_clk
    SLICE_X169Y200                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y200       FDRE (Prop_fdre_C_Q)         0.223    10.475 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.161    10.635    clocks/clkdiv/nuke_i
    SLICE_X168Y200       LUT4 (Prop_lut4_I0_O)        0.047    10.682 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000    10.682    clocks/n_2_clkdiv
    SLICE_X168Y200       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.232    12.621    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/nuke_d_reg/C
                         clock pessimism              1.084    13.705    
                         clock uncertainty           -0.182    13.523    
    SLICE_X168Y200       FDRE (Setup_fdre_C_D)        0.086    13.609    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  2.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.959ns  (arrival time - required time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.631     4.226    clocks/ipb_clk
    SLICE_X169Y200                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y200       FDRE (Prop_fdre_C_Q)         0.100     4.326 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.081     4.406    clocks/clkdiv/nuke_i
    SLICE_X168Y200       LUT4 (Prop_lut4_I0_O)        0.030     4.436 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     4.436    clocks/n_2_clkdiv
    SLICE_X168Y200       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.831     2.582    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/nuke_d_reg/C
                         clock pessimism             -0.382     2.200    
                         clock uncertainty            0.182     2.382    
    SLICE_X168Y200       FDRE (Hold_fdre_C_D)         0.096     2.478    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  1.959    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - gt_clk rise@24.000ns)
  Data Path Delay:        6.431ns  (logic 0.259ns (4.027%)  route 6.172ns (95.973%))
  Logic Levels:           0  
  Clock Path Skew:        3.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 40.729 - 32.000 ) 
    Source Clock Delay      (SCD):    5.842ns = ( 29.842 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)    24.000    24.000 r  
    AK8                                               0.000    24.000 r  gt_clkp
                         net (fo=0)                   0.000    24.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    24.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025    28.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    28.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.369    29.842    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y200       FDRE (Prop_fdre_C_Q)         0.259    30.101 r  clocks/rst_reg/Q
                         net (fo=4, routed)           6.172    36.273    clocks/n_0_rst_reg
    SLICE_X169Y199       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.404    40.729    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism              1.084    41.813    
                         clock uncertainty           -0.182    41.631    
    SLICE_X169Y199       FDRE (Setup_fdre_C_D)       -0.008    41.623    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -36.273    
  -------------------------------------------------------------------
                         slack                                  5.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 0.206ns (3.682%)  route 5.388ns (96.318%))
  Logic Levels:           0  
  Clock Path Skew:        4.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.424ns
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888     3.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.232     4.621    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y200       FDRE (Prop_fdre_C_Q)         0.206     4.827 r  clocks/rst_reg/Q
                         net (fo=4, routed)           5.388    10.215    clocks/n_0_rst_reg
    SLICE_X169Y199       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism             -1.084     9.340    
                         clock uncertainty            0.182     9.522    
    SLICE_X169Y199       FDRE (Hold_fdre_C_D)         0.117     9.639    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -9.639    
                         arrival time                          10.215    
  -------------------------------------------------------------------
                         slack                                  0.576    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       28.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[10]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[10]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[10]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[12]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[15]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[15]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[19]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[19]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[19]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[21]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[21]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[21]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[27]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[27]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[27]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[30]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.223ns (6.729%)  route 3.091ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.845ns = ( 40.845 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.091    13.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X203Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.520    40.845    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X203Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]/C
                         clock pessimism              1.644    42.489    
                         clock uncertainty           -0.085    42.404    
    SLICE_X203Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.192    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[9]
  -------------------------------------------------------------------
                         required time                         42.192    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                 28.454    

Slack (MET) :             28.506ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.223ns (6.714%)  route 3.098ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.846ns = ( 40.846 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.098    13.745    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X204Y197       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.521    40.846    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X204Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]/C
                         clock pessimism              1.644    42.490    
                         clock uncertainty           -0.085    42.405    
    SLICE_X204Y197       FDCE (Recov_fdce_C_CLR)     -0.154    42.251    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[22]
  -------------------------------------------------------------------
                         required time                         42.251    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 28.506    

Slack (MET) :             28.506ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.223ns (6.714%)  route 3.098ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.846ns = ( 40.846 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X169Y199                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y199       FDRE (Prop_fdre_C_Q)         0.223    10.647 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.098    13.745    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X204Y197       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1656, routed)        1.521    40.846    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X204Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]/C
                         clock pessimism              1.644    42.490    
                         clock uncertainty           -0.085    42.405    
    SLICE_X204Y197       FDCE (Recov_fdce_C_CLR)     -0.154    42.251    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]
  -------------------------------------------------------------------
                         required time                         42.251    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 28.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.140%)  route 0.149ns (59.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.937ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.700     4.295    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X197Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y205       FDPE (Prop_fdpe_C_Q)         0.100     4.395 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.149     4.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X196Y205       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.904     5.243    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X196Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.937     4.306    
    SLICE_X196Y205       FDPE (Remov_fdpe_C_PRE)     -0.052     4.254    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.254    
                         arrival time                           4.544    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.991%)  route 0.194ns (66.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.753     4.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y191       FDPE (Prop_fdpe_C_Q)         0.100     4.448 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.194     4.642    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X199Y191       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X199Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.956     4.359    
    SLICE_X199Y191       FDPE (Remov_fdpe_C_PRE)     -0.072     4.287    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.287    
                         arrival time                           4.642    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.157ns (42.326%)  route 0.214ns (57.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.748     4.343    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y182       FDPE (Prop_fdpe_C_Q)         0.091     4.434 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.492    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y182       LUT2 (Prop_lut2_I0_O)        0.066     4.558 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.155     4.714    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X203Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.970     5.309    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X203Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.932     4.377    
    SLICE_X203Y182       FDPE (Remov_fdpe_C_PRE)     -0.072     4.305    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.714    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.157ns (39.770%)  route 0.238ns (60.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.749     4.344    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X197Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y187       FDPE (Prop_fdpe_C_Q)         0.091     4.435 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.493    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X197Y187       LUT2 (Prop_lut2_I0_O)        0.066     4.559 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.179     4.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X200Y186       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.972     5.311    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.932     4.379    
    SLICE_X200Y186       FDPE (Remov_fdpe_C_PRE)     -0.052     4.327    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.327    
                         arrival time                           4.738    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.157ns (39.770%)  route 0.238ns (60.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.749     4.344    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X197Y187                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y187       FDPE (Prop_fdpe_C_Q)         0.091     4.435 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.493    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X197Y187       LUT2 (Prop_lut2_I0_O)        0.066     4.559 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.179     4.738    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X200Y186       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.972     5.311    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.932     4.379    
    SLICE_X200Y186       FDPE (Remov_fdpe_C_PRE)     -0.052     4.327    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.327    
                         arrival time                           4.738    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.157ns (38.061%)  route 0.255ns (61.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.748     4.343    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y182       FDPE (Prop_fdpe_C_Q)         0.091     4.434 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.492    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y182       LUT2 (Prop_lut2_I0_O)        0.066     4.558 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.197     4.755    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.970     5.309    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.953     4.356    
    SLICE_X200Y183       FDPE (Remov_fdpe_C_PRE)     -0.052     4.304    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.157ns (38.061%)  route 0.255ns (61.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.748     4.343    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y182       FDPE (Prop_fdpe_C_Q)         0.091     4.434 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.492    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X201Y182       LUT2 (Prop_lut2_I0_O)        0.066     4.558 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.197     4.755    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.970     5.309    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.953     4.356    
    SLICE_X200Y183       FDPE (Remov_fdpe_C_PRE)     -0.052     4.304    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.157ns (35.485%)  route 0.285ns (64.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.694     4.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X193Y214                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y214       FDPE (Prop_fdpe_C_Q)         0.091     4.380 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.438    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X193Y214       LUT2 (Prop_lut2_I0_O)        0.066     4.504 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.227     4.731    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y214       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.900     5.239    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y214                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.912     4.327    
    SLICE_X199Y214       FDPE (Remov_fdpe_C_PRE)     -0.072     4.255    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.157ns (35.485%)  route 0.285ns (64.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.694     4.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X193Y214                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y214       FDPE (Prop_fdpe_C_Q)         0.091     4.380 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.438    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X193Y214       LUT2 (Prop_lut2_I0_O)        0.066     4.504 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.227     4.731    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y214       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.900     5.239    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y214                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.912     4.327    
    SLICE_X199Y214       FDPE (Remov_fdpe_C_PRE)     -0.072     4.255    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.157ns (35.485%)  route 0.285ns (64.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.694     4.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X193Y214                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y214       FDPE (Prop_fdpe_C_Q)         0.091     4.380 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     4.438    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X193Y214       LUT2 (Prop_lut2_I0_O)        0.066     4.504 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.227     4.731    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X199Y214       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1656, routed)        0.900     5.239    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X199Y214                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.912     4.327    
    SLICE_X199Y214       FDPE (Remov_fdpe_C_PRE)     -0.072     4.255    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.223ns (14.569%)  route 1.308ns (85.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 9.552 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.308     6.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.825     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.177     9.729    
                         clock uncertainty           -0.035     9.694    
    SLICE_X211Y155       FDCE (Recov_fdce_C_CLR)     -0.212     9.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.223ns (14.569%)  route 1.308ns (85.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 9.552 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.308     6.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.825     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.177     9.729    
                         clock uncertainty           -0.035     9.694    
    SLICE_X210Y155       FDCE (Recov_fdce_C_CLR)     -0.187     9.507    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.223ns (14.569%)  route 1.308ns (85.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 9.552 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.308     6.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.825     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.177     9.729    
                         clock uncertainty           -0.035     9.694    
    SLICE_X210Y155       FDCE (Recov_fdce_C_CLR)     -0.154     9.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.223ns (14.569%)  route 1.308ns (85.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 9.552 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.308     6.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.825     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.177     9.729    
                         clock uncertainty           -0.035     9.694    
    SLICE_X210Y155       FDCE (Recov_fdce_C_CLR)     -0.154     9.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.223ns (14.569%)  route 1.308ns (85.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 9.552 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.308     6.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y155       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.825     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.177     9.729    
                         clock uncertainty           -0.035     9.694    
    SLICE_X210Y155       FDCE (Recov_fdce_C_CLR)     -0.154     9.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.223ns (15.383%)  route 1.227ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 9.622 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.227     6.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.895     9.622    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.177     9.799    
                         clock uncertainty           -0.035     9.764    
    SLICE_X211Y156       FDCE (Recov_fdce_C_CLR)     -0.212     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.223ns (15.383%)  route 1.227ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 9.622 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.227     6.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.895     9.622    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.177     9.799    
                         clock uncertainty           -0.035     9.764    
    SLICE_X211Y156       FDCE (Recov_fdce_C_CLR)     -0.212     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.223ns (15.383%)  route 1.227ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 9.622 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.227     6.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.895     9.622    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.177     9.799    
                         clock uncertainty           -0.035     9.764    
    SLICE_X211Y156       FDCE (Recov_fdce_C_CLR)     -0.212     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.223ns (15.383%)  route 1.227ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 9.622 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.227     6.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.895     9.622    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.177     9.799    
                         clock uncertainty           -0.035     9.764    
    SLICE_X211Y156       FDCE (Recov_fdce_C_CLR)     -0.212     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.223ns (15.383%)  route 1.227ns (84.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 9.622 - 5.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.451     5.274    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.223     5.497 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.227     6.724    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.895     9.622    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.177     9.799    
                         clock uncertainty           -0.035     9.764    
    SLICE_X211Y156       FDCE (Recov_fdce_C_CLR)     -0.212     9.552    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.100ns (12.984%)  route 0.670ns (87.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.670     3.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.047     3.484    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.123     3.361    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.311    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.100ns (12.984%)  route 0.670ns (87.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.670     3.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X210Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.047     3.484    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X210Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.123     3.361    
    SLICE_X210Y157       FDCE (Remov_fdce_C_CLR)     -0.050     3.311    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.100ns (12.984%)  route 0.670ns (87.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.670     3.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.047     3.484    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.123     3.361    
    SLICE_X211Y157       FDCE (Remov_fdce_C_CLR)     -0.069     3.292    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.336%)  route 0.711ns (87.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.711     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.051     3.488    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.123     3.365    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     3.315    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.336%)  route 0.711ns (87.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.711     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.051     3.488    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.123     3.365    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     3.315    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.336%)  route 0.711ns (87.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.711     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.051     3.488    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.123     3.365    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     3.315    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.336%)  route 0.711ns (87.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.711     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.051     3.488    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.123     3.365    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     3.315    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.336%)  route 0.711ns (87.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.711     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.051     3.488    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.123     3.365    
    SLICE_X211Y156       FDCE (Remov_fdce_C_CLR)     -0.069     3.296    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.336%)  route 0.711ns (87.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.711     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.051     3.488    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.123     3.365    
    SLICE_X211Y156       FDCE (Remov_fdce_C_CLR)     -0.069     3.296    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.336%)  route 0.711ns (87.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.444     2.803    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X198Y172                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y172       FDPE (Prop_fdpe_C_Q)         0.100     2.903 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.711     3.613    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.051     3.488    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.123     3.365    
    SLICE_X211Y156       FDCE (Remov_fdce_C_CLR)     -0.069     3.296    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.223ns (18.060%)  route 1.012ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.664     6.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X209Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y195       FDRE (Prop_fdre_C_Q)         0.223     7.072 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.012     8.084    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X216Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.355    14.110    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X216Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.443    14.553    
                         clock uncertainty           -0.077    14.476    
    SLICE_X216Y207       FDCE (Recov_fdce_C_CLR)     -0.187    14.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.223ns (18.060%)  route 1.012ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.664     6.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X209Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y195       FDRE (Prop_fdre_C_Q)         0.223     7.072 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.012     8.084    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X216Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.355    14.110    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X216Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.443    14.553    
                         clock uncertainty           -0.077    14.476    
    SLICE_X216Y207       FDCE (Recov_fdce_C_CLR)     -0.187    14.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.223ns (18.060%)  route 1.012ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.664     6.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X209Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y195       FDRE (Prop_fdre_C_Q)         0.223     7.072 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.012     8.084    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X216Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.355    14.110    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X216Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.443    14.553    
                         clock uncertainty           -0.077    14.476    
    SLICE_X216Y207       FDCE (Recov_fdce_C_CLR)     -0.154    14.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.223ns (18.060%)  route 1.012ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.664     6.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X209Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y195       FDRE (Prop_fdre_C_Q)         0.223     7.072 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.012     8.084    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X216Y207       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.355    14.110    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X216Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.443    14.553    
                         clock uncertainty           -0.077    14.476    
    SLICE_X216Y207       FDCE (Recov_fdce_C_CLR)     -0.154    14.322    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.259ns (18.526%)  route 1.139ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.107ns = ( 14.107 - 8.000 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.492     6.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y205       FDRE (Prop_fdre_C_Q)         0.259     6.936 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.139     8.075    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X216Y213       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.352    14.107    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X216Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.516    14.623    
                         clock uncertainty           -0.077    14.546    
    SLICE_X216Y213       FDCE (Recov_fdce_C_CLR)     -0.187    14.359    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.259ns (18.526%)  route 1.139ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.107ns = ( 14.107 - 8.000 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.492     6.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y205       FDRE (Prop_fdre_C_Q)         0.259     6.936 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.139     8.075    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X216Y213       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.352    14.107    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X216Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.516    14.623    
                         clock uncertainty           -0.077    14.546    
    SLICE_X216Y213       FDCE (Recov_fdce_C_CLR)     -0.154    14.392    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.259ns (18.526%)  route 1.139ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.107ns = ( 14.107 - 8.000 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.492     6.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y205       FDRE (Prop_fdre_C_Q)         0.259     6.936 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.139     8.075    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X216Y213       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.352    14.107    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X216Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.516    14.623    
                         clock uncertainty           -0.077    14.546    
    SLICE_X216Y213       FDCE (Recov_fdce_C_CLR)     -0.154    14.392    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.259ns (19.582%)  route 1.064ns (80.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.107ns = ( 14.107 - 8.000 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.492     6.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y205       FDRE (Prop_fdre_C_Q)         0.259     6.936 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.064     8.000    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X217Y212       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.352    14.107    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X217Y212                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.516    14.623    
                         clock uncertainty           -0.077    14.546    
    SLICE_X217Y212       FDCE (Recov_fdce_C_CLR)     -0.212    14.334    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.223ns (20.661%)  route 0.856ns (79.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 14.111 - 8.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.664     6.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/clk125
    SLICE_X209Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y195       FDRE (Prop_fdre_C_Q)         0.223     7.072 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          0.856     7.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X215Y203       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.356    14.111    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X215Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.443    14.554    
                         clock uncertainty           -0.077    14.477    
    SLICE_X215Y203       FDCE (Recov_fdce_C_CLR)     -0.212    14.265    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.259ns (19.582%)  route 1.064ns (80.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.107ns = ( 14.107 - 8.000 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.492     6.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/init_clk_in
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y205       FDRE (Prop_fdre_C_Q)         0.259     6.936 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.064     8.000    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X216Y212       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        1.352    14.107    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X216Y212                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.516    14.623    
                         clock uncertainty           -0.077    14.546    
    SLICE_X216Y212       FDCE (Recov_fdce_C_CLR)     -0.187    14.359    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.067%)  route 0.131ns (58.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.131     3.162    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.563     2.976    
    SLICE_X221Y161       FDCE (Remov_fdce_C_CLR)     -0.107     2.869    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.067%)  route 0.131ns (58.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.131     3.162    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.563     2.976    
    SLICE_X221Y161       FDCE (Remov_fdce_C_CLR)     -0.107     2.869    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.067%)  route 0.131ns (58.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.131     3.162    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y161       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.563     2.976    
    SLICE_X221Y161       FDCE (Remov_fdce_C_CLR)     -0.107     2.869    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.918%)  route 0.164ns (62.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.747     2.929    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X218Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y176       FDRE (Prop_fdre_C_Q)         0.100     3.029 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.164     3.193    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_f
    SLICE_X221Y177       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.971     3.528    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/drpclk_in
    SLICE_X221Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.563     2.965    
    SLICE_X221Y177       FDCE (Remov_fdce_C_CLR)     -0.069     2.896    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.107ns (22.775%)  route 0.363ns (77.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.706     2.888    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X220Y207                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y207       FDRE (Prop_fdre_C_Q)         0.107     2.995 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.363     3.358    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/gtrxreset_f
    SLICE_X218Y192       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.983     3.540    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/drpclk_in
    SLICE_X218Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.383     3.157    
    SLICE_X218Y192       FDCE (Remov_fdce_C_CLR)     -0.107     3.050    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.572%)  route 0.173ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X219Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y163       FDCE (Prop_fdce_C_Q)         0.100     3.037 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=3, routed)           0.173     3.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X218Y163       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.979     3.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X218Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.588     2.948    
    SLICE_X218Y163       FDCE (Remov_fdce_C_CLR)     -0.069     2.879    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.078%)  route 0.154ns (62.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.154     3.185    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X219Y159       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.983     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X219Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.586     2.954    
    SLICE_X219Y159       FDCE (Remov_fdce_C_CLR)     -0.107     2.847    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.844%)  route 0.178ns (66.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.178     3.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y162       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.980     3.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.563     2.974    
    SLICE_X221Y162       FDCE (Remov_fdce_C_CLR)     -0.107     2.867    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.844%)  route 0.178ns (66.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.178     3.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y162       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.980     3.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.563     2.974    
    SLICE_X221Y162       FDCE (Remov_fdce_C_CLR)     -0.107     2.867    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.844%)  route 0.178ns (66.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X217Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y157       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.178     3.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y162       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4153, routed)        0.980     3.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.563     2.974    
    SLICE_X221Y162       FDCE (Remov_fdce_C_CLR)     -0.107     2.867    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.825ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.330ns (19.320%)  route 1.378ns (80.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 16.124 - 12.800 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y205       FDPE (Prop_fdpe_C_Q)         0.204     3.806 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X195Y205       LUT2 (Prop_lut2_I0_O)        0.126     4.405 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.905     5.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X208Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.354    16.124    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X208Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.233    16.357    
                         clock uncertainty           -0.035    16.322    
    SLICE_X208Y204       FDPE (Recov_fdpe_C_PRE)     -0.187    16.135    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.135    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 10.825    

Slack (MET) :             11.172ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.330ns (24.200%)  route 1.034ns (75.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 16.118 - 12.800 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y205       FDPE (Prop_fdpe_C_Q)         0.204     3.806 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X195Y205       LUT2 (Prop_lut2_I0_O)        0.126     4.405 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.561     4.966    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X201Y202       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.348    16.118    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X201Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.233    16.351    
                         clock uncertainty           -0.035    16.316    
    SLICE_X201Y202       FDPE (Recov_fdpe_C_PRE)     -0.178    16.138    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                 11.172    

Slack (MET) :             11.215ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.364ns (28.426%)  route 0.917ns (71.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 16.119 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X206Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y201       FDRE (Prop_fdre_C_Q)         0.236     3.845 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.453     4.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X206Y202       LUT1 (Prop_lut1_I0_O)        0.128     4.426 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.464     4.890    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X203Y203       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.349    16.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X203Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.233    16.352    
                         clock uncertainty           -0.035    16.317    
    SLICE_X203Y203       FDCE (Recov_fdce_C_CLR)     -0.212    16.105    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 11.215    

Slack (MET) :             11.215ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.364ns (28.426%)  route 0.917ns (71.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 16.119 - 12.800 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.492     3.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X206Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y201       FDRE (Prop_fdre_C_Q)         0.236     3.845 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.453     4.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X206Y202       LUT1 (Prop_lut1_I0_O)        0.128     4.426 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.464     4.890    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X203Y203       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.349    16.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X203Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.233    16.352    
                         clock uncertainty           -0.035    16.317    
    SLICE_X203Y203       FDCE (Recov_fdce_C_CLR)     -0.212    16.105    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                          -4.890    
  -------------------------------------------------------------------
                         slack                                 11.215    

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.330ns (30.004%)  route 0.770ns (69.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 16.116 - 12.800 ) 
    Source Clock Delay      (SCD):    3.602ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.485     3.602    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y205       FDPE (Prop_fdpe_C_Q)         0.204     3.806 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.473     4.279    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X195Y205       LUT2 (Prop_lut2_I0_O)        0.126     4.405 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.297     4.702    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X195Y203       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.346    16.116    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.261    16.377    
                         clock uncertainty           -0.035    16.342    
    SLICE_X195Y203       FDPE (Recov_fdpe_C_PRE)     -0.178    16.164    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                 11.462    

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.266ns (24.552%)  route 0.817ns (75.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 16.112 - 12.800 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.480     3.597    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y213       FDRE (Prop_fdre_C_Q)         0.223     3.820 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.439     4.259    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X195Y212       LUT2 (Prop_lut2_I1_O)        0.043     4.302 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.379     4.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y211       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.342    16.112    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.261    16.373    
                         clock uncertainty           -0.035    16.338    
    SLICE_X196Y211       FDPE (Recov_fdpe_C_PRE)     -0.187    16.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                 11.470    

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.266ns (24.552%)  route 0.817ns (75.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 16.112 - 12.800 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.480     3.597    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y213                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y213       FDRE (Prop_fdre_C_Q)         0.223     3.820 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.439     4.259    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X195Y212       LUT2 (Prop_lut2_I1_O)        0.043     4.302 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.379     4.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y211       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.342    16.112    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.261    16.373    
                         clock uncertainty           -0.035    16.338    
    SLICE_X196Y211       FDPE (Recov_fdpe_C_PRE)     -0.187    16.151    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                 11.470    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.266ns (29.325%)  route 0.641ns (70.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 16.118 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X202Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y201       FDRE (Prop_fdre_C_Q)         0.223     3.828 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.346     4.174    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X200Y201       LUT1 (Prop_lut1_I0_O)        0.043     4.217 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.295     4.512    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X200Y203       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.348    16.118    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X200Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.233    16.351    
                         clock uncertainty           -0.035    16.316    
    SLICE_X200Y203       FDCE (Recov_fdce_C_CLR)     -0.154    16.162    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.266ns (29.325%)  route 0.641ns (70.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 16.118 - 12.800 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.488     3.605    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X202Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y201       FDRE (Prop_fdre_C_Q)         0.223     3.828 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.346     4.174    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X200Y201       LUT1 (Prop_lut1_I0_O)        0.043     4.217 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.295     4.512    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X200Y203       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.348    16.118    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X200Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.233    16.351    
                         clock uncertainty           -0.035    16.316    
    SLICE_X200Y203       FDCE (Recov_fdce_C_CLR)     -0.154    16.162    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.796ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.204ns (31.741%)  route 0.439ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 16.117 - 12.800 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.491     3.608    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X207Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y206       FDRE (Prop_fdre_C_Q)         0.204     3.812 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.439     4.251    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X200Y206       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.347    16.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X200Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.233    16.350    
                         clock uncertainty           -0.035    16.315    
    SLICE_X200Y206       FDPE (Recov_fdpe_C_PRE)     -0.268    16.047    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.047    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                 11.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.291%)  route 0.161ns (61.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.694     1.621    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X193Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y211       FDPE (Prop_fdpe_C_Q)         0.100     1.721 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.161     1.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X194Y211       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.900     1.918    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X194Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.259     1.659    
    SLICE_X194Y211       FDPE (Remov_fdpe_C_PRE)     -0.072     1.587    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.200%)  route 0.232ns (71.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X207Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y206       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.232     1.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X200Y206       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X200Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X200Y206       FDPE (Remov_fdpe_C_PRE)     -0.088     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.200%)  route 0.232ns (71.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X207Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y206       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.232     1.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X200Y206       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X200Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X200Y206       FDPE (Remov_fdpe_C_PRE)     -0.088     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.200%)  route 0.232ns (71.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X207Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y206       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.232     1.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X200Y206       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X200Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X200Y206       FDPE (Remov_fdpe_C_PRE)     -0.088     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.200%)  route 0.232ns (71.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X207Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y206       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.232     1.954    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X200Y206       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/sync_clk
    SLICE_X200Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.259     1.662    
    SLICE_X200Y206       FDPE (Remov_fdpe_C_PRE)     -0.088     1.574    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.823%)  route 0.316ns (71.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X202Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y201       FDRE (Prop_fdre_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.181     1.909    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X200Y201       LUT1 (Prop_lut1_I0_O)        0.028     1.937 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.135     2.072    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X200Y203       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X200Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism             -0.259     1.662    
    SLICE_X200Y203       FDCE (Remov_fdce_C_CLR)     -0.050     1.612    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.823%)  route 0.316ns (71.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X202Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y201       FDRE (Prop_fdre_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.181     1.909    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X200Y201       LUT1 (Prop_lut1_I0_O)        0.028     1.937 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.135     2.072    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X200Y203       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.903     1.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X200Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism             -0.259     1.662    
    SLICE_X200Y203       FDCE (Remov_fdce_C_CLR)     -0.050     1.612    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.373%)  route 0.308ns (70.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.698     1.625    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y206                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y206       FDRE (Prop_fdre_C_Q)         0.100     1.725 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.171     1.896    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X195Y205       LUT2 (Prop_lut2_I1_O)        0.028     1.924 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.137     2.061    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X195Y203       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.902     1.920    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X195Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.281     1.639    
    SLICE_X195Y203       FDPE (Remov_fdpe_C_PRE)     -0.072     1.567    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.157ns (30.361%)  route 0.360ns (69.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.695     1.622    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y212                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y212       FDPE (Prop_fdpe_C_Q)         0.091     1.713 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.186     1.899    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X195Y212       LUT2 (Prop_lut2_I0_O)        0.066     1.965 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.175     2.139    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y211       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.900     1.918    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.281     1.637    
    SLICE_X196Y211       FDPE (Remov_fdpe_C_PRE)     -0.052     1.585    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.157ns (30.361%)  route 0.360ns (69.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.695     1.622    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X194Y212                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y212       FDPE (Prop_fdpe_C_Q)         0.091     1.713 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.186     1.899    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X195Y212       LUT2 (Prop_lut2_I0_O)        0.066     1.965 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.175     2.139    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y211       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.900     1.918    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y211                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.281     1.637    
    SLICE_X196Y211       FDPE (Remov_fdpe_C_PRE)     -0.052     1.585    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.554    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.329ns (22.999%)  route 1.101ns (77.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 16.275 - 12.800 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.649     3.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X213Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y177       FDRE (Prop_fdre_C_Q)         0.204     3.970 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.707     4.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X201Y177       LUT1 (Prop_lut1_I0_O)        0.125     4.802 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.395     5.196    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X201Y177       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.505    16.275    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X201Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.235    16.510    
                         clock uncertainty           -0.035    16.475    
    SLICE_X201Y177       FDCE (Recov_fdce_C_CLR)     -0.212    16.263    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.329ns (22.999%)  route 1.101ns (77.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 16.275 - 12.800 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.649     3.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X213Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y177       FDRE (Prop_fdre_C_Q)         0.204     3.970 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.707     4.677    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X201Y177       LUT1 (Prop_lut1_I0_O)        0.125     4.802 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.395     5.196    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X201Y177       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.505    16.275    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X201Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.235    16.510    
                         clock uncertainty           -0.035    16.475    
    SLICE_X201Y177       FDCE (Recov_fdce_C_CLR)     -0.212    16.263    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.382ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.359ns (31.016%)  route 0.798ns (68.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 16.275 - 12.800 ) 
    Source Clock Delay      (SCD):    3.757ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.640     3.757    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y176       FDPE (Prop_fdpe_C_Q)         0.236     3.993 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     4.464    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X201Y176       LUT2 (Prop_lut2_I0_O)        0.123     4.587 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.327     4.914    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X205Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.505    16.275    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X205Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.235    16.510    
                         clock uncertainty           -0.035    16.475    
    SLICE_X205Y176       FDPE (Recov_fdpe_C_PRE)     -0.178    16.297    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.297    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                 11.382    

Slack (MET) :             11.382ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.359ns (31.016%)  route 0.798ns (68.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 16.275 - 12.800 ) 
    Source Clock Delay      (SCD):    3.757ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.640     3.757    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y176       FDPE (Prop_fdpe_C_Q)         0.236     3.993 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     4.464    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X201Y176       LUT2 (Prop_lut2_I0_O)        0.123     4.587 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.327     4.914    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X205Y176       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.505    16.275    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X205Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.235    16.510    
                         clock uncertainty           -0.035    16.475    
    SLICE_X205Y176       FDPE (Recov_fdpe_C_PRE)     -0.178    16.297    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.297    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                 11.382    

Slack (MET) :             11.508ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.330ns (31.487%)  route 0.718ns (68.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 16.283 - 12.800 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.650     3.767    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y184       FDPE (Prop_fdpe_C_Q)         0.204     3.971 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X199Y185       LUT2 (Prop_lut2_I0_O)        0.126     4.415 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.400     4.815    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513    16.283    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.262    16.545    
                         clock uncertainty           -0.035    16.510    
    SLICE_X200Y185       FDPE (Recov_fdpe_C_PRE)     -0.187    16.323    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 11.508    

Slack (MET) :             11.508ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.330ns (31.487%)  route 0.718ns (68.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 16.283 - 12.800 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.650     3.767    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y184       FDPE (Prop_fdpe_C_Q)         0.204     3.971 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X199Y185       LUT2 (Prop_lut2_I0_O)        0.126     4.415 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.400     4.815    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513    16.283    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.262    16.545    
                         clock uncertainty           -0.035    16.510    
    SLICE_X200Y185       FDPE (Recov_fdpe_C_PRE)     -0.187    16.323    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 11.508    

Slack (MET) :             11.508ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.330ns (31.487%)  route 0.718ns (68.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 16.283 - 12.800 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.650     3.767    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y184       FDPE (Prop_fdpe_C_Q)         0.204     3.971 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X199Y185       LUT2 (Prop_lut2_I0_O)        0.126     4.415 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.400     4.815    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.513    16.283    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.262    16.545    
                         clock uncertainty           -0.035    16.510    
    SLICE_X200Y185       FDPE (Recov_fdpe_C_PRE)     -0.187    16.323    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 11.508    

Slack (MET) :             11.579ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.266ns (28.780%)  route 0.658ns (71.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 16.274 - 12.800 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.641     3.758    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X202Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y175       FDRE (Prop_fdre_C_Q)         0.223     3.981 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.321     4.302    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X201Y175       LUT1 (Prop_lut1_I0_O)        0.043     4.345 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.337     4.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X202Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.504    16.274    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X202Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.235    16.509    
                         clock uncertainty           -0.035    16.474    
    SLICE_X202Y174       FDCE (Recov_fdce_C_CLR)     -0.212    16.262    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                 11.579    

Slack (MET) :             11.579ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.266ns (28.780%)  route 0.658ns (71.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 16.274 - 12.800 ) 
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.641     3.758    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X202Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y175       FDRE (Prop_fdre_C_Q)         0.223     3.981 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.321     4.302    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X201Y175       LUT1 (Prop_lut1_I0_O)        0.043     4.345 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.337     4.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X202Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.504    16.274    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X202Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.235    16.509    
                         clock uncertainty           -0.035    16.474    
    SLICE_X202Y174       FDCE (Recov_fdce_C_CLR)     -0.212    16.262    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         16.262    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                 11.579    

Slack (MET) :             11.842ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@12.800ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.136%)  route 0.412ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 16.273 - 12.800 ) 
    Source Clock Delay      (SCD):    3.756ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.639     3.756    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y174       FDRE (Prop_fdre_C_Q)         0.204     3.960 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.412     4.372    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X201Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                     12.800    12.800 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000    12.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    14.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    14.770 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         1.503    16.273    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X201Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.235    16.508    
                         clock uncertainty           -0.035    16.473    
    SLICE_X201Y175       FDPE (Recov_fdpe_C_PRE)     -0.259    16.214    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                          -4.372    
  -------------------------------------------------------------------
                         slack                                 11.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.623%)  route 0.181ns (64.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.743     1.670    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X205Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y179       FDPE (Prop_fdpe_C_Q)         0.100     1.770 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.181     1.951    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X205Y178       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.964     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X205Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.301     1.681    
    SLICE_X205Y178       FDPE (Remov_fdpe_C_PRE)     -0.072     1.609    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.746%)  route 0.196ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y174       FDRE (Prop_fdre_C_Q)         0.091     1.757 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.196     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X201Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.959     1.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X201Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.279     1.698    
    SLICE_X201Y175       FDPE (Remov_fdpe_C_PRE)     -0.108     1.590    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.746%)  route 0.196ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y174       FDRE (Prop_fdre_C_Q)         0.091     1.757 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.196     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X201Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.959     1.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X201Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.279     1.698    
    SLICE_X201Y175       FDPE (Remov_fdpe_C_PRE)     -0.108     1.590    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.746%)  route 0.196ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y174       FDRE (Prop_fdre_C_Q)         0.091     1.757 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.196     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X201Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.959     1.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X201Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.279     1.698    
    SLICE_X201Y175       FDPE (Remov_fdpe_C_PRE)     -0.108     1.590    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.746%)  route 0.196ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/sync_clk
    SLICE_X201Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y174       FDRE (Prop_fdre_C_Q)         0.091     1.757 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.196     1.953    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X201Y175       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.959     1.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/sync_clk
    SLICE_X201Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.279     1.698    
    SLICE_X201Y175       FDPE (Remov_fdpe_C_PRE)     -0.108     1.590    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.862%)  route 0.262ns (67.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y185       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.079     1.854    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y185       LUT2 (Prop_lut2_I1_O)        0.028     1.882 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     2.065    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.970     1.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.300     1.688    
    SLICE_X200Y185       FDPE (Remov_fdpe_C_PRE)     -0.052     1.636    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.862%)  route 0.262ns (67.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y185       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.079     1.854    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y185       LUT2 (Prop_lut2_I1_O)        0.028     1.882 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     2.065    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.970     1.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.300     1.688    
    SLICE_X200Y185       FDPE (Remov_fdpe_C_PRE)     -0.052     1.636    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.862%)  route 0.262ns (67.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y185       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.079     1.854    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y185       LUT2 (Prop_lut2_I1_O)        0.028     1.882 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.183     2.065    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X200Y185       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.970     1.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X200Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.300     1.688    
    SLICE_X200Y185       FDPE (Remov_fdpe_C_PRE)     -0.052     1.636    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.303%)  route 0.324ns (71.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X202Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y175       FDRE (Prop_fdre_C_Q)         0.100     1.766 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.162     1.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X201Y175       LUT1 (Prop_lut1_I0_O)        0.028     1.956 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.162     2.118    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X202Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.960     1.978    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X202Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.279     1.699    
    SLICE_X202Y174       FDCE (Remov_fdce_C_CLR)     -0.069     1.630    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.303%)  route 0.324ns (71.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.739     1.666    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X202Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y175       FDRE (Prop_fdre_C_Q)         0.100     1.766 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.162     1.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X201Y175       LUT1 (Prop_lut1_I0_O)        0.028     1.956 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.162     2.118    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X202Y174       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=996, routed)         0.960     1.978    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X202Y174                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism             -0.279     1.699    
    SLICE_X202Y174       FDCE (Remov_fdce_C_CLR)     -0.069     1.630    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.488    





