{
  "periph": "RCC",
  "path": "stm32/drivers/rcc/rcc_v1.h",
  "struct": "rcc_registers_map",
  "functions": [
    {
      "type": "fn_toggle",
      "fn": "rcc_osc",
      "signature": "{osc}",
      "args": {
        "osc": [
          {
            "enum": "RCC_OSC_PLL2",
            "shift": 26,
            "ifdef": "STM32_RCC_OSC_PLL2",
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSI14",
            "shift": 0,
            "ifdef": "STM32_RCC_OSC_HSI14",
            "reg": "CR2"
          },
          {
            "enum": "RCC_OSC_PLL3",
            "shift": 28,
            "ifdef": "STM32_RCC_OSC_PLL3",
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSI48",
            "shift": 16,
            "ifdef": "STM32_RCC_OSC_HSI48",
            "reg": "CR2"
          },
          {
            "enum": "RCC_OSC_PLL",
            "shift": 24,
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSE",
            "shift": 16,
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSI",
            "shift": 0,
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_LSI",
            "shift": 0,
            "reg": "CSR"
          },
          {
            "enum": "RCC_OSC_LSE",
            "shift": 0,
            "reg": "BDCR"
          }
        ]
      }
    },
    {
      "type": "flag_is_set",
      "fn": "rcc_osc_is_ready",
      "signature": "{osc}",
      "args": {
        "osc": [
          {
            "enum": "RCC_OSC_PLL2",
            "shift": 27,
            "ifdef": "STM32_RCC_OSC_PLL2",
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSI14",
            "shift": 1,
            "ifdef": "STM32_RCC_OSC_HSI14",
            "reg": "CR2"
          },
          {
            "enum": "RCC_OSC_PLL3",
            "shift": 29,
            "ifdef": "STM32_RCC_OSC_PLL3",
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSI48",
            "shift": 17,
            "ifdef": "STM32_RCC_OSC_HSI48",
            "reg": "CR2"
          },
          {
            "enum": "RCC_OSC_PLL",
            "shift": 25,
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSE",
            "shift": 17,
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_HSI",
            "shift": 1,
            "reg": "CR"
          },
          {
            "enum": "RCC_OSC_LSI",
            "shift": 1,
            "reg": "CSR"
          },
          {
            "enum": "RCC_OSC_LSE",
            "shift": 1,
            "reg": "BDCR"
          }
        ]
      }
    },
    {
      "type": "fn_set_value",
      "fn": "rcc_set_hsi_trim",
      "signature": "{val}",
      "reg": "CR",
      "shift": 3,
      "mask": "0x1f"
    },
    {
      "type": "fn_get",
      "fn": "rcc_get_hsi_cal",
      "signature": "",
      "reg": "CR",
      "shift": 3,
      "mask": "0x1f"
    },
    {
      "type": "fn_toggle",
      "fn": "rcc_hse_bypass",
      "signature": "",
      "reg": "CR",
      "shift": 18
    },
    {
      "type": "fn_get",
      "fn": "rcc_hse_bypass_is_enabled",
      "signature": "",
      "reg": "CR",
      "shift": 18
    },
    {
      "type": "fn_toggle",
      "fn": "rcc_clock_security_system",
      "signature": "",
      "reg": "CR",
      "shift": 19
    },
    {
      "type": "fn_get",
      "fn": "rcc_clock_security_system_is_enabled",
      "signature": "",
      "reg": "CR",
      "shift": 19
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_sysclock_source",
      "signature": "{clock}",
      "shift": 1,
      "mask": "0x3",
      "reg": "CFGR",
      "args": {
        "clock": [
          {
            "enum": "RCC_SYSCLOCK_HSI",
            "value": "0b00"
          },
          {
            "enum": "RCC_SYSCLOCK_HSE",
            "value": "0b01"
          },
          {
            "enum": "RCC_SYSCLOCK_PLL",
            "value": "0b10"
          },
          {
            "enum": "RCC_SYSCLOCK_HSI48",
            "value": "0b11",
            "ifdef": "STM32_RCC_OSC_HSI48"
          }
        ]
      }
    },
    {
      "type": "fn_get",
      "fn": "rcc_get_sysclock_status_raw",
      "signature": "",
      "reg": "CFGR",
      "shift": 2,
      "mask": "0x3"
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_ahb_prescaler",
      "signature": "{prescaler}",
      "reg": "CFGR",
      "shift": 4,
      "mask": "0xf",
      "args": {
        "prescaler": [
          {
            "enum": "RCC_AHB_PRESCALER_1",
            "value": "0b0000"
          },
          {
            "enum": "RCC_AHB_PRESCALER_2",
            "value": "0b1000"
          },
          {
            "enum": "RCC_AHB_PRESCALER_4",
            "value": "0b1001"
          },
          {
            "enum": "RCC_AHB_PRESCALER_8",
            "value": "0b1010"
          },
          {
            "enum": "RCC_AHB_PRESCALER_16",
            "value": "0b1011"
          },
          {
            "enum": "RCC_AHB_PRESCALER_64",
            "value": "0b1100"
          },
          {
            "enum": "RCC_AHB_PRESCALER_128",
            "value": "0b1101"
          },
          {
            "enum": "RCC_AHB_PRESCALER_256",
            "value": "0b1110"
          },
          {
            "enum": "RCC_AHB_PRESCALER_512",
            "value": "0b1111"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_apb1_prescaler",
      "signature": "{prescaler}",
      "reg": "CFGR",
      "shift": 8,
      "mask": "0x7",
      "args": {
        "prescaler": [
          {
            "enum": "RCC_APB1_PRESCALER_1",
            "value": "0b000"
          },
          {
            "enum": "RCC_APB1_PRESCALER_2",
            "value": "0b100"
          },
          {
            "enum": "RCC_APB1_PRESCALER_4",
            "value": "0b101"
          },
          {
            "enum": "RCC_APB1_PRESCALER_8",
            "value": "0b110"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_apb2_prescaler",
      "signature": "{prescaler}",
      "reg": "CFGR",
      "shift": 8,
      "mask": "0x7",
      "ifdef": "STM32_RCC_PPRE2",
      "args": {
        "prescaler": [
          {
            "enum": "RCC_APB2_PRESCALER_1",
            "value": "0b000"
          },
          {
            "enum": "RCC_APB2_PRESCALER_2",
            "value": "0b100"
          },
          {
            "enum": "RCC_APB2_PRESCALER_4",
            "value": "0b101"
          },
          {
            "enum": "RCC_APB2_PRESCALER_8",
            "value": "0b110"
          },
          {
            "enum": "RCC_APB2_PRESCALER_16",
            "value": "0b111"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_adc_prescaler",
      "signature": "{prescaler}",
      "reg": "CFGR",
      "shift": 14,
      "mask": "0x3",
      "ifdef": "STM32_RCC_ADCPRE",
      "args": {
        "prescaler": [
          {
            "enum": "RCC_ADC_PRESCALER_2",
            "value": "0b00"
          },
          {
            "enum": "RCC_ADC_PRESCALER_4",
            "value": "0b01"
          },
          {
            "enum": "RCC_ADC_PRESCALER_6",
            "value": "0b10"
          },
          {
            "enum": "RCC_ADC_PRESCALER_8",
            "value": "0b11"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_pll_source",
      "signature": "{source}",
      "reg": "CFGR",
      "shift": 15,
      "mask": "0x3",
      "args": {
        "source": [
          {
            "enum": "RCC_PLL_SOURCE_HSI_DIV2",
            "value": "0b00"
          },
          {
            "enum": "RCC_PLL_SOURCE_HSI_PREDIV",
            "value": "0b01"
          },
          {
            "enum": "RCC_PLL_SOURCE_HSE_PREDIV",
            "value": "0b10"
          },
          {
            "enum": "RCC_PLL_SOURCE_HSI48",
            "value": "0b11"
          }
        ]
      }
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_pll_source",
      "signature": "{source}",
      "reg": "CFGR",
      "shift": 16,
      "set": "RCC_PLL_SOURCE_HSE",
      "clear": "RCC_PLL_SOURCE_HSI",
      "ifndef": "STM32_RCC_PLLSRC_2BIT"
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_pll_hse_prescaler",
      "signature": "{prescaler}",
      "shift": 17,
      "reg": "CFGR",
      "set": "RCC_PLL_HSE_PRESCALER_DIV2",
      "clear": "RCC_PLL_HSE_PRESCALER_NODIV"
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_pll_multiplication_factor",
      "signature": "{factor}",
      "reg": "CFGR",
      "shift": 18,
      "mask": "0xf",
      "args": {
        "factor": [
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_2",
            "value": "0b0000",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_3",
            "value": "0b0001",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_4",
            "value": "0b0010"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_5",
            "value": "0b0011"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_6",
            "value": "0b0100"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_6dot5",
            "value": "0b1101",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT1"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_7",
            "value": "0b0101"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_8",
            "value": "0b0110"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_9",
            "value": "0b0111"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_10",
            "value": "0b1000",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_11",
            "value": "0b1001",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_12",
            "value": "0b1010",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_13",
            "value": "0b1011",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_14",
            "value": "0b1100",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_15",
            "value": "0b1101",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          },
          {
            "enum": "RCC_PLL_MULTIPLICATION_FACTOR_16",
            "value": "0b1110",
            "ifdef": "STM32_RCC_PLLMUL_LAYOUT2"
          }
        ]
      }
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_usb_otg_fs_prescaler",
      "signature": "{prescaler}",
      "shift": 22,
      "reg": "CFGR",
      "set": "RCC_USB_OTG_FS_PRESCALER_2",
      "clear": "RCC_USB_OTG_FS_PRESCALER_3"
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_microcontroller_clock_output",
      "signature": "{output}",
      "shift": 24,
      "mask": "0x7",
      "reg": "CFGR",
      "args": {
        "output": [
          {
            "enum": "RCC_MCO_NO_OUTPUT",
            "value": "0b0000"
          },
          {
            "enum": "RCC_MCO_HSI14",
            "value": "0b0001",
            "ifdef": "STM32_RCC_OSC_HSI14"
          },
          {
            "enum": "RCC_MCO_LSI",
            "value": "0b0010",
            "ifdef": "STM32_RCC_OSC_HSI12"
          },
          {
            "enum": "RCC_MCO_LSE",
            "value": "0b0011",
            "ifdef": "STM32_RCC_OSC_HSI14"
          },
          {
            "enum": "RCC_MCO_SYSCLOCK",
            "value": "0b0100"
          },
          {
            "enum": "RCC_MCO_HSI",
            "value": "0b0101"
          },
          {
            "enum": "RCC_MCO_HSE",
            "value": "0b0110"
          },
          {
            "enum": "RCC_MCO_PLL",
            "value": "0b0111"
          },
          {
            "enum": "RCC_MCO_PLL2",
            "value": "0b1000",
            "ifdef": "STM32_RCC_OSC_PLL2"
          },
          {
            "enum": "RCC_MCO_PLL3_DIV2",
            "value": "0b1001",
            "ifdef": "STM32_RCC_OSC_PLL3"
          },
          {
            "enum": "RCC_MCO_XT1",
            "value": "0b1010"
          },
          {
            "enum": "RCC_MCO_PLL3",
            "value": "0b0110",
            "ifdef": "STM32_RCC_OSC_PLL3"
          },
          {
            "enum": "RCC_MCO_HSI48",
            "value": "0b1000",
            "ifdef": "STM32_RCC_OSC_HSI48"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_mco_prescaler",
      "signature": "{prescaler}",
      "shift": 28,
      "mask": "0x7",
      "ifdef": "STM32_RCC_MCOPRE",
      "reg": "CIR",
      "args": {
        "prescaler": [
          {
            "enum": "RCC_MCO_PRESCALER_DIV1",
            "value": "0b000"
          },
          {
            "enum": "RCC_MCO_PRESCALER_DIV2",
            "value": "0b001"
          },
          {
            "enum": "RCC_MCO_PRESCALER_DIV4",
            "value": "0b010"
          },
          {
            "enum": "RCC_MCO_PRESCALER_DIV8",
            "value": "0b011"
          },
          {
            "enum": "RCC_MCO_PRESCALER_DIV16",
            "value": "0b100"
          },
          {
            "enum": "RCC_MCO_PRESCALER_DIV32",
            "value": "0b101"
          },
          {
            "enum": "RCC_MCO_PRESCALER_DIV64",
            "value": "0b110"
          },
          {
            "enum": "RCC_MCO_PRESCALER_DIV128",
            "value": "0b111"
          }
        ]
      }
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_mco_pll_prescaler",
      "signature": "{prescaler}",
      "shift": 31,
      "reg": "CFGR",
      "set": "MCO_PLL_PRESCALER_NODIV",
      "clear": "MCO_PLL_PRESCALER_DIV2"
    },
    {
      "type": "flag_is_set",
      "fn": "rcc_is_interrupt_flag_set",
      "signature": "{flag}",
      "reg": "CIR",
      "args": {
        "flag": [
         {
            "enum": "RCC_INTERRUPT_LSI",
            "shift": 0
          },
          {
            "enum": "RCC_INTERRUPT_LSE",
            "shift": 1
          },
          {
            "enum": "RCC_INTERRUPT_HSI",
            "shift": 2
          },
          {
            "enum": "RCC_INTERRUPT_HSE",
            "shift": 3
          },
          {
            "enum": "RCC_INTERRUPT_PLL",
            "shift": 4
          },
          {
            "enum": "RCC_INTERRUPT_PLL2",
            "shift": 5,
            "ifdef": "STM32_RCC_OSC_PLL2"
          },
          {
            "enum": "RCC_INTERRUPT_HSI14",
            "shift": 5,
            "ifdef": "STM32_RCC_OSC_HSI14"
          },
          {
            "enum": "RCC_INTERRUPT_PLL3",
            "shift": 6,
            "ifdef": "STM32_RCC_OSC_PLL3"
          },
          {
            "enum": "RCC_INTERRUPT_HSI48",
            "shift": 6,
            "ifdef": "STM32_RCC_OSC_HSI48"
          },
          {
            "enum": "RCC_INTERRUPT_CSS",
            "shift": 7
          }
        ]
      }
    },
    {
      "type": "fn_toggle",
      "fn": "rcc_interrupt_enable",
      "signature": "{interrupt}",
      "reg": "CIR",
      "args": {
        "interrupt": [
          {
            "enum": "RCC_INTERRUPT_LSI",
            "shift": 8
          },
          {
            "enum": "RCC_INTERRUPT_LSE",
            "shift": 9
          },
          {
            "enum": "RCC_INTERRUPT_HSI",
            "shift": 10
          },
          {
            "enum": "RCC_INTERRUPT_HSE",
            "shift": 11
          },
          {
            "enum": "RCC_INTERRUPT_PLL",
            "shift": 12
          },
          {
            "enum": "RCC_INTERRUPT_PLL2",
            "shift": 13,
            "ifdef": "STM32_RCC_OSC_PLL2"
          },
          {
            "enum": "STM32_RCC_OSC_HSI14",
            "shift": 13,
            "ifdef": "RCC_INTERRUPT_HSI14"
          },
          {
            "enum": "RCC_INTERRUPT_PLL3",
            "shift": 14,
            "ifdef": "STM32_RCC_OSC_PLL3"
          },
          {
            "enum": "RCC_INTERRUPT_HSI48",
            "shift": 14,
            "ifdef": "STM32_RCC_OSC_HSI48"
          },
          {
            "enum": "RCC_INTERRUPT_CSS",
            "shift": 15
          }
        ]
      }
    },
    {
      "type": "flag_clear",
      "fn": "rcc_interrupt_flag_clear",
      "signature": "{interrupt}",
      "clear_mode": "w1",
      "reg": "CIR",
      "args": {
        "interrupt": [
          {
            "enum": "RCC_INTERRUPT_LSI",
            "shift": 16
          },
          {
            "enum": "RCC_INTERRUPT_LSE",
            "shift": 17
          },
          {
            "enum": "RCC_INTERRUPT_HSI",
            "shift": 18
          },
          {
            "enum": "RCC_INTERRUPT_HSE",
            "shift": 19
          },
          {
            "enum": "RCC_INTERRUPT_PLL",
            "shift": 20
          },
          {
            "enum": "RCC_INTERRUPT_PLL2",
            "shift": 21,
            "ifdef": "STM32_RCC_OSC_PLL2"
          },
          {
            "enum": "STM32_RCC_OSC_HSI14",
            "shift": 21,
            "ifdef": "RCC_INTERRUPT_HSI14"
          },
          {
            "enum": "RCC_INTERRUPT_PLL3",
            "shift": 22,
            "ifdef": "STM32_RCC_OSC_PLL3"
          },
          {
            "enum": "RCC_INTERRUPT_HSI48",
            "shift": 22,
            "ifdef": "STM32_RCC_OSC_HSI48"
          },
          {
            "enum": "RCC_INTERRUPT_CSS",
            "shift": 23
          }
        ]
      }
    },
    {
      "type": "fn_call",
      "fn": "rcc_periph_reset",
      "signature": "{peripheral}",
      "args": {
        "peripheral": [
          {
            "enum": "RCC_PERIPH_SYSCFG",
            "shift": 0,
            "reg": "APB2RSTR",
            "ifdef": "STM32_RCC_SYSCFG"
          },
          {
            "enum": "RCC_PERIPH_AFIO",
            "shift": 0,
            "reg": "APB2RSTR",
            "ifdef": "STM32_RCC_AFIO"
          },
          {
            "enum": "RCC_PERIPH_USART6",
            "shift": 5,
            "reg": "APB2RSTR",
            "ifdef": "STM32_USART6"
          },
          {
            "enum": "RCC_PERIPH_USART7",
            "shift": 6,
            "reg": "APB2RSTR",
            "ifdef": "STM32_USART7"
          },
          {
            "enum": "RCC_PERIPH_USART8",
            "shift": 7,
            "reg": "APB2RSTR",
            "ifdef": "STM32_USART8"
          },
          {
            "enum": "RCC_PERIPH_ADC1",
            "shift": 9,
            "reg": "APB2RSTR"
          },
          {
            "enum": "RCC_PERIPH_ADC2",
            "shift": 10,
            "reg": "APB2RSTR",
            "ifdef": "STM32_ADC2"
          },
          {
            "enum": "RCC_PERIPH_TIM1",
            "shift": 11,
            "reg": "APB2RSTR"
          },
          {
            "enum": "RCC_PERIPH_SPI1",
            "shift": 12,
            "reg": "APB2RSTR"
          },
          {
            "enum": "RCC_PERIPH_USART1",
            "shift": 14,
            "reg": "APB2RSTR"
          },
          {
            "enum": "RCC_PERIPH_TIM15",
            "shift": 16,
            "reg": "APB2RSTR",
            "ifdef": "STM32_TIM15"
          },
          {
            "enum": "RCC_PERIPH_TIM16",
            "shift": 17,
            "reg": "APB2RSTR",
            "ifdef": "STM32_TIM16"
          },
          {
            "enum": "RCC_PERIPH_TIM17",
            "shift": 18,
            "reg": "APB2RSTR",
            "ifdef": "STM32_TIM17"
          },
          {
            "enum": "RCC_PERIPH_DBGMCU",
            "shift": 22,
            "reg": "APB2RSTR",
            "ifdef": "STM32_DBGMCU"
          },
          {
            "enum": "RCC_PERIPH_GPIOA",
            "shift": 2,
            "reg": "APB2RSTR",
            "ifndef": "STM32_GPIO_RST_AHB",
            "ifdef": "STM32_GPIOA"
          },
          {
            "enum": "RCC_PERIPH_GPIOB",
            "shift": 3,
            "reg": "APB2RSTR",
            "ifndef": "STM32_GPIO_RST_AHB",
            "ifdef": "STM32_GPIOB"
          },
          {
            "enum": "RCC_PERIPH_GPIOC",
            "shift": 4,
            "reg": "APB2RSTR",
            "ifndef": "STM32_GPIO_RST_AHB",
            "ifdef": "STM32_GPIOC"
          },
          {
            "enum": "RCC_PERIPH_GPIOD",
            "shift": 5,
            "reg": "APB2RSTR",
            "ifndef": "STM32_GPIO_RST_AHB",
            "ifdef": "STM32_GPIOD"
          },
          {
            "enum": "RCC_PERIPH_GPIOE",
            "shift": 6,
            "reg": "APB2RSTR",
            "ifndef": "STM32_GPIO_RST_AHB",
            "ifdef": "STM32_GPIOE"
          },
          {
            "enum": "RCC_PERIPH_GPIOF",
            "shift": 7,
            "reg": "APB2RSTR",
            "ifndef": "STM32_GPIO_RST_AHB",
            "ifdef": "STM32_GPIOF"
          },
          {
            "enum": "RCC_PERIPH_GPIOG",
            "shift": 8,
            "reg": "APB2RSTR",
            "ifndef": "STM32_GPIO_RST_AHB",
            "ifdef": "STM32_GPIOG"
          },
          {
            "enum": "RCC_PERIPH_TIM2",
            "shift": 0,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM2"
          },
          {
            "enum": "RCC_PERIPH_TIM3",
            "shift": 1,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM3"
          },
          {
            "enum": "RCC_PERIPH_TIM4",
            "shift": 2,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM4"
          },
          {
            "enum": "RCC_PERIPH_TIM5",
            "shift": 3,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM5"
          },
          {
            "enum": "RCC_PERIPH_TIM6",
            "shift": 4,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM6"
          },
          {
            "enum": "RCC_PERIPH_TIM7",
            "shift": 5,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM7"
          },
          {
            "enum": "RCC_PERIPH_TIM12",
            "shift": 6,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM12"
          },
          {
            "enum": "RCC_PERIPH_TIM13",
            "shift": 7,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM13"
          },
          {
            "enum": "RCC_PERIPH_TIM14",
            "shift": 8,
            "reg": "APB1RSTR",
            "ifdef": "STM32_TIM14"
          },
          {
            "enum": "RCC_PERIPH_WWDG",
            "shift": 11,
            "reg": "APB1RSTR"
          },
          {
            "enum": "RCC_PERIPH_SPI2",
            "shift": 14,
            "reg": "APB1RSTR",
            "ifdef": "STM32_SPI2"
          },
          {
            "enum": "RCC_PERIPH_SPI3",
            "shift": 15,
            "reg": "APB1RSTR",
            "ifdef": "STM32_SPI3"
          },
          {
            "enum": "RCC_PERIPH_USART2",
            "shift": 17,
            "reg": "APB1RSTR",
            "ifdef": "STM32_USART2"
          },
          {
            "enum": "RCC_PERIPH_USART3",
            "shift": 15,
            "reg": "APB1RSTR",
            "ifdef": "STM32_USART3"
          },
          {
            "enum": "RCC_PERIPH_UART4",
            "shift": 16,
            "reg": "APB1RSTR",
            "ifdef": "STM32_UART4"
          },
          {
            "enum": "RCC_PERIPH_UART5",
            "shift": 16,
            "reg": "APB1RSTR",
            "ifdef": "STM32_UART5"
          },
          {
            "enum": "RCC_PERIPH_I2C1",
            "shift": 21,
            "reg": "APB1RSTR",
            "ifdef": "STM32_I2C1"
          },
          {
            "enum": "RCC_PERIPH_I2C2",
            "shift": 22,
            "reg": "APB1RSTR",
            "ifdef": "STM32_I2C2"
          },
          {
            "enum": "RCC_PERIPH_USB",
            "shift": 23,
            "reg": "APB1RSTR",
            "ifdef": "STM32_USB"
          },
          {
            "enum": "RCC_PERIPH_CAN1",
            "shift": 25,
            "reg": "APB1RSTR",
            "ifdef": "STM32_CAN1"
          },
          {
            "enum": "RCC_PERIPH_CAN2",
            "shift": 26,
            "reg": "APB1RSTR",
            "ifdef": "STM32_CAN2"
          },
          {
            "enum": "RCC_PERIPH_BKP",
            "shift": 27,
            "reg": "APB1RSTR",
            "ifdef": "STM32_BKP"
          },
          {
            "enum": "RCC_PERIPH_PWR",
            "shift": 28,
            "reg": "APB1RSTR"
          },
          {
            "enum": "RCC_PERIPH_DAC",
            "shift": 29,
            "reg": "APB1RSTR",
            "ifdef": "STM32_DAC"
          },
          {
            "enum": "RCC_PERIPH_CEC",
            "shift": 30,
            "reg": "APB1RSTR",
            "ifdef": "STM32_CEC"
          }
        ]
      }
    },
    {
      "type": "fn_toggle",
      "fn": "rcc_periph_clock",
      "signature": "{peripheral}",
      "args": {
        "peripheral": [
          {
            "enum": "RCC_PERIPH_DMA1",
            "shift": 0,
            "reg": "RCC_AHBENR"
          },
          {
            "enum": "RCC_PERIPH_DMA2",
            "shift": 1,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_DMA2"
          },
          {
            "enum": "RCC_PERIPH_SRAM",
            "shift": 2,
            "reg": "RCC_AHBENR"
          },
          {
            "enum": "RCC_PERIPH_FLITF",
            "shift": 4,
            "reg": "RCC_AHBENR"
          },
          {
            "enum": "RCC_PERIPH_CRC",
            "shift": 6,
            "reg": "RCC_AHBENR"
          },
          {
            "enum": "RCC_PERIPH_OTGFS",
            "shift": 8,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_RCC_OTGFS"
          },
          {
            "enum": "RCC_PERIPH_FSMC",
            "shift": 8,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_FSMC"
          },
          {
            "enum": "RCC_PERIPH_ETHMAC",
            "shift": 14,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_ETH"
          },
          {
            "enum": "RCC_PERIPH_ETHMACTX",
            "shift": 15,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_ETH"
          },
          {
            "enum": "RCC_PERIPH_ETHMACRX",
            "shift": 16,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_ETH"
          },
          {
            "enum": "RCC_PERIPH_GPIOA",
            "shift": 17,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_GPIOA",
            "ifndef": "#STM32_RCC_APB2_GPIO"
          },
          {
            "enum": "RCC_PERIPH_GPIOB",
            "shift": 18,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_GPIOB",
            "ifndef": "#STM32_RCC_APB2_GPIO"
          },
          {
            "enum": "RCC_PERIPH_GPIOC",
            "shift": 19,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_GPIOC",
            "ifndef": "#STM32_RCC_APB2_GPIO"
          },
          {
            "enum": "RCC_PERIPH_GPIOD",
            "shift": 20,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_GPIOD",
            "ifndef": "#STM32_RCC_APB2_GPIO"
          },
          {
            "enum": "RCC_PERIPH_GPIOE",
            "shift": 21,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_GPIOE",
            "ifndef": "#STM32_RCC_APB2_GPIO"
          },
          {
            "enum": "RCC_PERIPH_GPIOF",
            "shift": 22,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_GPIOF",
            "ifndef": "#STM32_RCC_APB2_GPIO"
          },
          {
            "enum": "RCC_PERIPH_GPIOG",
            "shift": 23,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_GPIOG",
            "ifndef": "#STM32_RCC_APB2_GPIO"
          },
          {
            "enum": "RCC_PERIPH_TSC",
            "shift": 24,
            "reg": "RCC_AHBENR",
            "ifdef": "STM32_TSC"
          },
          {
            "enum": "RCC_PERIPH_SYSCFG",
            "shift": 0,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_RCC_SYSCFG"
          },
          {
            "enum": "RCC_PERIPH_AFIO",
            "shift": 0,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_RCC_AFIO"
          },
          {
            "enum": "RCC_PERIPH_GPIOA",
            "shift": 2,
            "reg": "RCC_APB2ENR",
            "ifdef": [
              "STM32_GPIOA",
              "STM32_RCC_APB2_GPIO"
            ]
          },
          {
            "enum": "RCC_PERIPH_GPIOB",
            "shift": 3,
            "reg": "RCC_APB2ENR",
            "ifdef": [
              "STM32_GPIOB",
              "STM32_RCC_APB2_GPIO"
            ]
          },
          {
            "enum": "RCC_PERIPH_GPIOC",
            "shift": 4,
            "reg": "RCC_APB2ENR",
            "ifdef": [
              "STM32_GPIOC",
              "STM32_RCC_APB2_GPIO"
            ]
          },
          {
            "enum": "RCC_PERIPH_GPIOD",
            "shift": 5,
            "reg": "RCC_APB2ENR",
            "ifdef": [
              "STM32_GPIOD",
              "STM32_RCC_APB2_GPIO"
            ]
          },
          {
            "enum": "RCC_PERIPH_GPIOE",
            "shift": 6,
            "reg": "RCC_APB2ENR",
            "ifdef": [
              "STM32_GPIOE",
              "STM32_RCC_APB2_GPIO"
            ]
          },
          {
            "enum": "RCC_PERIPH_GPIOF",
            "shift": 7,
            "reg": "RCC_APB2ENR",
            "ifdef": [
              "STM32_GPIOF",
              "STM32_RCC_APB2_GPIO"
            ]
          },
          {
            "enum": "RCC_PERIPH_GPIOG",
            "shift": 8,
            "reg": "RCC_APB2ENR",
            "ifdef": [
              "STM32_GPIOG",
              "STM32_RCC_APB2_GPIO"
            ]
          },
          {
            "enum": "RCC_PERIPH_USART7",
            "shift": 6,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_USART7"
          },
          {
            "enum": "RCC_PERIPH_USART8",
            "shift": 7,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_USART8"
          },
          {
            "enum": "RCC_PERIPH_ADC1",
            "shift": 9,
            "reg": "RCC_APB2ENR"
          },
          {
            "enum": "RCC_PERIPH_ADC2",
            "shift": 10,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_ADC2"
          },
          {
            "enum": "RCC_PERIPH_TIM1",
            "shift": 11,
            "reg": "RCC_APB2ENR"
          },
          {
            "enum": "RCC_PERIPH_SPI1",
            "shift": 12,
            "reg": "RCC_APB2ENR"
          },
          {
            "enum": "RCC_PERIPH_USART1",
            "shift": 14,
            "reg": "RCC_APB2ENR"
          },
          {
            "enum": "RCC_PERIPH_TIM15",
            "shift": 16,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_TIM15"
          },
          {
            "enum": "RCC_PERIPH_TIM16",
            "shift": 17,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_TIM16"
          },
          {
            "enum": "RCC_PERIPH_TIM17",
            "shift": 18,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_TIM17"
          },
          {
            "enum": "RCC_PERIPH_DBGMCU",
            "shift": 22,
            "reg": "RCC_APB2ENR",
            "ifdef": "STM32_DBGMCU"
          },
          {
            "enum": "RCC_PERIPH_TIM2",
            "shift": 0,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM2"
          },
          {
            "enum": "RCC_PERIPH_TIM3",
            "shift": 1,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM3"
          },
          {
            "enum": "RCC_PERIPH_TIM4",
            "shift": 2,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM4"
          },
          {
            "enum": "RCC_PERIPH_TIM5",
            "shift": 3,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM5"
          },
          {
            "enum": "RCC_PERIPH_TIM6",
            "shift": 4,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM6"
          },
          {
            "enum": "RCC_PERIPH_TIM7",
            "shift": 5,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM7"
          },
          {
            "enum": "RCC_PERIPH_TIM12",
            "shift": 6,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM12"
          },
          {
            "enum": "RCC_PERIPH_TIM13",
            "shift": 7,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM13"
          },
          {
            "enum": "RCC_PERIPH_TIM14",
            "shift": 8,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_TIM14"
          },
          {
            "enum": "RCC_PERIPH_WWDG",
            "shift": 11,
            "reg": "RCC_APB1ENR"
          },
          {
            "enum": "RCC_PERIPH_SPI2",
            "shift": 14,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_SPI2"
          },
          {
            "enum": "RCC_PERIPH_SPI3",
            "shift": 15,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_SPI3"
          },
          {
            "enum": "RCC_PERIPH_USART2",
            "shift": 17,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_USART2"
          },
          {
            "enum": "RCC_PERIPH_USART3",
            "shift": 18,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_USART3"
          },
          {
            "enum": "RCC_PERIPH_UART4",
            "shift": 19,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_UART4"
          },
          {
            "enum": "RCC_PERIPH_UART5",
            "shift": 20,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_UART5"
          },
          {
            "enum": "RCC_PERIPH_I2C1",
            "shift": 21,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_I2C1"
          },
          {
            "enum": "RCC_PERIPH_I2C2",
            "shift": 22,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_I2C2"
          },
          {
            "enum": "RCC_PERIPH_USB",
            "shift": 23,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_USB"
          },
          {
            "enum": "RCC_PERIPH_CAN1",
            "shift": 25,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_CAN1"
          },
          {
            "enum": "RCC_PERIPH_CAN2",
            "shift": 26,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_CAN2"
          },
          {
            "enum": "RCC_PERIPH_BKP",
            "shift": 27,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_BKP"
          },
          {
            "enum": "RCC_PERIPH_PWR",
            "shift": 28,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_PWR"
          },
          {
            "enum": "RCC_PERIPH_DAC",
            "shift": 29,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_DAC"
          },
          {
            "enum": "RCC_PERIPH_CEC",
            "shift": 30,
            "reg": "RCC_APB1ENR",
            "ifdef": "STM32_CEC"
          }
        ]
      }
    },
    {
      "type": "fn_call (TODO)",
      "fn": "rcc_backup_domain_reset",
      "signature": "",
      "reg": "BDCR",
      "shift": 16
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_rtc_source",
      "signature": "{source}",
      "shift": 8,
      "mask": "0x3",
      "reg": "BDCR",
      "args": {
        "source": [
          {
            "enum": "RCC_RTC_SOURCE_NOCLOCK",
            "value": "0b00"
          },
          {
            "enum": "RCC_RTC_SOURCE_LSE",
            "value": "0b01"
          },
          {
            "enum": "RCC_RTC_SOURCE_LSI",
            "value": "0b10"
          },
          {
            "enum": "RCC_RTC_SOURCE_HSE",
            "value": "0b11"
          }
        ]
      }
    },
    {
      "type": "fn_toggle",
      "fn": "rcc_lse_bypass",
      "signature": "",
      "reg": "BDCR",
      "shift": 2
    },
    {
      "type": "fn_get",
      "fn": "rcc_lse_bypass_is_enabled",
      "signature": "",
      "reg": "BDCR",
      "shift": 2
    },
    {
      "type": "fn_get",
      "fn": "rcc_reset_is_flag_set",
      "signature": "{flag}",
      "reg": "CSR",
      "args": {
        "flag": [
          {
            "enum": "RCC_RESET_FLAG_V1dot8",
            "shift": 23,
            "ifdef": "STM32_RCC_V1dot8V"
          },
          {
            "enum": "RCC_RESET_FLAG_OPTION_BYTE_LOADER",
            "shift": 25,
            "ifdef": "STM32_OPTION_BYTE_LOADER"
          },
          {
            "enum": "RCC_RESET_FLAG_PIN",
            "shift": 26
          },
          {
            "enum": "RCC_RESET_FLAG_POR_PDR",
            "shift": 27
          },
          {
            "enum": "RCC_RESET_FLAG_SOFTWARE",
            "shift": 28
          },
          {
            "enum": "RCC_RESET_FLAG_INDEPENDENT_WATCHDOG",
            "shift": 29
          },
          {
            "enum": "RCC_RESET_FLAG_WINDOW_WATCHDOG",
            "shift": 30
          },
          {
            "enum": "RCC_RESET_FLAG_LOW_POWER",
            "shift": 31
          }
        ]
      }
    },
    {
      "type": "fn_call",
      "fn": "rcc_reset_flags_clear",
      "signature": "",
      "reg": "CSR",
      "shift": 24
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_prediv1_prescaler",
      "signature": "{prescaler}",
      "reg": "CFGR2",
      "shift": 0,
      "mask": "0xf",
      "ifdef": "STM32_RCC_CFGR2",
      "args": {
        "prescaler": [
          {
            "enum": "RCC_PREDIV1_PRESCALER_1",
            "value": "0b0000"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_2",
            "value": "0b0001"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_3",
            "value": "0b0010"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_4",
            "value": "0b0011"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_5",
            "value": "0b0100"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_6",
            "value": "0b0101"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_7",
            "value": "0b0110"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_8",
            "value": "0b0111"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_9",
            "value": "0b1000"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_10",
            "value": "0b1001"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_11",
            "value": "0b1010"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_12",
            "value": "0b1011"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_13",
            "value": "0b1100"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_14",
            "value": "0b1101"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_15",
            "value": "0b1110"
          },
          {
            "enum": "RCC_PREDIV1_PRESCALER_16",
            "value": "0b1111"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_prediv2_prescaler",
      "signature": "{prescaler}",
      "reg": "CFGR2",
      "shift": 4,
      "mask": "0xf",
      "ifdef": [
        "STM32_RCC_CFGR2",
        "STM32_RCC_PREDIV2"
      ],
      "args": {
        "prescaler": [
          {
            "enum": "RCC_PREDIV2_PRESCALER_1",
            "value": "0b0000"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_2",
            "value": "0b0001"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_3",
            "value": "0b0010"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_4",
            "value": "0b0011"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_5",
            "value": "0b0100"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_6",
            "value": "0b0101"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_7",
            "value": "0b0110"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_8",
            "value": "0b0111"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_9",
            "value": "0b1000"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_10",
            "value": "0b1001"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_11",
            "value": "0b1010"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_12",
            "value": "0b1011"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_13",
            "value": "0b1100"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_14",
            "value": "0b1101"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_15",
            "value": "0b1110"
          },
          {
            "enum": "RCC_PREDIV2_PRESCALER_16",
            "value": "0b1111"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_pll2_multiplication_factor",
      "signature": "{factor}",
      "reg": "CFGR2",
      "shift": 8,
      "mask": "0xf",
      "ifdef": [
        "STM32_RCC_CFGR2",
        "STM32_RCC_OSC_PLL2"
      ],
      "args": {
        "factor": [
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_8",
            "value": "0b0110"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_9",
            "value": "0b0111"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_10",
            "value": "0b1000"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_11",
            "value": "0b1001"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_12",
            "value": "0b1010"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_13",
            "value": "0b1011"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_14",
            "value": "0b1100"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_16",
            "value": "0b1110"
          },
          {
            "enum": "RCC_PLL2_MULTIPLICATION_FACTOR_20",
            "value": "0b1111"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_pll3_multiplication_factor",
      "signature": "{factor}",
      "reg": "CFGR2",
      "shift": 12,
      "mask": "0xf",
      "ifdef": [
        "STM32_RCC_CFGR2",
        "STM32_RCC_OSC_PLL3"
      ],
      "args": {
        "factor": [
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_8",
            "value": "0b0110"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_9",
            "value": "0b0111"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_10",
            "value": "0b1000"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_11",
            "value": "0b1001"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_12",
            "value": "0b1010"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_13",
            "value": "0b1011"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_14",
            "value": "0b1100"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_16",
            "value": "0b1110"
          },
          {
            "enum": "RCC_PLL3_MULTIPLICATION_FACTOR_20",
            "value": "0b1111"
          }
        ]
      }
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_prediv1_source",
      "signature": "{source}",
      "reg": "CFGR2",
      "shift": 16,
      "set": "RCC_PREDIV1_SOURCE_PLL2",
      "clear": "RCC_PREDIV1_SOURCE_HSE",
      "ifdef": [
        "STM32_RCC_CFGR2",
        "STM32_RCC_PREDIV1"
      ]
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_i2s2_source",
      "signature": "{source}",
      "reg": "CFGR2",
      "shift": 17,
      "set": "RCC_I2S2_SOURCE_PLL3",
      "clear": "RCC_I2S2_SOURCE_SYSCLOCK",
      "ifdef": [
        "STM32_RCC_CFGR2",
        "STM32_I2S2"
      ]
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_i2s3_source",
      "signature": "{source}",
      "reg": "CFGR2",
      "shift": 18,
      "set": "RCC_I2S2_SOURCE_PLL3",
      "clear": "RCC_I2S2_SOURCE_SYSCLOCK",
      "ifdef": [
        "STM32_RCC_CFGR2",
        "STM32_I2S3"
      ]
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_usart1_clock_source",
      "signature": "{prescaler}",
      "reg": "CFGR3",
      "shift": 0,
      "mask": "0x3",
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_USART1"
      ],
      "args": {
        "prescaler": [
          {
            "enum": "RCC_USART_CLOCK_SOURCE_PCLK",
            "value": "0b00"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_SYSCL",
            "value": "0b01"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_LSE",
            "value": "0b10"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_HSI",
            "value": "0b11"
          }
        ]
      }
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_i2c1_clock_source",
      "signature": "{source}",
      "reg": "CFGR3",
      "shift": 4,
      "set": "RCC_I2C1_CLOCK_SOURCE_SYSCLK",
      "clear": "RCC_I2C1_CLOCK_SOURCE_HSI",
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_I2C1"
      ]
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_cec_clock_source",
      "signature": "{source}",
      "reg": "CFGR3",
      "shift": 6,
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_USART1"
      ],
      "set": "RCC_CEC_CLOCK_SOURCE_LSE",
      "clear": "RCC_CEC_CLOCK_SOURCE_HSI_DIV244"
    },
    {
      "type": "bienum_set",
      "fn": "rcc_set_usb_clock_source",
      "signature": "{source}",
      "reg": "CFGR3",
      "shift": 7,
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_USB"
      ],
      "set": "RCC_USB_CLOCK_SOURCE_PLLCLK",
      "clear": "RCC_USB_CLOCK_SOURCE_HSI48"
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_usart2_clock_source",
      "signature": "{source}",
      "reg": "CFGR3",
      "shift": 16,
      "mask": "0x3",
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_USART2"
      ],
      "args": {
        "source": [
          {
            "enum": "RCC_USART_CLOCK_SOURCE_PCLK",
            "value": "0b00"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_SYSCL",
            "value": "0b01"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_LSE",
            "value": "0b10"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_HSI",
            "value": "0b11"
          }
        ]
      }
    },
    {
      "type": "enum_set",
      "fn": "rcc_set_usart3_clock_source",
      "signature": "{source}",
      "reg": "CFGR3",
      "shift": 18,
      "mask": "0x3",
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_USART3"
      ],
      "args": {
        "source": [
          {
            "enum": "RCC_USART_CLOCK_SOURCE_PCLK",
            "value": "0b00"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_SYSCL",
            "value": "0b01"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_LSE",
            "value": "0b10"
          },
          {
            "enum": "RCC_USART_CLOCK_SOURCE_HSI",
            "value": "0b11"
          }
        ]
      }
    },
    {
      "type": "fn_set_value",
      "fn": "rcc_set_hsi14_trim",
      "signature": "{val}",
      "reg": "CR2",
      "shift": 3,
      "mask": "0x1f",
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_RCC_OSC_HSI14"
      ]
    },
    {
      "type": "fn_get",
      "fn": "rcc_get_hsi14_calibration",
      "signature": "",
      "reg": "CR2",
      "shift": 8,
      "mask": "0xff",
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_RCC_OSC_HSI14"
      ]
    },
    {
      "type": "fn_get",
      "fn": "rcc_get_hsi48_calibration",
      "signature": "",
      "reg": "CR2",
      "shift": 24,
      "mask": "0xff",
      "ifdef": [
        "STM32_RCC_EXTENDED_REGS",
        "STM32_RCC_OSC_HSI14"
      ]
    }
  ]
}

