{
  "module_name": "gcc-sdm660.c",
  "hash_id": "06c34e1007353102bc4db8d6a67000f031cdaf1dc6103c05137b099b0eaa4f7d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sdm660.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-sdm660.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_SLEEP_CLK,\n\tP_GPLL0,\n\tP_GPLL1,\n\tP_GPLL4,\n\tP_GPLL0_EARLY_DIV,\n\tP_GPLL1_EARLY_DIV,\n};\n\nstatic struct clk_fixed_factor xo = {\n\t.mult = 1,\n\t.div = 1,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"xo\",\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"xo\"\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll0_early = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gpll0_early_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_early_div\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0 = {\n\t.offset = 0x00000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll1_early = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll1_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gpll1_early_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_early_div\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll1_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll1 = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll1_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4_early = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4 = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data)\n\t{\n\t\t.name = \"gpll4\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll4_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_xo_gpll0_gpll0_early_div[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL0_EARLY_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll0_early_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_xo_gpll0[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GPLL0_EARLY_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .fw_name = \"sleep_clk\" },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_xo_sleep_clk[] = {\n\t{ P_XO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_sleep_clk[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_xo_gpll4[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL4, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_gpll4[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll4.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL0_EARLY_DIV, 3 },\n\t{ P_GPLL1, 4 },\n\t{ P_GPLL4, 5 },\n\t{ P_GPLL1_EARLY_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n\t{ .hw = &gpll1.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll1_early_div.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_xo_gpll0_gpll4_gpll0_early_div[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 5 },\n\t{ P_GPLL0_EARLY_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll4_gpll0_early_div[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_xo_gpll0_gpll0_early_div_gpll4[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL0_EARLY_DIV, 2 },\n\t{ P_GPLL4, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_xo_gpll0_gpll0_early_div_gpll4[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw },\n\t{ .hw = &gpll4.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup1_i2c_apps_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x19020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup1_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1900c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1b020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1b00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1d020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1d00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1f020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1f00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_uart1_apps_clk_src[] = {\n\tF(3686400, P_GPLL0, 1, 96, 15625),\n\tF(7372800, P_GPLL0, 1, 192, 15625),\n\tF(14745600, P_GPLL0, 1, 384, 15625),\n\tF(16000000, P_GPLL0, 5, 2, 15),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\tF(32000000, P_GPLL0, 1, 4, 75),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(46400000, P_GPLL0, 1, 29, 375),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\tF(51200000, P_GPLL0, 1, 32, 375),\n\tF(56000000, P_GPLL0, 1, 7, 75),\n\tF(58982400, P_GPLL0, 1, 1536, 15625),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(63157895, P_GPLL0, 9.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x1a00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x1c00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x26020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2600c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x28020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2800c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2a020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2a00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2c020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2c00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x2700c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x2900c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gp1_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x64004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x65004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x66004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_sleep_clk_gpll0_early_div,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_sleep_clk_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_hmss_gpll0_clk_src[] = {\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hmss_gpll0_clk_src = {\n\t.cmd_rcgr = 0x4805c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_hmss_gpll0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hmss_gpll0_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_hmss_gpll4_clk_src[] = {\n\tF(384000000, P_GPLL4, 4, 0, 0),\n\tF(768000000, P_GPLL4, 2, 0, 0),\n\tF(1536000000, P_GPLL4, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hmss_gpll4_clk_src = {\n\t.cmd_rcgr = 0x48074,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll4,\n\t.freq_tbl = ftbl_hmss_gpll4_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hmss_gpll4_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_hmss_rbcpr_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hmss_rbcpr_clk_src = {\n\t.cmd_rcgr = 0x48044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0,\n\t.freq_tbl = ftbl_hmss_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hmss_rbcpr_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pdm2_clk_src[] = {\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x33010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_qspi_ser_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(80200000, P_GPLL1_EARLY_DIV, 5, 0, 0),\n\tF(160400000, P_GPLL1, 5, 0, 0),\n\tF(267333333, P_GPLL1, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 qspi_ser_clk_src = {\n\t.cmd_rcgr = 0x4d00c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div,\n\t.freq_tbl = ftbl_qspi_ser_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"qspi_ser_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div_gpll1_gpll4_gpll1_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc1_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_EARLY_DIV, 5, 1, 3),\n\tF(25000000, P_GPLL0_EARLY_DIV, 6, 1, 2),\n\tF(50000000, P_GPLL0_EARLY_DIV, 6, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(192000000, P_GPLL4, 8, 0, 0),\n\tF(384000000, P_GPLL4, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x1602c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll4_gpll0_early_div,\n\t.freq_tbl = ftbl_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll4_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll4_gpll0_early_div),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc1_ice_core_clk_src[] = {\n\tF(75000000, P_GPLL0_EARLY_DIV, 4, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x16010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_sdcc1_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc2_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_EARLY_DIV, 5, 1, 3),\n\tF(25000000, P_GPLL0_EARLY_DIV, 6, 1, 2),\n\tF(50000000, P_GPLL0_EARLY_DIV, 6, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(192000000, P_GPLL4, 8, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x14010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div_gpll4,\n\t.freq_tbl = ftbl_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div_gpll4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div_gpll4),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ufs_axi_clk_src[] = {\n\tF(50000000, P_GPLL0_EARLY_DIV, 6, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_axi_clk_src = {\n\t.cmd_rcgr = 0x75018,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_ufs_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ufs_ice_core_clk_src[] = {\n\tF(75000000, P_GPLL0_EARLY_DIV, 4, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_ice_core_clk_src = {\n\t.cmd_rcgr = 0x76010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_ufs_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 ufs_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x76044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_sleep_clk,\n\t.freq_tbl = ftbl_hmss_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_sleep_clk,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_sleep_clk),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ufs_unipro_core_clk_src[] = {\n\tF(37500000, P_GPLL0_EARLY_DIV, 8, 0, 0),\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x76028,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_ufs_unipro_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb20_master_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(120000000, P_GPLL0, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb20_master_clk_src = {\n\t.cmd_rcgr = 0x2f010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_usb20_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb20_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb20_mock_utmi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb20_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x2f024,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_usb20_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb20_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb30_master_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(66666667, P_GPLL0_EARLY_DIV, 4.5, 0, 0),\n\tF(120000000, P_GPLL0, 5, 0, 0),\n\tF(133333333, P_GPLL0, 4.5, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_master_clk_src = {\n\t.cmd_rcgr = 0xf014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_usb30_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb30_mock_utmi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(40000000, P_GPLL0_EARLY_DIV, 7.5, 0, 0),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0xf028,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_gpll0_gpll0_early_div,\n\t.freq_tbl = ftbl_usb30_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb3_phy_aux_clk_src[] = {\n\tF(1200000, P_XO, 16, 0, 0),\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb3_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x5000c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_xo_sleep_clk,\n\t.freq_tbl = ftbl_usb3_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb3_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_xo_sleep_clk,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_xo_sleep_clk),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre2_ufs_axi_clk = {\n\t.halt_reg = 0x75034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x75034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre2_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre2_usb3_axi_clk = {\n\t.halt_reg = 0xf03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre2_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gfx_clk = {\n\t.halt_reg = 0x7106c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7106c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_hmss_axi_clk = {\n\t.halt_reg = 0x48004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_hmss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_mss_q6_axi_clk = {\n\t.halt_reg = 0x4401c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_mss_q6_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x19008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x19008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x19004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x19004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x1b008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x1b004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x1d008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x1d004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x1f008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x1f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x1a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x1c004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_ahb_clk = {\n\t.halt_reg = 0x25004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x26008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x26008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_spi_apps_clk = {\n\t.halt_reg = 0x26004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x26004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x28008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x28008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_spi_apps_clk = {\n\t.halt_reg = 0x28004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x28004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x2a008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_spi_apps_clk = {\n\t.halt_reg = 0x2a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x2c008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_spi_apps_clk = {\n\t.halt_reg = 0x2c004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart1_apps_clk = {\n\t.halt_reg = 0x27004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart2_apps_clk = {\n\t.halt_reg = 0x29004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x29004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb2_axi_clk = {\n\t.halt_reg = 0x5058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb2_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb20_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_axi_clk = {\n\t.halt_reg = 0x5018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_dcc_ahb_clk = {\n\t.halt_reg = 0x84004,\n\t.clkr = {\n\t\t.enable_reg = 0x84004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_dcc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x64000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x64000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x65000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x65000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x66000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x66000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_bimc_gfx_clk = {\n\t.halt_reg = 0x71010,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x71010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_bimc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_cfg_ahb_clk = {\n\t.halt_reg = 0x71004,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x71004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk = {\n\t.halt_reg = 0x5200c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk = {\n\t.halt_reg = 0x5200c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpll0_early_div.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hmss_dvm_bus_clk = {\n\t.halt_reg = 0x4808c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4808c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hmss_dvm_bus_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hmss_rbcpr_clk = {\n\t.halt_reg = 0x48008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hmss_rbcpr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&hmss_rbcpr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_gpll0_clk = {\n\t.halt_reg = 0x5200c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_gpll0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_gpll0_div_clk = {\n\t.halt_reg = 0x5200c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_gpll0_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gpll0_early_div.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x9004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_noc_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t \n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_sys_noc_axi_clk = {\n\t.halt_reg = 0x9000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_sys_noc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_cfg_ahb_clk = {\n\t.halt_reg = 0x8a000,\n\t.clkr = {\n\t\t.enable_reg = 0x8a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_mnoc_bimc_axi_clk = {\n\t.halt_reg = 0x8a004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x8a004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x8a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_mnoc_bimc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_q6_bimc_axi_clk = {\n\t.halt_reg = 0x8a040,\n\t.clkr = {\n\t\t.enable_reg = 0x8a040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_q6_bimc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_snoc_axi_clk = {\n\t.halt_reg = 0x8a03c,\n\t.clkr = {\n\t\t.enable_reg = 0x8a03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_snoc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x33004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x34004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_ahb_clk = {\n\t.halt_reg = 0x4d004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_ser_clk = {\n\t.halt_reg = 0x4d008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_ser_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&qspi_ser_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_rx0_usb2_clkref_clk = {\n\t.halt_reg = 0x88018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x88018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_rx0_usb2_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_rx1_usb2_clkref_clk = {\n\t.halt_reg = 0x88014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x88014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_rx1_usb2_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x16008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x16004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x1600c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc1_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x14008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x14004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ahb_clk = {\n\t.halt_reg = 0x7500c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7500c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_axi_clk = {\n\t.halt_reg = 0x75008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x75008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_clkref_clk = {\n\t.halt_reg = 0x88008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x88008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ice_core_clk = {\n\t.halt_reg = 0x7600c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&ufs_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_aux_clk = {\n\t.halt_reg = 0x76040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x76040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&ufs_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_0_clk = {\n\t.halt_reg = 0x75014,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x75014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_1_clk = {\n\t.halt_reg = 0x7605c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x7605c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_0_clk = {\n\t.halt_reg = 0x75010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_unipro_core_clk = {\n\t.halt_reg = 0x76008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x76008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&ufs_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_master_clk = {\n\t.halt_reg = 0x2f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb20_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_mock_utmi_clk = {\n\t.halt_reg = 0x2f00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb20_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_sleep_clk = {\n\t.halt_reg = 0x2f008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0xf008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0xf010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0xf00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_clkref_clk = {\n\t.halt_reg = 0x8800c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_aux_clk = {\n\t.halt_reg = 0x50000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x50000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb3_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_pipe_clk = {\n\t.halt_reg = 0x50004,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x50004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {\n\t.halt_reg = 0x6a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb2phy_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc ufs_gdsc = {\n\t.gdscr = 0x75004,\n\t.gds_hw_ctrl = 0x0,\n\t.pd = {\n\t\t.name = \"ufs_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc usb_30_gdsc = {\n\t.gdscr = 0xf004,\n\t.gds_hw_ctrl = 0x0,\n\t.pd = {\n\t\t.name = \"usb_30_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t.gdscr = 0x6b004,\n\t.gds_hw_ctrl = 0x0,\n\t.pd = {\n\t\t.name = \"pcie_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct clk_hw *gcc_sdm660_hws[] = {\n\t&xo.hw,\n\t&gpll0_early_div.hw,\n\t&gpll1_early_div.hw,\n};\n\nstatic struct clk_regmap *gcc_sdm660_clocks[] = {\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP2_QUP1_I2C_APPS_CLK_SRC] = &blsp2_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP1_SPI_APPS_CLK_SRC] = &blsp2_qup1_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP2_I2C_APPS_CLK_SRC] = &blsp2_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP2_SPI_APPS_CLK_SRC] = &blsp2_qup2_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP3_I2C_APPS_CLK_SRC] = &blsp2_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP3_SPI_APPS_CLK_SRC] = &blsp2_qup3_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP4_I2C_APPS_CLK_SRC] = &blsp2_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP4_SPI_APPS_CLK_SRC] = &blsp2_qup4_spi_apps_clk_src.clkr,\n\t[BLSP2_UART1_APPS_CLK_SRC] = &blsp2_uart1_apps_clk_src.clkr,\n\t[BLSP2_UART2_APPS_CLK_SRC] = &blsp2_uart2_apps_clk_src.clkr,\n\t[GCC_AGGRE2_UFS_AXI_CLK] = &gcc_aggre2_ufs_axi_clk.clkr,\n\t[GCC_AGGRE2_USB3_AXI_CLK] = &gcc_aggre2_usb3_axi_clk.clkr,\n\t[GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,\n\t[GCC_BIMC_HMSS_AXI_CLK] = &gcc_bimc_hmss_axi_clk.clkr,\n\t[GCC_BIMC_MSS_Q6_AXI_CLK] = &gcc_bimc_mss_q6_axi_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,\n\t[GCC_BLSP2_QUP1_I2C_APPS_CLK] = &gcc_blsp2_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP1_SPI_APPS_CLK] = &gcc_blsp2_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_I2C_APPS_CLK] = &gcc_blsp2_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_SPI_APPS_CLK] = &gcc_blsp2_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_I2C_APPS_CLK] = &gcc_blsp2_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_SPI_APPS_CLK] = &gcc_blsp2_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_I2C_APPS_CLK] = &gcc_blsp2_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_SPI_APPS_CLK] = &gcc_blsp2_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP2_UART1_APPS_CLK] = &gcc_blsp2_uart1_apps_clk.clkr,\n\t[GCC_BLSP2_UART2_APPS_CLK] = &gcc_blsp2_uart2_apps_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CFG_NOC_USB2_AXI_CLK] = &gcc_cfg_noc_usb2_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_AXI_CLK] = &gcc_cfg_noc_usb3_axi_clk.clkr,\n\t[GCC_DCC_AHB_CLK] = &gcc_dcc_ahb_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GPU_BIMC_GFX_CLK] = &gcc_gpu_bimc_gfx_clk.clkr,\n\t[GCC_GPU_CFG_AHB_CLK] = &gcc_gpu_cfg_ahb_clk.clkr,\n\t[GCC_GPU_GPLL0_CLK] = &gcc_gpu_gpll0_clk.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK] = &gcc_gpu_gpll0_div_clk.clkr,\n\t[GCC_HMSS_DVM_BUS_CLK] = &gcc_hmss_dvm_bus_clk.clkr,\n\t[GCC_HMSS_RBCPR_CLK] = &gcc_hmss_rbcpr_clk.clkr,\n\t[GCC_MMSS_GPLL0_CLK] = &gcc_mmss_gpll0_clk.clkr,\n\t[GCC_MMSS_GPLL0_DIV_CLK] = &gcc_mmss_gpll0_div_clk.clkr,\n\t[GCC_MMSS_NOC_CFG_AHB_CLK] = &gcc_mmss_noc_cfg_ahb_clk.clkr,\n\t[GCC_MMSS_SYS_NOC_AXI_CLK] = &gcc_mmss_sys_noc_axi_clk.clkr,\n\t[GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,\n\t[GCC_MSS_MNOC_BIMC_AXI_CLK] = &gcc_mss_mnoc_bimc_axi_clk.clkr,\n\t[GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,\n\t[GCC_MSS_SNOC_AXI_CLK] = &gcc_mss_snoc_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_QSPI_AHB_CLK] = &gcc_qspi_ahb_clk.clkr,\n\t[GCC_QSPI_SER_CLK] = &gcc_qspi_ser_clk.clkr,\n\t[GCC_RX0_USB2_CLKREF_CLK] = &gcc_rx0_usb2_clkref_clk.clkr,\n\t[GCC_RX1_USB2_CLKREF_CLK] = &gcc_rx1_usb2_clkref_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_UFS_AHB_CLK] = &gcc_ufs_ahb_clk.clkr,\n\t[GCC_UFS_AXI_CLK] = &gcc_ufs_axi_clk.clkr,\n\t[GCC_UFS_CLKREF_CLK] = &gcc_ufs_clkref_clk.clkr,\n\t[GCC_UFS_ICE_CORE_CLK] = &gcc_ufs_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_AUX_CLK] = &gcc_ufs_phy_aux_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_0_CLK] = &gcc_ufs_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_1_CLK] = &gcc_ufs_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_0_CLK] = &gcc_ufs_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_UNIPRO_CORE_CLK] = &gcc_ufs_unipro_core_clk.clkr,\n\t[GCC_USB20_MASTER_CLK] = &gcc_usb20_master_clk.clkr,\n\t[GCC_USB20_MOCK_UTMI_CLK] = &gcc_usb20_mock_utmi_clk.clkr,\n\t[GCC_USB20_SLEEP_CLK] = &gcc_usb20_sleep_clk.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB3_CLKREF_CLK] = &gcc_usb3_clkref_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,\n\t[GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_EARLY] = &gpll0_early.clkr,\n\t[GPLL1] = &gpll1.clkr,\n\t[GPLL1_EARLY] = &gpll1_early.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL4_EARLY] = &gpll4_early.clkr,\n\t[HMSS_GPLL0_CLK_SRC] = &hmss_gpll0_clk_src.clkr,\n\t[HMSS_GPLL4_CLK_SRC] = &hmss_gpll4_clk_src.clkr,\n\t[HMSS_RBCPR_CLK_SRC] = &hmss_rbcpr_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[QSPI_SER_CLK_SRC] = &qspi_ser_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC1_ICE_CORE_CLK_SRC] = &sdcc1_ice_core_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[UFS_AXI_CLK_SRC] = &ufs_axi_clk_src.clkr,\n\t[UFS_ICE_CORE_CLK_SRC] = &ufs_ice_core_clk_src.clkr,\n\t[UFS_PHY_AUX_CLK_SRC] = &ufs_phy_aux_clk_src.clkr,\n\t[UFS_UNIPRO_CORE_CLK_SRC] = &ufs_unipro_core_clk_src.clkr,\n\t[USB20_MASTER_CLK_SRC] = &usb20_master_clk_src.clkr,\n\t[USB20_MOCK_UTMI_CLK_SRC] = &usb20_mock_utmi_clk_src.clkr,\n\t[USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,\n\t[USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[USB3_PHY_AUX_CLK_SRC] = &usb3_phy_aux_clk_src.clkr,\n};\n\nstatic struct gdsc *gcc_sdm660_gdscs[] = {\n\t[UFS_GDSC] = &ufs_gdsc,\n\t[USB_30_GDSC] = &usb_30_gdsc,\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_sdm660_resets[] = {\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },\n\t[GCC_UFS_BCR] = { 0x75000 },\n\t[GCC_USB3_DP_PHY_BCR] = { 0x50028 },\n\t[GCC_USB3_PHY_BCR] = { 0x50020 },\n\t[GCC_USB3PHY_PHY_BCR] = { 0x50024 },\n\t[GCC_USB_20_BCR] = { 0x2f000 },\n\t[GCC_USB_30_BCR] = { 0xf000 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },\n\t[GCC_MSS_RESTART] = { 0x79000 },\n};\n\nstatic const struct regmap_config gcc_sdm660_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x94000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_sdm660_desc = {\n\t.config = &gcc_sdm660_regmap_config,\n\t.clks = gcc_sdm660_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sdm660_clocks),\n\t.resets = gcc_sdm660_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sdm660_resets),\n\t.gdscs = gcc_sdm660_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sdm660_gdscs),\n\t.clk_hws = gcc_sdm660_hws,\n\t.num_clk_hws = ARRAY_SIZE(gcc_sdm660_hws),\n};\n\nstatic const struct of_device_id gcc_sdm660_match_table[] = {\n\t{ .compatible = \"qcom,gcc-sdm630\" },\n\t{ .compatible = \"qcom,gcc-sdm660\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sdm660_match_table);\n\nstatic int gcc_sdm660_probe(struct platform_device *pdev)\n{\n\tint ret;\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sdm660_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tret = regmap_update_bits(regmap, 0x52008, BIT(21), BIT(21));\n\tif (ret)\n\t\treturn ret;\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sdm660_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sdm660_driver = {\n\t.probe\t\t= gcc_sdm660_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-sdm660\",\n\t\t.of_match_table = gcc_sdm660_match_table,\n\t},\n};\n\nstatic int __init gcc_sdm660_init(void)\n{\n\treturn platform_driver_register(&gcc_sdm660_driver);\n}\ncore_initcall_sync(gcc_sdm660_init);\n\nstatic void __exit gcc_sdm660_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sdm660_driver);\n}\nmodule_exit(gcc_sdm660_exit);\n\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DESCRIPTION(\"QCOM GCC sdm660 Driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}