==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Analyzing design file 'Convolution.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 98.949 ; gain = 48.809
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 98.969 ; gain = 48.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'kernelLoop' (Convolution.cpp:22) in function 'convolve(short (*) [50], short (*) [50], float (*) [3])': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'convolve_label3' (Convolution.cpp:22) in function 'convolve(short (*) [50], short (*) [50], float (*) [3])': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:02:14 . Memory (MB): peak = 1248.160 ; gain = 1198.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:505) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' into 'hls::cast_IEEE754<short, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'convolve' (Convolution.cpp:25) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:02:26 . Memory (MB): peak = 1443.242 ; gain = 1393.102
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'convolve_label2' (Convolution.cpp:18) in function 'convolve' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'kernelLoop' (Convolution.cpp:22) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'kernelLoop' (Convolution.cpp:22) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'convolve_label3' (Convolution.cpp:22) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'convolve_label2' (Convolution.cpp:18) in function 'convolve' partially with a factor of 9.
INFO: [XFORM 203-501] Unrolling loop 'kernelLoop' (Convolution.cpp:22) in function 'convolve' completely.
INFO: [XFORM 203-501] Unrolling loop 'convolve_label3' (Convolution.cpp:22) in function 'convolve' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' into 'hls::cast_IEEE754<short, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'convolve' (Convolution.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:02:48 . Memory (MB): peak = 2052.035 ; gain = 2001.895
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (Convolution.cpp:16:21) in function 'convolve' : 
                         the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i16' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:42:54) into __hls_fptosi_float_i.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:02:59 . Memory (MB): peak = 2308.125 ; gain = 2257.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-107] Renaming port name 'convolve/in' to 'convolve/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolve/out' to 'convolve/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.792 seconds; current allocated memory: 2.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 2.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'convolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'convolve_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_load', Convolution.cpp:25) on array 'in_r' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 33, Depth: 169.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.052 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (9.29ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('sum_2_1', Convolution.cpp:25) to '__hls_fptosi_float_i' (9.29 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 2.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 4.389 seconds; current allocated memory: 2.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/krnl' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_r' and 'krnl' to AXI-Lite port conv.
INFO: [SYN 201-210] Renamed object name 'convolve_fadd_32ns_32ns_32_7_full_dsp' to 'convolve_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_fmul_32ns_32ns_32_4_max_dsp' to 'convolve_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_sitofp_32s_32_6' to 'convolve_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_mul_6ns_7ns_12_2' to 'convolve_mul_6ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_fadd_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_fmul_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_mul_6ns_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_sitofp_3dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 2.026 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'convolve_mul_6ns_eOg_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:26 ; elapsed = 00:03:22 . Memory (MB): peak = 2308.125 ; gain = 2257.984
INFO: [SYSC 207-301] Generating SystemC RTL for convolve.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve.
INFO: [HLS 200-112] Total elapsed time: 202.259 seconds; peak allocated memory: 2.026 GB.
