;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* L0 */
L0__0__DM__MASK EQU 0xE00000
L0__0__DM__SHIFT EQU 21
L0__0__DR EQU CYREG_PRT2_DR
L0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
L0__0__HSIOM_MASK EQU 0xF0000000
L0__0__HSIOM_SHIFT EQU 28
L0__0__INTCFG EQU CYREG_PRT2_INTCFG
L0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
L0__0__MASK EQU 0x80
L0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L0__0__PC EQU CYREG_PRT2_PC
L0__0__PC2 EQU CYREG_PRT2_PC2
L0__0__PORT EQU 2
L0__0__PS EQU CYREG_PRT2_PS
L0__0__SHIFT EQU 7
L0__DR EQU CYREG_PRT2_DR
L0__INTCFG EQU CYREG_PRT2_INTCFG
L0__INTSTAT EQU CYREG_PRT2_INTSTAT
L0__MASK EQU 0x80
L0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L0__PC EQU CYREG_PRT2_PC
L0__PC2 EQU CYREG_PRT2_PC2
L0__PORT EQU 2
L0__PS EQU CYREG_PRT2_PS
L0__SHIFT EQU 7

/* L1 */
L1__0__DM__MASK EQU 0x1C0000
L1__0__DM__SHIFT EQU 18
L1__0__DR EQU CYREG_PRT3_DR
L1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L1__0__HSIOM_MASK EQU 0x0F000000
L1__0__HSIOM_SHIFT EQU 24
L1__0__INTCFG EQU CYREG_PRT3_INTCFG
L1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L1__0__MASK EQU 0x40
L1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L1__0__PC EQU CYREG_PRT3_PC
L1__0__PC2 EQU CYREG_PRT3_PC2
L1__0__PORT EQU 3
L1__0__PS EQU CYREG_PRT3_PS
L1__0__SHIFT EQU 6
L1__DR EQU CYREG_PRT3_DR
L1__INTCFG EQU CYREG_PRT3_INTCFG
L1__INTSTAT EQU CYREG_PRT3_INTSTAT
L1__MASK EQU 0x40
L1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L1__PC EQU CYREG_PRT3_PC
L1__PC2 EQU CYREG_PRT3_PC2
L1__PORT EQU 3
L1__PS EQU CYREG_PRT3_PS
L1__SHIFT EQU 6

/* L2 */
L2__0__DM__MASK EQU 0x7000
L2__0__DM__SHIFT EQU 12
L2__0__DR EQU CYREG_PRT3_DR
L2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L2__0__HSIOM_MASK EQU 0x000F0000
L2__0__HSIOM_SHIFT EQU 16
L2__0__INTCFG EQU CYREG_PRT3_INTCFG
L2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L2__0__MASK EQU 0x10
L2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L2__0__PC EQU CYREG_PRT3_PC
L2__0__PC2 EQU CYREG_PRT3_PC2
L2__0__PORT EQU 3
L2__0__PS EQU CYREG_PRT3_PS
L2__0__SHIFT EQU 4
L2__DR EQU CYREG_PRT3_DR
L2__INTCFG EQU CYREG_PRT3_INTCFG
L2__INTSTAT EQU CYREG_PRT3_INTSTAT
L2__MASK EQU 0x10
L2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L2__PC EQU CYREG_PRT3_PC
L2__PC2 EQU CYREG_PRT3_PC2
L2__PORT EQU 3
L2__PS EQU CYREG_PRT3_PS
L2__SHIFT EQU 4

/* L3 */
L3__0__DM__MASK EQU 0xE00000
L3__0__DM__SHIFT EQU 21
L3__0__DR EQU CYREG_PRT3_DR
L3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L3__0__HSIOM_MASK EQU 0xF0000000
L3__0__HSIOM_SHIFT EQU 28
L3__0__INTCFG EQU CYREG_PRT3_INTCFG
L3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L3__0__MASK EQU 0x80
L3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L3__0__PC EQU CYREG_PRT3_PC
L3__0__PC2 EQU CYREG_PRT3_PC2
L3__0__PORT EQU 3
L3__0__PS EQU CYREG_PRT3_PS
L3__0__SHIFT EQU 7
L3__DR EQU CYREG_PRT3_DR
L3__INTCFG EQU CYREG_PRT3_INTCFG
L3__INTSTAT EQU CYREG_PRT3_INTSTAT
L3__MASK EQU 0x80
L3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L3__PC EQU CYREG_PRT3_PC
L3__PC2 EQU CYREG_PRT3_PC2
L3__PORT EQU 3
L3__PS EQU CYREG_PRT3_PS
L3__SHIFT EQU 7

/* L4 */
L4__0__DM__MASK EQU 0xE00
L4__0__DM__SHIFT EQU 9
L4__0__DR EQU CYREG_PRT0_DR
L4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
L4__0__HSIOM_MASK EQU 0x0000F000
L4__0__HSIOM_SHIFT EQU 12
L4__0__INTCFG EQU CYREG_PRT0_INTCFG
L4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
L4__0__MASK EQU 0x08
L4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L4__0__PC EQU CYREG_PRT0_PC
L4__0__PC2 EQU CYREG_PRT0_PC2
L4__0__PORT EQU 0
L4__0__PS EQU CYREG_PRT0_PS
L4__0__SHIFT EQU 3
L4__DR EQU CYREG_PRT0_DR
L4__INTCFG EQU CYREG_PRT0_INTCFG
L4__INTSTAT EQU CYREG_PRT0_INTSTAT
L4__MASK EQU 0x08
L4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L4__PC EQU CYREG_PRT0_PC
L4__PC2 EQU CYREG_PRT0_PC2
L4__PORT EQU 0
L4__PS EQU CYREG_PRT0_PS
L4__SHIFT EQU 3

/* L5 */
L5__0__DM__MASK EQU 0x1C0
L5__0__DM__SHIFT EQU 6
L5__0__DR EQU CYREG_PRT0_DR
L5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
L5__0__HSIOM_MASK EQU 0x00000F00
L5__0__HSIOM_SHIFT EQU 8
L5__0__INTCFG EQU CYREG_PRT0_INTCFG
L5__0__INTSTAT EQU CYREG_PRT0_INTSTAT
L5__0__MASK EQU 0x04
L5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L5__0__PC EQU CYREG_PRT0_PC
L5__0__PC2 EQU CYREG_PRT0_PC2
L5__0__PORT EQU 0
L5__0__PS EQU CYREG_PRT0_PS
L5__0__SHIFT EQU 2
L5__DR EQU CYREG_PRT0_DR
L5__INTCFG EQU CYREG_PRT0_INTCFG
L5__INTSTAT EQU CYREG_PRT0_INTSTAT
L5__MASK EQU 0x04
L5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L5__PC EQU CYREG_PRT0_PC
L5__PC2 EQU CYREG_PRT0_PC2
L5__PORT EQU 0
L5__PS EQU CYREG_PRT0_PS
L5__SHIFT EQU 2

/* L6 */
L6__0__DM__MASK EQU 0x38
L6__0__DM__SHIFT EQU 3
L6__0__DR EQU CYREG_PRT0_DR
L6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
L6__0__HSIOM_MASK EQU 0x000000F0
L6__0__HSIOM_SHIFT EQU 4
L6__0__INTCFG EQU CYREG_PRT0_INTCFG
L6__0__INTSTAT EQU CYREG_PRT0_INTSTAT
L6__0__MASK EQU 0x02
L6__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L6__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L6__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L6__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L6__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L6__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L6__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L6__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L6__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L6__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L6__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L6__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L6__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L6__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L6__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L6__0__PC EQU CYREG_PRT0_PC
L6__0__PC2 EQU CYREG_PRT0_PC2
L6__0__PORT EQU 0
L6__0__PS EQU CYREG_PRT0_PS
L6__0__SHIFT EQU 1
L6__DR EQU CYREG_PRT0_DR
L6__INTCFG EQU CYREG_PRT0_INTCFG
L6__INTSTAT EQU CYREG_PRT0_INTSTAT
L6__MASK EQU 0x02
L6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L6__PC EQU CYREG_PRT0_PC
L6__PC2 EQU CYREG_PRT0_PC2
L6__PORT EQU 0
L6__PS EQU CYREG_PRT0_PS
L6__SHIFT EQU 1

/* L7 */
L7__0__DM__MASK EQU 0x07
L7__0__DM__SHIFT EQU 0
L7__0__DR EQU CYREG_PRT0_DR
L7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
L7__0__HSIOM_MASK EQU 0x0000000F
L7__0__HSIOM_SHIFT EQU 0
L7__0__INTCFG EQU CYREG_PRT0_INTCFG
L7__0__INTSTAT EQU CYREG_PRT0_INTSTAT
L7__0__MASK EQU 0x01
L7__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L7__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L7__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L7__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L7__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L7__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L7__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L7__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L7__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L7__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L7__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L7__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L7__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L7__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L7__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L7__0__PC EQU CYREG_PRT0_PC
L7__0__PC2 EQU CYREG_PRT0_PC2
L7__0__PORT EQU 0
L7__0__PS EQU CYREG_PRT0_PS
L7__0__SHIFT EQU 0
L7__DR EQU CYREG_PRT0_DR
L7__INTCFG EQU CYREG_PRT0_INTCFG
L7__INTSTAT EQU CYREG_PRT0_INTSTAT
L7__MASK EQU 0x01
L7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L7__PC EQU CYREG_PRT0_PC
L7__PC2 EQU CYREG_PRT0_PC2
L7__PORT EQU 0
L7__PS EQU CYREG_PRT0_PS
L7__SHIFT EQU 0

/* L8 */
L8__0__DM__MASK EQU 0xE00000
L8__0__DM__SHIFT EQU 21
L8__0__DR EQU CYREG_PRT0_DR
L8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
L8__0__HSIOM_MASK EQU 0xF0000000
L8__0__HSIOM_SHIFT EQU 28
L8__0__INTCFG EQU CYREG_PRT0_INTCFG
L8__0__INTSTAT EQU CYREG_PRT0_INTSTAT
L8__0__MASK EQU 0x80
L8__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L8__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L8__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L8__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L8__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L8__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L8__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L8__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L8__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L8__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L8__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L8__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L8__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L8__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L8__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L8__0__PC EQU CYREG_PRT0_PC
L8__0__PC2 EQU CYREG_PRT0_PC2
L8__0__PORT EQU 0
L8__0__PS EQU CYREG_PRT0_PS
L8__0__SHIFT EQU 7
L8__DR EQU CYREG_PRT0_DR
L8__INTCFG EQU CYREG_PRT0_INTCFG
L8__INTSTAT EQU CYREG_PRT0_INTSTAT
L8__MASK EQU 0x80
L8__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L8__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L8__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L8__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L8__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L8__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L8__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L8__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L8__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L8__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L8__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L8__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L8__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L8__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L8__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L8__PC EQU CYREG_PRT0_PC
L8__PC2 EQU CYREG_PRT0_PC2
L8__PORT EQU 0
L8__PS EQU CYREG_PRT0_PS
L8__SHIFT EQU 7

/* L9 */
L9__0__DM__MASK EQU 0x1C0000
L9__0__DM__SHIFT EQU 18
L9__0__DR EQU CYREG_PRT0_DR
L9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
L9__0__HSIOM_MASK EQU 0x0F000000
L9__0__HSIOM_SHIFT EQU 24
L9__0__INTCFG EQU CYREG_PRT0_INTCFG
L9__0__INTSTAT EQU CYREG_PRT0_INTSTAT
L9__0__MASK EQU 0x40
L9__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L9__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L9__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L9__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L9__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L9__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L9__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L9__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L9__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L9__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L9__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L9__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L9__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L9__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L9__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L9__0__PC EQU CYREG_PRT0_PC
L9__0__PC2 EQU CYREG_PRT0_PC2
L9__0__PORT EQU 0
L9__0__PS EQU CYREG_PRT0_PS
L9__0__SHIFT EQU 6
L9__DR EQU CYREG_PRT0_DR
L9__INTCFG EQU CYREG_PRT0_INTCFG
L9__INTSTAT EQU CYREG_PRT0_INTSTAT
L9__MASK EQU 0x40
L9__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
L9__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
L9__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
L9__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
L9__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
L9__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
L9__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
L9__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
L9__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
L9__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
L9__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
L9__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
L9__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
L9__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
L9__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
L9__PC EQU CYREG_PRT0_PC
L9__PC2 EQU CYREG_PRT0_PC2
L9__PORT EQU 0
L9__PS EQU CYREG_PRT0_PS
L9__SHIFT EQU 6

/* I2C */
I2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x800
I2C_SCB_IRQ__INTC_NUMBER EQU 11
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT3_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__0__PC EQU CYREG_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_PRT3_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT3_DR
I2C_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__PC EQU CYREG_PRT3_PC
I2C_scl__PC2 EQU CYREG_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_PRT3_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT3_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_PRT3_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT3_DR
I2C_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_PRT3_PC
I2C_sda__PC2 EQU CYREG_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_PRT3_PS
I2C_sda__SHIFT EQU 1

/* L10 */
L10__0__DM__MASK EQU 0x1C0000
L10__0__DM__SHIFT EQU 18
L10__0__DR EQU CYREG_PRT2_DR
L10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
L10__0__HSIOM_MASK EQU 0x0F000000
L10__0__HSIOM_SHIFT EQU 24
L10__0__INTCFG EQU CYREG_PRT2_INTCFG
L10__0__INTSTAT EQU CYREG_PRT2_INTSTAT
L10__0__MASK EQU 0x40
L10__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L10__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L10__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L10__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L10__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L10__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L10__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L10__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L10__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L10__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L10__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L10__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L10__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L10__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L10__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L10__0__PC EQU CYREG_PRT2_PC
L10__0__PC2 EQU CYREG_PRT2_PC2
L10__0__PORT EQU 2
L10__0__PS EQU CYREG_PRT2_PS
L10__0__SHIFT EQU 6
L10__DR EQU CYREG_PRT2_DR
L10__INTCFG EQU CYREG_PRT2_INTCFG
L10__INTSTAT EQU CYREG_PRT2_INTSTAT
L10__MASK EQU 0x40
L10__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L10__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L10__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L10__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L10__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L10__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L10__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L10__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L10__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L10__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L10__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L10__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L10__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L10__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L10__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L10__PC EQU CYREG_PRT2_PC
L10__PC2 EQU CYREG_PRT2_PC2
L10__PORT EQU 2
L10__PS EQU CYREG_PRT2_PS
L10__SHIFT EQU 6

/* L11 */
L11__0__DM__MASK EQU 0x38000
L11__0__DM__SHIFT EQU 15
L11__0__DR EQU CYREG_PRT2_DR
L11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
L11__0__HSIOM_MASK EQU 0x00F00000
L11__0__HSIOM_SHIFT EQU 20
L11__0__INTCFG EQU CYREG_PRT2_INTCFG
L11__0__INTSTAT EQU CYREG_PRT2_INTSTAT
L11__0__MASK EQU 0x20
L11__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L11__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L11__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L11__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L11__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L11__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L11__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L11__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L11__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L11__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L11__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L11__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L11__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L11__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L11__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L11__0__PC EQU CYREG_PRT2_PC
L11__0__PC2 EQU CYREG_PRT2_PC2
L11__0__PORT EQU 2
L11__0__PS EQU CYREG_PRT2_PS
L11__0__SHIFT EQU 5
L11__DR EQU CYREG_PRT2_DR
L11__INTCFG EQU CYREG_PRT2_INTCFG
L11__INTSTAT EQU CYREG_PRT2_INTSTAT
L11__MASK EQU 0x20
L11__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L11__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L11__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L11__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L11__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L11__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L11__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L11__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L11__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L11__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L11__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L11__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L11__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L11__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L11__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L11__PC EQU CYREG_PRT2_PC
L11__PC2 EQU CYREG_PRT2_PC2
L11__PORT EQU 2
L11__PS EQU CYREG_PRT2_PS
L11__SHIFT EQU 5

/* L12 */
L12__0__DM__MASK EQU 0x7000
L12__0__DM__SHIFT EQU 12
L12__0__DR EQU CYREG_PRT2_DR
L12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
L12__0__HSIOM_MASK EQU 0x000F0000
L12__0__HSIOM_SHIFT EQU 16
L12__0__INTCFG EQU CYREG_PRT2_INTCFG
L12__0__INTSTAT EQU CYREG_PRT2_INTSTAT
L12__0__MASK EQU 0x10
L12__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L12__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L12__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L12__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L12__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L12__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L12__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L12__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L12__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L12__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L12__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L12__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L12__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L12__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L12__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L12__0__PC EQU CYREG_PRT2_PC
L12__0__PC2 EQU CYREG_PRT2_PC2
L12__0__PORT EQU 2
L12__0__PS EQU CYREG_PRT2_PS
L12__0__SHIFT EQU 4
L12__DR EQU CYREG_PRT2_DR
L12__INTCFG EQU CYREG_PRT2_INTCFG
L12__INTSTAT EQU CYREG_PRT2_INTSTAT
L12__MASK EQU 0x10
L12__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
L12__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
L12__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
L12__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
L12__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
L12__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
L12__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
L12__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
L12__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
L12__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
L12__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
L12__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
L12__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
L12__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
L12__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
L12__PC EQU CYREG_PRT2_PC
L12__PC2 EQU CYREG_PRT2_PC2
L12__PORT EQU 2
L12__PS EQU CYREG_PRT2_PS
L12__SHIFT EQU 4

/* L13 */
L13__0__DM__MASK EQU 0x1C0
L13__0__DM__SHIFT EQU 6
L13__0__DR EQU CYREG_PRT3_DR
L13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L13__0__HSIOM_MASK EQU 0x00000F00
L13__0__HSIOM_SHIFT EQU 8
L13__0__INTCFG EQU CYREG_PRT3_INTCFG
L13__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L13__0__MASK EQU 0x04
L13__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L13__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L13__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L13__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L13__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L13__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L13__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L13__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L13__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L13__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L13__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L13__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L13__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L13__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L13__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L13__0__PC EQU CYREG_PRT3_PC
L13__0__PC2 EQU CYREG_PRT3_PC2
L13__0__PORT EQU 3
L13__0__PS EQU CYREG_PRT3_PS
L13__0__SHIFT EQU 2
L13__DR EQU CYREG_PRT3_DR
L13__INTCFG EQU CYREG_PRT3_INTCFG
L13__INTSTAT EQU CYREG_PRT3_INTSTAT
L13__MASK EQU 0x04
L13__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L13__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L13__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L13__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L13__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L13__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L13__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L13__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L13__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L13__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L13__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L13__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L13__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L13__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L13__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L13__PC EQU CYREG_PRT3_PC
L13__PC2 EQU CYREG_PRT3_PC2
L13__PORT EQU 3
L13__PS EQU CYREG_PRT3_PS
L13__SHIFT EQU 2

/* L14 */
L14__0__DM__MASK EQU 0x38000
L14__0__DM__SHIFT EQU 15
L14__0__DR EQU CYREG_PRT3_DR
L14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L14__0__HSIOM_MASK EQU 0x00F00000
L14__0__HSIOM_SHIFT EQU 20
L14__0__INTCFG EQU CYREG_PRT3_INTCFG
L14__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L14__0__MASK EQU 0x20
L14__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L14__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L14__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L14__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L14__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L14__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L14__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L14__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L14__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L14__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L14__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L14__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L14__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L14__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L14__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L14__0__PC EQU CYREG_PRT3_PC
L14__0__PC2 EQU CYREG_PRT3_PC2
L14__0__PORT EQU 3
L14__0__PS EQU CYREG_PRT3_PS
L14__0__SHIFT EQU 5
L14__DR EQU CYREG_PRT3_DR
L14__INTCFG EQU CYREG_PRT3_INTCFG
L14__INTSTAT EQU CYREG_PRT3_INTSTAT
L14__MASK EQU 0x20
L14__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L14__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L14__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L14__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L14__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L14__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L14__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L14__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L14__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L14__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L14__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L14__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L14__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L14__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L14__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L14__PC EQU CYREG_PRT3_PC
L14__PC2 EQU CYREG_PRT3_PC2
L14__PORT EQU 3
L14__PS EQU CYREG_PRT3_PS
L14__SHIFT EQU 5

/* L15 */
L15__0__DM__MASK EQU 0xE00
L15__0__DM__SHIFT EQU 9
L15__0__DR EQU CYREG_PRT3_DR
L15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L15__0__HSIOM_MASK EQU 0x0000F000
L15__0__HSIOM_SHIFT EQU 12
L15__0__INTCFG EQU CYREG_PRT3_INTCFG
L15__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L15__0__MASK EQU 0x08
L15__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L15__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L15__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L15__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L15__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L15__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L15__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L15__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L15__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L15__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L15__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L15__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L15__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L15__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L15__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L15__0__PC EQU CYREG_PRT3_PC
L15__0__PC2 EQU CYREG_PRT3_PC2
L15__0__PORT EQU 3
L15__0__PS EQU CYREG_PRT3_PS
L15__0__SHIFT EQU 3
L15__DR EQU CYREG_PRT3_DR
L15__INTCFG EQU CYREG_PRT3_INTCFG
L15__INTSTAT EQU CYREG_PRT3_INTSTAT
L15__MASK EQU 0x08
L15__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L15__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L15__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L15__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L15__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L15__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L15__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L15__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L15__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L15__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L15__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L15__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L15__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L15__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L15__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L15__PC EQU CYREG_PRT3_PC
L15__PC2 EQU CYREG_PRT3_PC2
L15__PORT EQU 3
L15__PS EQU CYREG_PRT3_PS
L15__SHIFT EQU 3

/* L16 */
L16__0__DM__MASK EQU 0x07
L16__0__DM__SHIFT EQU 0
L16__0__DR EQU CYREG_PRT4_DR
L16__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
L16__0__HSIOM_MASK EQU 0x0000000F
L16__0__HSIOM_SHIFT EQU 0
L16__0__INTCFG EQU CYREG_PRT4_INTCFG
L16__0__INTSTAT EQU CYREG_PRT4_INTSTAT
L16__0__MASK EQU 0x01
L16__0__PC EQU CYREG_PRT4_PC
L16__0__PC2 EQU CYREG_PRT4_PC2
L16__0__PORT EQU 4
L16__0__PS EQU CYREG_PRT4_PS
L16__0__SHIFT EQU 0
L16__DR EQU CYREG_PRT4_DR
L16__INTCFG EQU CYREG_PRT4_INTCFG
L16__INTSTAT EQU CYREG_PRT4_INTSTAT
L16__MASK EQU 0x01
L16__PC EQU CYREG_PRT4_PC
L16__PC2 EQU CYREG_PRT4_PC2
L16__PORT EQU 4
L16__PS EQU CYREG_PRT4_PS
L16__SHIFT EQU 0

/* L17 */
L17__0__DM__MASK EQU 0x38000
L17__0__DM__SHIFT EQU 15
L17__0__DR EQU CYREG_PRT1_DR
L17__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L17__0__HSIOM_MASK EQU 0x00F00000
L17__0__HSIOM_SHIFT EQU 20
L17__0__INTCFG EQU CYREG_PRT1_INTCFG
L17__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L17__0__MASK EQU 0x20
L17__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L17__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L17__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L17__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L17__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L17__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L17__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L17__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L17__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L17__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L17__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L17__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L17__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L17__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L17__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L17__0__PC EQU CYREG_PRT1_PC
L17__0__PC2 EQU CYREG_PRT1_PC2
L17__0__PORT EQU 1
L17__0__PS EQU CYREG_PRT1_PS
L17__0__SHIFT EQU 5
L17__DR EQU CYREG_PRT1_DR
L17__INTCFG EQU CYREG_PRT1_INTCFG
L17__INTSTAT EQU CYREG_PRT1_INTSTAT
L17__MASK EQU 0x20
L17__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L17__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L17__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L17__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L17__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L17__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L17__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L17__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L17__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L17__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L17__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L17__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L17__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L17__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L17__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L17__PC EQU CYREG_PRT1_PC
L17__PC2 EQU CYREG_PRT1_PC2
L17__PORT EQU 1
L17__PS EQU CYREG_PRT1_PS
L17__SHIFT EQU 5

/* L18 */
L18__0__DM__MASK EQU 0x07
L18__0__DM__SHIFT EQU 0
L18__0__DR EQU CYREG_PRT1_DR
L18__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L18__0__HSIOM_MASK EQU 0x0000000F
L18__0__HSIOM_SHIFT EQU 0
L18__0__INTCFG EQU CYREG_PRT1_INTCFG
L18__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L18__0__MASK EQU 0x01
L18__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L18__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L18__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L18__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L18__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L18__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L18__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L18__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L18__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L18__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L18__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L18__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L18__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L18__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L18__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L18__0__PC EQU CYREG_PRT1_PC
L18__0__PC2 EQU CYREG_PRT1_PC2
L18__0__PORT EQU 1
L18__0__PS EQU CYREG_PRT1_PS
L18__0__SHIFT EQU 0
L18__DR EQU CYREG_PRT1_DR
L18__INTCFG EQU CYREG_PRT1_INTCFG
L18__INTSTAT EQU CYREG_PRT1_INTSTAT
L18__MASK EQU 0x01
L18__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L18__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L18__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L18__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L18__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L18__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L18__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L18__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L18__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L18__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L18__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L18__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L18__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L18__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L18__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L18__PC EQU CYREG_PRT1_PC
L18__PC2 EQU CYREG_PRT1_PC2
L18__PORT EQU 1
L18__PS EQU CYREG_PRT1_PS
L18__SHIFT EQU 0

/* L19 */
L19__0__DM__MASK EQU 0xE00
L19__0__DM__SHIFT EQU 9
L19__0__DR EQU CYREG_PRT1_DR
L19__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L19__0__HSIOM_MASK EQU 0x0000F000
L19__0__HSIOM_SHIFT EQU 12
L19__0__INTCFG EQU CYREG_PRT1_INTCFG
L19__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L19__0__MASK EQU 0x08
L19__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L19__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L19__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L19__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L19__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L19__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L19__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L19__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L19__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L19__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L19__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L19__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L19__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L19__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L19__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L19__0__PC EQU CYREG_PRT1_PC
L19__0__PC2 EQU CYREG_PRT1_PC2
L19__0__PORT EQU 1
L19__0__PS EQU CYREG_PRT1_PS
L19__0__SHIFT EQU 3
L19__DR EQU CYREG_PRT1_DR
L19__INTCFG EQU CYREG_PRT1_INTCFG
L19__INTSTAT EQU CYREG_PRT1_INTSTAT
L19__MASK EQU 0x08
L19__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L19__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L19__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L19__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L19__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L19__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L19__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L19__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L19__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L19__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L19__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L19__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L19__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L19__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L19__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L19__PC EQU CYREG_PRT1_PC
L19__PC2 EQU CYREG_PRT1_PC2
L19__PORT EQU 1
L19__PS EQU CYREG_PRT1_PS
L19__SHIFT EQU 3

/* L20 */
L20__0__DM__MASK EQU 0x1C0
L20__0__DM__SHIFT EQU 6
L20__0__DR EQU CYREG_PRT1_DR
L20__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L20__0__HSIOM_MASK EQU 0x00000F00
L20__0__HSIOM_SHIFT EQU 8
L20__0__INTCFG EQU CYREG_PRT1_INTCFG
L20__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L20__0__MASK EQU 0x04
L20__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L20__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L20__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L20__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L20__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L20__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L20__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L20__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L20__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L20__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L20__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L20__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L20__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L20__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L20__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L20__0__PC EQU CYREG_PRT1_PC
L20__0__PC2 EQU CYREG_PRT1_PC2
L20__0__PORT EQU 1
L20__0__PS EQU CYREG_PRT1_PS
L20__0__SHIFT EQU 2
L20__DR EQU CYREG_PRT1_DR
L20__INTCFG EQU CYREG_PRT1_INTCFG
L20__INTSTAT EQU CYREG_PRT1_INTSTAT
L20__MASK EQU 0x04
L20__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L20__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L20__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L20__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L20__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L20__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L20__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L20__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L20__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L20__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L20__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L20__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L20__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L20__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L20__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L20__PC EQU CYREG_PRT1_PC
L20__PC2 EQU CYREG_PRT1_PC2
L20__PORT EQU 1
L20__PS EQU CYREG_PRT1_PS
L20__SHIFT EQU 2

/* L21 */
L21__0__DM__MASK EQU 0x7000
L21__0__DM__SHIFT EQU 12
L21__0__DR EQU CYREG_PRT1_DR
L21__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L21__0__HSIOM_MASK EQU 0x000F0000
L21__0__HSIOM_SHIFT EQU 16
L21__0__INTCFG EQU CYREG_PRT1_INTCFG
L21__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L21__0__MASK EQU 0x10
L21__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L21__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L21__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L21__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L21__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L21__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L21__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L21__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L21__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L21__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L21__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L21__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L21__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L21__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L21__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L21__0__PC EQU CYREG_PRT1_PC
L21__0__PC2 EQU CYREG_PRT1_PC2
L21__0__PORT EQU 1
L21__0__PS EQU CYREG_PRT1_PS
L21__0__SHIFT EQU 4
L21__DR EQU CYREG_PRT1_DR
L21__INTCFG EQU CYREG_PRT1_INTCFG
L21__INTSTAT EQU CYREG_PRT1_INTSTAT
L21__MASK EQU 0x10
L21__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L21__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L21__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L21__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L21__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L21__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L21__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L21__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L21__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L21__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L21__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L21__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L21__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L21__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L21__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L21__PC EQU CYREG_PRT1_PC
L21__PC2 EQU CYREG_PRT1_PC2
L21__PORT EQU 1
L21__PS EQU CYREG_PRT1_PS
L21__SHIFT EQU 4

/* L22 */
L22__0__DM__MASK EQU 0x38
L22__0__DM__SHIFT EQU 3
L22__0__DR EQU CYREG_PRT1_DR
L22__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L22__0__HSIOM_MASK EQU 0x000000F0
L22__0__HSIOM_SHIFT EQU 4
L22__0__INTCFG EQU CYREG_PRT1_INTCFG
L22__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L22__0__MASK EQU 0x02
L22__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L22__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L22__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L22__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L22__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L22__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L22__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L22__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L22__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L22__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L22__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L22__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L22__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L22__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L22__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L22__0__PC EQU CYREG_PRT1_PC
L22__0__PC2 EQU CYREG_PRT1_PC2
L22__0__PORT EQU 1
L22__0__PS EQU CYREG_PRT1_PS
L22__0__SHIFT EQU 1
L22__DR EQU CYREG_PRT1_DR
L22__INTCFG EQU CYREG_PRT1_INTCFG
L22__INTSTAT EQU CYREG_PRT1_INTSTAT
L22__MASK EQU 0x02
L22__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L22__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L22__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L22__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L22__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L22__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L22__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L22__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L22__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L22__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L22__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L22__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L22__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L22__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L22__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L22__PC EQU CYREG_PRT1_PC
L22__PC2 EQU CYREG_PRT1_PC2
L22__PORT EQU 1
L22__PS EQU CYREG_PRT1_PS
L22__SHIFT EQU 1

/* L23 */
L23__0__DM__MASK EQU 0x1C0000
L23__0__DM__SHIFT EQU 18
L23__0__DR EQU CYREG_PRT1_DR
L23__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L23__0__HSIOM_MASK EQU 0x0F000000
L23__0__HSIOM_SHIFT EQU 24
L23__0__INTCFG EQU CYREG_PRT1_INTCFG
L23__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L23__0__MASK EQU 0x40
L23__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L23__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L23__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L23__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L23__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L23__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L23__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L23__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L23__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L23__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L23__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L23__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L23__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L23__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L23__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L23__0__PC EQU CYREG_PRT1_PC
L23__0__PC2 EQU CYREG_PRT1_PC2
L23__0__PORT EQU 1
L23__0__PS EQU CYREG_PRT1_PS
L23__0__SHIFT EQU 6
L23__DR EQU CYREG_PRT1_DR
L23__INTCFG EQU CYREG_PRT1_INTCFG
L23__INTSTAT EQU CYREG_PRT1_INTSTAT
L23__MASK EQU 0x40
L23__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L23__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L23__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L23__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L23__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L23__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L23__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L23__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L23__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L23__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L23__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L23__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L23__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L23__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L23__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L23__PC EQU CYREG_PRT1_PC
L23__PC2 EQU CYREG_PRT1_PC2
L23__PORT EQU 1
L23__PS EQU CYREG_PRT1_PS
L23__SHIFT EQU 6

/* L24 */
L24__0__DM__MASK EQU 0xE00000
L24__0__DM__SHIFT EQU 21
L24__0__DR EQU CYREG_PRT1_DR
L24__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L24__0__HSIOM_MASK EQU 0xF0000000
L24__0__HSIOM_SHIFT EQU 28
L24__0__INTCFG EQU CYREG_PRT1_INTCFG
L24__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L24__0__MASK EQU 0x80
L24__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L24__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L24__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L24__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L24__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L24__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L24__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L24__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L24__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L24__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L24__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L24__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L24__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L24__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L24__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L24__0__PC EQU CYREG_PRT1_PC
L24__0__PC2 EQU CYREG_PRT1_PC2
L24__0__PORT EQU 1
L24__0__PS EQU CYREG_PRT1_PS
L24__0__SHIFT EQU 7
L24__DR EQU CYREG_PRT1_DR
L24__INTCFG EQU CYREG_PRT1_INTCFG
L24__INTSTAT EQU CYREG_PRT1_INTSTAT
L24__MASK EQU 0x80
L24__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L24__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L24__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L24__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L24__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L24__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L24__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L24__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L24__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L24__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L24__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L24__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L24__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L24__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L24__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L24__PC EQU CYREG_PRT1_PC
L24__PC2 EQU CYREG_PRT1_PC2
L24__PORT EQU 1
L24__PS EQU CYREG_PRT1_PS
L24__SHIFT EQU 7

/* CapSense_1 */
CapSense_1_Cmod__0__DM__MASK EQU 0x1C0
CapSense_1_Cmod__0__DM__SHIFT EQU 6
CapSense_1_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_1_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_1_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__0__MASK EQU 0x04
CapSense_1_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__0__PORT EQU 4
CapSense_1_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__0__SHIFT EQU 2
CapSense_1_Cmod__DR EQU CYREG_PRT4_DR
CapSense_1_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Cmod__MASK EQU 0x04
CapSense_1_Cmod__PC EQU CYREG_PRT4_PC
CapSense_1_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Cmod__PORT EQU 4
CapSense_1_Cmod__PS EQU CYREG_PRT4_PS
CapSense_1_Cmod__SHIFT EQU 2
CapSense_1_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_CSD__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_1_CSD__CSD_ID EQU CYREG_CSD_ID
CapSense_1_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_1_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_1_CSD__CSD_NUMBER EQU 0
CapSense_1_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_1_IDACComp_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_1_IDACComp_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_1_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_1_IDACComp_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_1_IDACComp_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_1_IDACComp_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_1_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_1_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_1_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_1_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_1_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_1_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_1_ISR__INTC_MASK EQU 0x8000
CapSense_1_ISR__INTC_NUMBER EQU 15
CapSense_1_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_1_ISR__INTC_PRIOR_NUM EQU 3
CapSense_1_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_1_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_1_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_1_ModClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_1_ModClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_1_ModClk__ENABLE_MASK EQU 0x80000000
CapSense_1_ModClk__MASK EQU 0x80000000
CapSense_1_ModClk__REGISTER EQU CYREG_CLK_DIVIDER_A00
CapSense_1_Sns__0__DM__MASK EQU 0x1C0
CapSense_1_Sns__0__DM__SHIFT EQU 6
CapSense_1_Sns__0__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_1_Sns__0__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__0__HSIOM_SHIFT EQU 8
CapSense_1_Sns__0__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__0__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__0__MASK EQU 0x04
CapSense_1_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__0__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__0__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__0__PORT EQU 2
CapSense_1_Sns__0__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__0__SHIFT EQU 2
CapSense_1_Sns__1__DM__MASK EQU 0x38
CapSense_1_Sns__1__DM__SHIFT EQU 3
CapSense_1_Sns__1__DR EQU CYREG_PRT4_DR
CapSense_1_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Sns__1__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__1__HSIOM_SHIFT EQU 4
CapSense_1_Sns__1__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Sns__1__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Sns__1__MASK EQU 0x02
CapSense_1_Sns__1__PC EQU CYREG_PRT4_PC
CapSense_1_Sns__1__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Sns__1__PORT EQU 4
CapSense_1_Sns__1__PS EQU CYREG_PRT4_PS
CapSense_1_Sns__1__SHIFT EQU 1
CapSense_1_Sns__2__DM__MASK EQU 0xE00
CapSense_1_Sns__2__DM__SHIFT EQU 9
CapSense_1_Sns__2__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_1_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_1_Sns__2__HSIOM_SHIFT EQU 12
CapSense_1_Sns__2__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__2__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__2__MASK EQU 0x08
CapSense_1_Sns__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__2__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__2__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__2__PORT EQU 2
CapSense_1_Sns__2__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__2__SHIFT EQU 3
CapSense_1_Sns__3__DM__MASK EQU 0xE00
CapSense_1_Sns__3__DM__SHIFT EQU 9
CapSense_1_Sns__3__DR EQU CYREG_PRT4_DR
CapSense_1_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Sns__3__HSIOM_MASK EQU 0x0000F000
CapSense_1_Sns__3__HSIOM_SHIFT EQU 12
CapSense_1_Sns__3__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Sns__3__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Sns__3__MASK EQU 0x08
CapSense_1_Sns__3__PC EQU CYREG_PRT4_PC
CapSense_1_Sns__3__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Sns__3__PORT EQU 4
CapSense_1_Sns__3__PS EQU CYREG_PRT4_PS
CapSense_1_Sns__3__SHIFT EQU 3
CapSense_1_Sns__4__DM__MASK EQU 0x07
CapSense_1_Sns__4__DM__SHIFT EQU 0
CapSense_1_Sns__4__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_1_Sns__4__HSIOM_MASK EQU 0x0000000F
CapSense_1_Sns__4__HSIOM_SHIFT EQU 0
CapSense_1_Sns__4__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__4__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__4__MASK EQU 0x01
CapSense_1_Sns__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__4__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__4__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__4__PORT EQU 2
CapSense_1_Sns__4__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__4__SHIFT EQU 0
CapSense_1_Sns__5__DM__MASK EQU 0x38000
CapSense_1_Sns__5__DM__SHIFT EQU 15
CapSense_1_Sns__5__DR EQU CYREG_PRT0_DR
CapSense_1_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__5__HSIOM_MASK EQU 0x00F00000
CapSense_1_Sns__5__HSIOM_SHIFT EQU 20
CapSense_1_Sns__5__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_1_Sns__5__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_1_Sns__5__MASK EQU 0x20
CapSense_1_Sns__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_1_Sns__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_1_Sns__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_1_Sns__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_1_Sns__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_1_Sns__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_1_Sns__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_1_Sns__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_1_Sns__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_1_Sns__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_1_Sns__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_1_Sns__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_1_Sns__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_1_Sns__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_1_Sns__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_1_Sns__5__PC EQU CYREG_PRT0_PC
CapSense_1_Sns__5__PC2 EQU CYREG_PRT0_PC2
CapSense_1_Sns__5__PORT EQU 0
CapSense_1_Sns__5__PS EQU CYREG_PRT0_PS
CapSense_1_Sns__5__SHIFT EQU 5
CapSense_1_Sns__6__DM__MASK EQU 0x7000
CapSense_1_Sns__6__DM__SHIFT EQU 12
CapSense_1_Sns__6__DR EQU CYREG_PRT0_DR
CapSense_1_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__6__HSIOM_MASK EQU 0x000F0000
CapSense_1_Sns__6__HSIOM_SHIFT EQU 16
CapSense_1_Sns__6__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_1_Sns__6__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_1_Sns__6__MASK EQU 0x10
CapSense_1_Sns__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_1_Sns__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_1_Sns__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_1_Sns__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_1_Sns__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_1_Sns__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_1_Sns__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_1_Sns__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_1_Sns__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_1_Sns__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_1_Sns__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_1_Sns__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_1_Sns__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_1_Sns__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_1_Sns__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_1_Sns__6__PC EQU CYREG_PRT0_PC
CapSense_1_Sns__6__PC2 EQU CYREG_PRT0_PC2
CapSense_1_Sns__6__PORT EQU 0
CapSense_1_Sns__6__PS EQU CYREG_PRT0_PS
CapSense_1_Sns__6__SHIFT EQU 4
CapSense_1_Sns__7__DM__MASK EQU 0x38
CapSense_1_Sns__7__DM__SHIFT EQU 3
CapSense_1_Sns__7__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_1_Sns__7__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__7__HSIOM_SHIFT EQU 4
CapSense_1_Sns__7__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__7__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__7__MASK EQU 0x02
CapSense_1_Sns__7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__7__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__7__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__7__PORT EQU 2
CapSense_1_Sns__7__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__7__SHIFT EQU 1
CapSense_1_Sns__Button0_Sns0__DM__MASK EQU 0x1C0
CapSense_1_Sns__Button0_Sns0__DM__SHIFT EQU 6
CapSense_1_Sns__Button0_Sns0__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__Button0_Sns0__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__Button0_Sns0__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__Button0_Sns0__MASK EQU 0x04
CapSense_1_Sns__Button0_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__Button0_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__Button0_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__Button0_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__Button0_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__Button0_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__Button0_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__Button0_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__Button0_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__Button0_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__Button0_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__Button0_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__Button0_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__Button0_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__Button0_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__Button0_Sns0__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__Button0_Sns0__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__Button0_Sns0__PORT EQU 2
CapSense_1_Sns__Button0_Sns0__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__Button0_Sns0__SHIFT EQU 2
CapSense_1_Sns__Button1_Sns0__DM__MASK EQU 0x38
CapSense_1_Sns__Button1_Sns0__DM__SHIFT EQU 3
CapSense_1_Sns__Button1_Sns0__DR EQU CYREG_PRT4_DR
CapSense_1_Sns__Button1_Sns0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Sns__Button1_Sns0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Sns__Button1_Sns0__MASK EQU 0x02
CapSense_1_Sns__Button1_Sns0__PC EQU CYREG_PRT4_PC
CapSense_1_Sns__Button1_Sns0__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Sns__Button1_Sns0__PORT EQU 4
CapSense_1_Sns__Button1_Sns0__PS EQU CYREG_PRT4_PS
CapSense_1_Sns__Button1_Sns0__SHIFT EQU 1
CapSense_1_Sns__Button2_Sns0__DM__MASK EQU 0xE00
CapSense_1_Sns__Button2_Sns0__DM__SHIFT EQU 9
CapSense_1_Sns__Button2_Sns0__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__Button2_Sns0__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__Button2_Sns0__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__Button2_Sns0__MASK EQU 0x08
CapSense_1_Sns__Button2_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__Button2_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__Button2_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__Button2_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__Button2_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__Button2_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__Button2_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__Button2_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__Button2_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__Button2_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__Button2_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__Button2_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__Button2_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__Button2_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__Button2_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__Button2_Sns0__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__Button2_Sns0__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__Button2_Sns0__PORT EQU 2
CapSense_1_Sns__Button2_Sns0__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__Button2_Sns0__SHIFT EQU 3
CapSense_1_Sns__Button3_Sns0__DM__MASK EQU 0xE00
CapSense_1_Sns__Button3_Sns0__DM__SHIFT EQU 9
CapSense_1_Sns__Button3_Sns0__DR EQU CYREG_PRT4_DR
CapSense_1_Sns__Button3_Sns0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_1_Sns__Button3_Sns0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_1_Sns__Button3_Sns0__MASK EQU 0x08
CapSense_1_Sns__Button3_Sns0__PC EQU CYREG_PRT4_PC
CapSense_1_Sns__Button3_Sns0__PC2 EQU CYREG_PRT4_PC2
CapSense_1_Sns__Button3_Sns0__PORT EQU 4
CapSense_1_Sns__Button3_Sns0__PS EQU CYREG_PRT4_PS
CapSense_1_Sns__Button3_Sns0__SHIFT EQU 3
CapSense_1_Sns__Button4_Sns0__DM__MASK EQU 0x7000
CapSense_1_Sns__Button4_Sns0__DM__SHIFT EQU 12
CapSense_1_Sns__Button4_Sns0__DR EQU CYREG_PRT0_DR
CapSense_1_Sns__Button4_Sns0__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_1_Sns__Button4_Sns0__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_1_Sns__Button4_Sns0__MASK EQU 0x10
CapSense_1_Sns__Button4_Sns0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_1_Sns__Button4_Sns0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_1_Sns__Button4_Sns0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_1_Sns__Button4_Sns0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_1_Sns__Button4_Sns0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_1_Sns__Button4_Sns0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_1_Sns__Button4_Sns0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_1_Sns__Button4_Sns0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_1_Sns__Button4_Sns0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_1_Sns__Button4_Sns0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_1_Sns__Button4_Sns0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_1_Sns__Button4_Sns0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_1_Sns__Button4_Sns0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_1_Sns__Button4_Sns0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_1_Sns__Button4_Sns0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_1_Sns__Button4_Sns0__PC EQU CYREG_PRT0_PC
CapSense_1_Sns__Button4_Sns0__PC2 EQU CYREG_PRT0_PC2
CapSense_1_Sns__Button4_Sns0__PORT EQU 0
CapSense_1_Sns__Button4_Sns0__PS EQU CYREG_PRT0_PS
CapSense_1_Sns__Button4_Sns0__SHIFT EQU 4
CapSense_1_Sns__Button5_Sns0__DM__MASK EQU 0x07
CapSense_1_Sns__Button5_Sns0__DM__SHIFT EQU 0
CapSense_1_Sns__Button5_Sns0__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__Button5_Sns0__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__Button5_Sns0__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__Button5_Sns0__MASK EQU 0x01
CapSense_1_Sns__Button5_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__Button5_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__Button5_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__Button5_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__Button5_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__Button5_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__Button5_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__Button5_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__Button5_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__Button5_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__Button5_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__Button5_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__Button5_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__Button5_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__Button5_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__Button5_Sns0__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__Button5_Sns0__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__Button5_Sns0__PORT EQU 2
CapSense_1_Sns__Button5_Sns0__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__Button5_Sns0__SHIFT EQU 0
CapSense_1_Sns__Button6_Sns0__DM__MASK EQU 0x38000
CapSense_1_Sns__Button6_Sns0__DM__SHIFT EQU 15
CapSense_1_Sns__Button6_Sns0__DR EQU CYREG_PRT0_DR
CapSense_1_Sns__Button6_Sns0__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_1_Sns__Button6_Sns0__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_1_Sns__Button6_Sns0__MASK EQU 0x20
CapSense_1_Sns__Button6_Sns0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_1_Sns__Button6_Sns0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_1_Sns__Button6_Sns0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_1_Sns__Button6_Sns0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_1_Sns__Button6_Sns0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_1_Sns__Button6_Sns0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_1_Sns__Button6_Sns0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_1_Sns__Button6_Sns0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_1_Sns__Button6_Sns0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_1_Sns__Button6_Sns0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_1_Sns__Button6_Sns0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_1_Sns__Button6_Sns0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_1_Sns__Button6_Sns0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_1_Sns__Button6_Sns0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_1_Sns__Button6_Sns0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_1_Sns__Button6_Sns0__PC EQU CYREG_PRT0_PC
CapSense_1_Sns__Button6_Sns0__PC2 EQU CYREG_PRT0_PC2
CapSense_1_Sns__Button6_Sns0__PORT EQU 0
CapSense_1_Sns__Button6_Sns0__PS EQU CYREG_PRT0_PS
CapSense_1_Sns__Button6_Sns0__SHIFT EQU 5
CapSense_1_Sns__Button7_Sns0__DM__MASK EQU 0x38
CapSense_1_Sns__Button7_Sns0__DM__SHIFT EQU 3
CapSense_1_Sns__Button7_Sns0__DR EQU CYREG_PRT2_DR
CapSense_1_Sns__Button7_Sns0__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_1_Sns__Button7_Sns0__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_1_Sns__Button7_Sns0__MASK EQU 0x02
CapSense_1_Sns__Button7_Sns0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_1_Sns__Button7_Sns0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_1_Sns__Button7_Sns0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_1_Sns__Button7_Sns0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_1_Sns__Button7_Sns0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_1_Sns__Button7_Sns0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_1_Sns__Button7_Sns0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_1_Sns__Button7_Sns0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_1_Sns__Button7_Sns0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_1_Sns__Button7_Sns0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_1_Sns__Button7_Sns0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_1_Sns__Button7_Sns0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_1_Sns__Button7_Sns0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_1_Sns__Button7_Sns0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_1_Sns__Button7_Sns0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_1_Sns__Button7_Sns0__PC EQU CYREG_PRT2_PC
CapSense_1_Sns__Button7_Sns0__PC2 EQU CYREG_PRT2_PC2
CapSense_1_Sns__Button7_Sns0__PORT EQU 2
CapSense_1_Sns__Button7_Sns0__PS EQU CYREG_PRT2_PS
CapSense_1_Sns__Button7_Sns0__SHIFT EQU 1
CapSense_1_SnsClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_1_SnsClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_1_SnsClk__ENABLE_MASK EQU 0x80000000
CapSense_1_SnsClk__MASK EQU 0x80000000
CapSense_1_SnsClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
