# ðŸš€ FPGA-Based Limit Order Book

A high-performance, hardware-simulated order book modeled after modern exchange architecture â€” implemented in SystemVerilog.

## ðŸ“ˆ Features

- Supports ITCH-style `ADD`, `UPDATE`, `DELETE` messages
- Sorted bid/ask arrays (descending/ascending)
- Automatic compaction on delete
- Tracks best bid/ask price and quantity
- Fully testbenched with waveform inspection

## ðŸ“‚ Project Structure
fpga-order-book/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ order_book.sv
â”‚   â””â”€â”€ parser_defs.sv
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ order_book_tb.sv
â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ screenshots/ (store annotated waveform images)
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
