
*** Running vivado
    with args -log dvlsi2021_lab5_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dvlsi2021_lab5_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dvlsi2021_lab5_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 290.609 ; gain = 63.578
Command: synth_design -top dvlsi2021_lab5_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 399.504 ; gain = 101.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dvlsi2021_lab5_top' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:33]
WARNING: [Synth 8-5640] Port 'm_axis_to_accelerator_tkeep' is missing in component declaration [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:37]
WARNING: [Synth 8-5640] Port 's_axis_s2mm_from_accelerator_tkeep' is missing in component declaration [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:37]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/design_1_wrapper.vhd:14' bound to instance 'PROCESSING_SYSTEM_INSTANCE' of component 'design_1_wrapper' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/design_1_wrapper.vhd:52]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1067' bound to instance 'design_1_i' of component 'design_1' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/design_1_wrapper.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1109]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1110]
INFO: [Synth 8-3491] module 'design_1_PL2PS_DMA_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PL2PS_DMA_0_stub.vhdl:5' bound to instance 'PL2PS_DMA' of component 'design_1_PL2PS_DMA_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1730]
INFO: [Synth 8-638] synthesizing module 'design_1_PL2PS_DMA_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PL2PS_DMA_0_stub.vhdl:54]
INFO: [Synth 8-3491] module 'design_1_PL_GEN_ARESETN_100_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PL_GEN_ARESETN_100_0_stub.vhdl:5' bound to instance 'PL_GEN_ARESETN_100' of component 'design_1_PL_GEN_ARESETN_100_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'design_1_PL_GEN_ARESETN_100_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PL_GEN_ARESETN_100_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_PL_GEN_ARESETN_50_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PL_GEN_ARESETN_50_0_stub.vhdl:5' bound to instance 'PL_GEN_ARESETN_50' of component 'design_1_PL_GEN_ARESETN_50_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1788]
INFO: [Synth 8-638] synthesizing module 'design_1_PL_GEN_ARESETN_50_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PL_GEN_ARESETN_50_0_stub.vhdl:21]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1184]
INFO: [Synth 8-3491] module 'design_1_PS2PL_DMA_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PS2PL_DMA_0_stub.vhdl:5' bound to instance 'PS2PL_DMA' of component 'design_1_PS2PL_DMA_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'design_1_PS2PL_DMA_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PS2PL_DMA_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_PS_ARM_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PS_ARM_0_stub.vhdl:5' bound to instance 'PS_ARM' of component 'design_1_PS_ARM_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1843]
INFO: [Synth 8-638] synthesizing module 'design_1_PS_ARM_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_PS_ARM_0_stub.vhdl:172]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:2007]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_axi_smc_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'design_1_axi_smc_1_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_axi_smc_1_0_stub.vhdl:5' bound to instance 'axi_smc_1' of component 'design_1_axi_smc_1_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:2042]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_1_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_axi_smc_1_0_stub.vhdl:49]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:605]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (1#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (2#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:151]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:272]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:455]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (3#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:272]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1003]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (4#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/synth/design_1.vhd:1109]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/design_1_wrapper.vhd:52]
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'DEBAYERING' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:7' bound to instance 'ACCELERATOR' of component 'DEBAYERING' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:172]
INFO: [Synth 8-638] synthesizing module 'DEBAYERING' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:24]
	Parameter N bound to: 1024 - type: integer 
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'CONTROL' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/CONTROL.vhd:8' bound to instance 'CTRL' of component 'CONTROL' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:94]
INFO: [Synth 8-638] synthesizing module 'CONTROL' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/CONTROL.vhd:24]
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CONTROL' (7#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/CONTROL.vhd:24]
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'COMPUTE_UNIT' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/COMPUTE_UNIT.vhd:7' bound to instance 'CU' of component 'COMPUTE_UNIT' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:107]
INFO: [Synth 8-638] synthesizing module 'COMPUTE_UNIT' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/COMPUTE_UNIT.vhd:29]
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COMPUTE_UNIT' (8#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/COMPUTE_UNIT.vhd:29]
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'S2P' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:8' bound to instance 'S_2_P' of component 's2p' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:128]
INFO: [Synth 8-638] synthesizing module 'S2P' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:31]
	Parameter N bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'RAM_FIFO_0' of component 'fifo_generator_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:63]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/fifo_generator_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'RAM_FIFO_1' of component 'fifo_generator_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:76]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/.Xil/Vivado-6704-DESKTOP-II5SP0K/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'RAM_FIFO_2' of component 'fifo_generator_0' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'S2P' (9#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:31]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:147]
WARNING: [Synth 8-614] signal 'valid_in' is read in the process but is not in the sensitivity list [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'DEBAYERING' (10#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dvlsi2021_lab5_top' (11#1) [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:33]
WARNING: [Synth 8-3331] design CONTROL has unconnected port new_image
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 457.414 ; gain = 159.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PROCESSING_SYSTEM_INSTANCE:S_AXIS_S2MM_FROM_ACCELERATOR_tkeep[3] to constant 0 [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:130]
WARNING: [Synth 8-3295] tying undriven pin PROCESSING_SYSTEM_INSTANCE:S_AXIS_S2MM_FROM_ACCELERATOR_tkeep[2] to constant 0 [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:130]
WARNING: [Synth 8-3295] tying undriven pin PROCESSING_SYSTEM_INSTANCE:S_AXIS_S2MM_FROM_ACCELERATOR_tkeep[1] to constant 0 [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:130]
WARNING: [Synth 8-3295] tying undriven pin PROCESSING_SYSTEM_INSTANCE:S_AXIS_S2MM_FROM_ACCELERATOR_tkeep[0] to constant 0 [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:130]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 457.414 ; gain = 159.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 457.414 ; gain = 159.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PL2PS_DMA_0/design_1_PL2PS_DMA_0/design_1_PL2PS_DMA_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PL2PS_DMA'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PL2PS_DMA_0/design_1_PL2PS_DMA_0/design_1_PL2PS_DMA_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PL2PS_DMA'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PL_GEN_ARESETN_50_0/design_1_PL_GEN_ARESETN_50_0/design_1_PL_GEN_ARESETN_50_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PL_GEN_ARESETN_50'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PL_GEN_ARESETN_50_0/design_1_PL_GEN_ARESETN_50_0/design_1_PL_GEN_ARESETN_50_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PL_GEN_ARESETN_50'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PL_GEN_ARESETN_100_0/design_1_PL_GEN_ARESETN_100_0/design_1_PL_GEN_ARESETN_100_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PL_GEN_ARESETN_100'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PL_GEN_ARESETN_100_0/design_1_PL_GEN_ARESETN_100_0/design_1_PL_GEN_ARESETN_100_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PL_GEN_ARESETN_100'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS2PL_DMA_0/design_1_PS2PL_DMA_0/design_1_PS2PL_DMA_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS2PL_DMA'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS2PL_DMA_0/design_1_PS2PL_DMA_0/design_1_PS2PL_DMA_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS2PL_DMA'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS_ARM'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS_ARM'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/axi_smc'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/axi_smc_1'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/axi_smc_1'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'PROCESSING_SYSTEM_INSTANCE/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ACCELERATOR/S_2_P/RAM_FIFO_0'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ACCELERATOR/S_2_P/RAM_FIFO_0'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ACCELERATOR/S_2_P/RAM_FIFO_1'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ACCELERATOR/S_2_P/RAM_FIFO_1'
Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ACCELERATOR/S_2_P/RAM_FIFO_2'
Finished Parsing XDC File [c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'ACCELERATOR/S_2_P/RAM_FIFO_2'
Parsing XDC File [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 785.523 ; gain = 0.250
WARNING: [Timing 38-316] Clock period '30.000' specified during out-of-context synthesis of instance 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PL2PS_DMA' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '30.000' specified during out-of-context synthesis of instance 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS2PL_DMA' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 787.086 ; gain = 489.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 787.086 ; gain = 489.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ip/design_1_PS_ARM_0/design_1_PS_ARM_0/design_1_PS_ARM_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/PL2PS_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/PL_GEN_ARESETN_50. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/PL_GEN_ARESETN_100. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/PS2PL_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/PS_ARM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/axi_smc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PROCESSING_SYSTEM_INSTANCE/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ACCELERATOR/S_2_P/RAM_FIFO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ACCELERATOR/S_2_P/RAM_FIFO_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ACCELERATOR/S_2_P/RAM_FIFO_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 787.086 ; gain = 489.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "line_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 's00_reg[7:0]' into 'L0_reg[1][7:0]' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:122]
INFO: [Synth 8-4471] merging register 's01_reg[7:0]' into 'L0_reg[2][7:0]' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:122]
INFO: [Synth 8-4471] merging register 's10_reg[7:0]' into 'L1_reg[1][7:0]' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:123]
INFO: [Synth 8-4471] merging register 's11_reg[7:0]' into 'L1_reg[2][7:0]' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:123]
INFO: [Synth 8-4471] merging register 's20_reg[7:0]' into 'L2_reg[1][7:0]' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:124]
INFO: [Synth 8-4471] merging register 's21_reg[7:0]' into 'L2_reg[2][7:0]' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:124]
INFO: [Synth 8-4471] merging register 'rd_en1_reg' into 'rd_en0_reg' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:82]
INFO: [Synth 8-4471] merging register 'rd_en2_reg' into 'rd_en0_reg' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element rd_en1_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element rd_en2_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element s00_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element s01_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element s10_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element s11_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element s20_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element s21_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/S2P.vhd:124]
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab4/DEBAYERING.vhd:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 787.086 ; gain = 489.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dvlsi2021_lab5_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module COMPUTE_UNIT 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
Module S2P 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DEBAYERING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element new_image_reg was removed.  [C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/vhdl_srcs/dvlsi2021_lab5_top.vhd:176]
INFO: [Synth 8-5546] ROM "ACCELERATOR/CTRL/line_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACCELERATOR/S_2_P/valid_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACCELERATOR/S_2_P/rd_en0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 787.086 ; gain = 489.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS_ARM/FCLK_CLK0' to pin 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS_ARM/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS_ARM/FCLK_CLK1' to pin 'PROCESSING_SYSTEM_INSTANCE/design_1_i/PS_ARM/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 787.086 ; gain = 489.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 826.227 ; gain = 528.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |fifo_generator_0              |         3|
|2     |design_1_xbar_0               |         1|
|3     |design_1_auto_pc_0            |         1|
|4     |design_1_PL2PS_DMA_0          |         1|
|5     |design_1_PL_GEN_ARESETN_100_0 |         1|
|6     |design_1_PL_GEN_ARESETN_50_0  |         1|
|7     |design_1_PS2PL_DMA_0          |         1|
|8     |design_1_PS_ARM_0             |         1|
|9     |design_1_axi_smc_0            |         1|
|10    |design_1_axi_smc_1_0          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |design_1_PL2PS_DMA_0_bbox_2          |     1|
|2     |design_1_PL_GEN_ARESETN_100_0_bbox_3 |     1|
|3     |design_1_PL_GEN_ARESETN_50_0_bbox_4  |     1|
|4     |design_1_PS2PL_DMA_0_bbox_5          |     1|
|5     |design_1_PS_ARM_0_bbox_6             |     1|
|6     |design_1_auto_pc_0_bbox_9            |     1|
|7     |design_1_axi_smc_0_bbox_7            |     1|
|8     |design_1_axi_smc_1_0_bbox_8          |     1|
|9     |design_1_xbar_0_bbox_10              |     1|
|10    |fifo_generator_0_bbox_11             |     1|
|11    |fifo_generator_0_bbox_12             |     1|
|12    |fifo_generator_0_bbox_13             |     1|
|13    |BUFG                                 |     1|
|14    |CARRY4                               |    23|
|15    |LUT1                                 |     5|
|16    |LUT2                                 |    33|
|17    |LUT3                                 |    17|
|18    |LUT4                                 |    50|
|19    |LUT5                                 |    27|
|20    |LUT6                                 |    72|
|21    |FDCE                                 |    44|
|22    |FDRE                                 |   122|
|23    |LD                                   |    21|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------+------+
|      |Instance                     |Module                      |Cells |
+------+-----------------------------+----------------------------+------+
|1     |top                          |                            |  1977|
|2     |  ACCELERATOR                |DEBAYERING                  |   470|
|3     |    CTRL                     |CONTROL                     |   151|
|4     |    CU                       |COMPUTE_UNIT                |    44|
|5     |    S_2_P                    |S2P                         |   248|
|6     |  PROCESSING_SYSTEM_INSTANCE |design_1_wrapper            |  1506|
|7     |    design_1_i               |design_1                    |  1499|
|8     |      ps7_0_axi_periph       |design_1_ps7_0_axi_periph_0 |   440|
|9     |        s00_couplers         |s00_couplers_imp_UYSKKA     |   177|
+------+-----------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 826.281 ; gain = 199.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 826.281 ; gain = 528.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 826.281 ; gain = 535.672
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/Lab5/dvlsi2021_lab5/dvlsi2021_ask5_prj/dvlsi2021_ask5_prj.runs/synth_1/dvlsi2021_lab5_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dvlsi2021_lab5_top_utilization_synth.rpt -pb dvlsi2021_lab5_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 826.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 09:49:49 2021...
