<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="30"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_ARADDR[31]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[30]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[29]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[28]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[27]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[26]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[25]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[24]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[23]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[22]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[21]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[20]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[19]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[18]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[17]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[16]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[15]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[14]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[13]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[12]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[11]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[10]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[9]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[8]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[7]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[6]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[5]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[4]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[3]"/>
        <net name="design_1_i/Orca_0_data_ARADDR[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="30"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_AWADDR[31]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[30]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[29]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[28]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[27]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[26]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[25]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[24]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[23]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[22]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[21]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[20]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[19]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[18]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[17]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[16]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[15]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[14]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[13]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[12]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[11]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[10]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[9]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[8]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[7]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[6]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[5]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[4]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[3]"/>
        <net name="design_1_i/Orca_0_data_AWADDR[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_BID[3]"/>
        <net name="u_ila_0_Orca_0_data_BID[2]"/>
        <net name="u_ila_0_Orca_0_data_BID[1]"/>
        <net name="u_ila_0_Orca_0_data_BID[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_BRESP[1]"/>
        <net name="design_1_i/Orca_0_data_BRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_RDATA[31]"/>
        <net name="design_1_i/Orca_0_data_RDATA[30]"/>
        <net name="design_1_i/Orca_0_data_RDATA[29]"/>
        <net name="design_1_i/Orca_0_data_RDATA[28]"/>
        <net name="design_1_i/Orca_0_data_RDATA[27]"/>
        <net name="design_1_i/Orca_0_data_RDATA[26]"/>
        <net name="design_1_i/Orca_0_data_RDATA[25]"/>
        <net name="design_1_i/Orca_0_data_RDATA[24]"/>
        <net name="design_1_i/Orca_0_data_RDATA[23]"/>
        <net name="design_1_i/Orca_0_data_RDATA[22]"/>
        <net name="design_1_i/Orca_0_data_RDATA[21]"/>
        <net name="design_1_i/Orca_0_data_RDATA[20]"/>
        <net name="design_1_i/Orca_0_data_RDATA[19]"/>
        <net name="design_1_i/Orca_0_data_RDATA[18]"/>
        <net name="design_1_i/Orca_0_data_RDATA[17]"/>
        <net name="design_1_i/Orca_0_data_RDATA[16]"/>
        <net name="design_1_i/Orca_0_data_RDATA[15]"/>
        <net name="design_1_i/Orca_0_data_RDATA[14]"/>
        <net name="design_1_i/Orca_0_data_RDATA[13]"/>
        <net name="design_1_i/Orca_0_data_RDATA[12]"/>
        <net name="design_1_i/Orca_0_data_RDATA[11]"/>
        <net name="design_1_i/Orca_0_data_RDATA[10]"/>
        <net name="design_1_i/Orca_0_data_RDATA[9]"/>
        <net name="design_1_i/Orca_0_data_RDATA[8]"/>
        <net name="design_1_i/Orca_0_data_RDATA[7]"/>
        <net name="design_1_i/Orca_0_data_RDATA[6]"/>
        <net name="design_1_i/Orca_0_data_RDATA[5]"/>
        <net name="design_1_i/Orca_0_data_RDATA[4]"/>
        <net name="design_1_i/Orca_0_data_RDATA[3]"/>
        <net name="design_1_i/Orca_0_data_RDATA[2]"/>
        <net name="design_1_i/Orca_0_data_RDATA[1]"/>
        <net name="design_1_i/Orca_0_data_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_RID[3]"/>
        <net name="u_ila_0_Orca_0_data_RID[2]"/>
        <net name="u_ila_0_Orca_0_data_RID[1]"/>
        <net name="u_ila_0_Orca_0_data_RID[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_RRESP[1]"/>
        <net name="design_1_i/Orca_0_data_RRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_WDATA_1[7]"/>
        <net name="design_1_i/Orca_0_data_WDATA_1[6]"/>
        <net name="design_1_i/Orca_0_data_WDATA_1[5]"/>
        <net name="design_1_i/Orca_0_data_WDATA_1[4]"/>
        <net name="design_1_i/Orca_0_data_WDATA_1[3]"/>
        <net name="design_1_i/Orca_0_data_WDATA_1[2]"/>
        <net name="design_1_i/Orca_0_data_WDATA_1[1]"/>
        <net name="design_1_i/Orca_0_data_WDATA_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_WDATA[23]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[22]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[21]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[20]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[19]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[18]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[17]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[16]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[15]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[14]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[13]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[12]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[11]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[10]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[9]"/>
        <net name="u_ila_0_Orca_0_data_WDATA[8]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_WDATA[31]"/>
        <net name="design_1_i/Orca_0_data_WDATA[30]"/>
        <net name="design_1_i/Orca_0_data_WDATA[29]"/>
        <net name="design_1_i/Orca_0_data_WDATA[28]"/>
        <net name="design_1_i/Orca_0_data_WDATA[27]"/>
        <net name="design_1_i/Orca_0_data_WDATA[26]"/>
        <net name="design_1_i/Orca_0_data_WDATA[25]"/>
        <net name="design_1_i/Orca_0_data_WDATA[24]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_WSTRB[3]"/>
        <net name="u_ila_0_Orca_0_data_WSTRB[2]"/>
        <net name="u_ila_0_Orca_0_data_WSTRB[1]"/>
        <net name="u_ila_0_Orca_0_data_WSTRB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_ARADDR[31]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[30]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[29]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[28]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[27]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[26]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[25]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[24]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[23]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[22]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[21]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[20]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[19]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[18]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[17]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[16]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[15]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[14]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[13]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[12]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[11]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[10]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[9]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[8]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[7]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[6]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[5]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[4]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[3]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[2]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[1]"/>
        <net name="u_ila_0_Orca_0_instr_ARADDR[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_RRESP[1]"/>
        <net name="u_ila_0_Orca_0_instr_RRESP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_RID[4]"/>
        <net name="u_ila_0_Orca_0_instr_RID[3]"/>
        <net name="u_ila_0_Orca_0_instr_RID[2]"/>
        <net name="u_ila_0_Orca_0_instr_RID[1]"/>
        <net name="u_ila_0_Orca_0_instr_RID[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_RDATA[31]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[30]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[29]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[28]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[27]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[26]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[25]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[24]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[23]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[22]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[21]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[20]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[19]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[18]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[17]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[16]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[15]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[14]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[13]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[12]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[11]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[10]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[9]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[8]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[7]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[6]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[5]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[4]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[3]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[2]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[1]"/>
        <net name="u_ila_0_Orca_0_instr_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/D[31]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/e_interrupt_pending"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/interrupt_processor_reg"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/is_br_op_reg"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/is_jalr_op_reg_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/mcause[31]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/mcause_reg[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/mcause_reg_n_0_[31]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[3]_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/mstatus_reg[7]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_ARREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_ARVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_AWREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_AWVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_BREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_BVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_RLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="33"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_data_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="34"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0_data_WREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="35"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_ARREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="36"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_ARVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="37"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_RLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="38"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_Orca_0_instr_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="39"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/p_4_in5_in"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="40"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg_1[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="41"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/two_cycle.instr_out_reg[13]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="42"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Orca_0/U0/core/X/syscall/valid_output"/>
      </nets>
    </probe>
  </probeset>
</probeData>
