// Seed: 88946873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5 = {id_3, id_3};
  assign id_4 = 1'b0;
  assign id_5 = id_3;
  wire id_6;
  generate
    wire id_7;
  endgenerate
  id_8(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(1)
  );
  string id_9 = "";
  assign id_8 = id_8;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wand id_3,
    input  tri0 id_4,
    output tri  id_5
);
  integer id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
