$date
	Mon Nov 24 23:48:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_or_gate_tb $end
$var wire 1 ! y_or $end
$var wire 1 " y_and $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module and_dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " y $end
$upscope $end
$scope module or_dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
1"
1$
#90
