// Seed: 1957973273
module module_0 ();
  logic [7:0] id_1, id_2, id_3, id_4;
  assign module_1.id_3 = 0;
  assign id_4[-1] = id_4;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wand id_3,
    output tri1 id_4,
    output wand id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output logic id_5,
    output supply0 id_6
);
  assign id_5 = -1 - id_1;
  assign id_6 = -1'b0;
  module_0 modCall_1 ();
  always @(1 or posedge id_2) begin : LABEL_0
    id_5 = id_4;
  end
endmodule
