<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6366522 - Method and apparatus for controlling power consumption of an integrated circuit - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method and apparatus for controlling power consumption of an integrated circuit"><meta name="DC.contributor" content="Marcus W. May" scheme="inventor"><meta name="DC.contributor" content="Daniel Mulligan" scheme="inventor"><meta name="DC.contributor" content="Sigmatel, Inc" scheme="assignee"><meta name="DC.date" content="2000-11-20" scheme="dateSubmitted"><meta name="DC.description" content="A method and apparatus for controlling power consumption of an integrated circuit include processing that begins by producing a system clock from a reference clock based on a system clock control signal. The reference clock may be generated from an external crystal oscillator circuit operable to produce a reference clock at a desired frequency. The processing continues by regulating at least one supply from a power source and an inductor based on a power supply control signal. The processing continues by producing the system clock control signal and the power supply control signal based on a processing transfer characteristic of a computational engine and processing requirements associated with processing at least a portion of an application by the computational engine."><meta name="DC.date" content="2002-4-2" scheme="issued"><meta name="DC.relation" content="US:5825674" scheme="references"><meta name="DC.relation" content="US:6067627" scheme="references"><meta name="citation_patent_number" content="US:6366522"><meta name="citation_patent_application_number" content="US:09/716,616"><link rel="canonical" href="http://www.google.com/patents/US6366522"/><meta property="og:url" content="http://www.google.com/patents/US6366522"/><meta name="title" content="Patent US6366522 - Method and apparatus for controlling power consumption of an integrated circuit"/><meta name="description" content="A method and apparatus for controlling power consumption of an integrated circuit include processing that begins by producing a system clock from a reference clock based on a system clock control signal. The reference clock may be generated from an external crystal oscillator circuit operable to produce a reference clock at a desired frequency. The processing continues by regulating at least one supply from a power source and an inductor based on a power supply control signal. The processing continues by producing the system clock control signal and the power supply control signal based on a processing transfer characteristic of a computational engine and processing requirements associated with processing at least a portion of an application by the computational engine."/><meta property="og:title" content="Patent US6366522 - Method and apparatus for controlling power consumption of an integrated circuit"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("VoztU6_SIY_AggT10oDIAg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("VoztU6_SIY_AggT10oDIAg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6366522?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6366522"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=v2FZBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6366522&amp;usg=AFQjCNFp-nWGQXzhqHGZQFYrMgzaXNcS8Q" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6366522.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6366522.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6366522" style="display:none"><span itemprop="description">A method and apparatus for controlling power consumption of an integrated circuit include processing that begins by producing a system clock from a reference clock based on a system clock control signal. The reference clock may be generated from an external crystal oscillator circuit operable to produce...</span><span itemprop="url">http://www.google.com/patents/US6366522?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6366522 - Method and apparatus for controlling power consumption of an integrated circuit</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6366522 - Method and apparatus for controlling power consumption of an integrated circuit" title="Patent US6366522 - Method and apparatus for controlling power consumption of an integrated circuit"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6366522 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/716,616</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Apr 2, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 20, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 20, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09716616, </span><span class="patent-bibdata-value">716616, </span><span class="patent-bibdata-value">US 6366522 B1, </span><span class="patent-bibdata-value">US 6366522B1, </span><span class="patent-bibdata-value">US-B1-6366522, </span><span class="patent-bibdata-value">US6366522 B1, </span><span class="patent-bibdata-value">US6366522B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Marcus+W.+May%22">Marcus W. May</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Daniel+Mulligan%22">Daniel Mulligan</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Sigmatel,+Inc%22">Sigmatel, Inc</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6366522.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6366522.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6366522.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (13),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (15),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (12)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6366522&usg=AFQjCNFrM76FD57I8X8MKYMg8cKqCx4RZA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6366522&usg=AFQjCNE1Q3j0UVDFAORNj-C5OmJkvTMtBw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6366522B1%26KC%3DB1%26FT%3DD&usg=AFQjCNEBi1IVNPW26kunW32Wxe0B9ZJbnA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54902198" lang="EN" load-source="patent-office">Method and apparatus for controlling power consumption of an integrated circuit</invention-title></span><br><span class="patent-number">US 6366522 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50294269" lang="EN" load-source="patent-office"> <div class="abstract">A method and apparatus for controlling power consumption of an integrated circuit include processing that begins by producing a system clock from a reference clock based on a system clock control signal. The reference clock may be generated from an external crystal oscillator circuit operable to produce a reference clock at a desired frequency. The processing continues by regulating at least one supply from a power source and an inductor based on a power supply control signal. The processing continues by producing the system clock control signal and the power supply control signal based on a processing transfer characteristic of a computational engine and processing requirements associated with processing at least a portion of an application by the computational engine.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(6)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6366522B1/US06366522-20020402-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6366522B1/US06366522-20020402-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6366522B1/US06366522-20020402-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6366522B1/US06366522-20020402-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6366522B1/US06366522-20020402-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6366522B1/US06366522-20020402-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6366522B1/US06366522-20020402-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6366522B1/US06366522-20020402-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6366522B1/US06366522-20020402-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6366522B1/US06366522-20020402-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6366522B1/US06366522-20020402-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6366522B1/US06366522-20020402-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(22)</span></span></div><div class="patent-text"><div mxw-id="PCLM8265277" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6366522-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A power efficient integrated circuit comprising:</div>
      <div class="claim-text">phase lock loop operably coupled to receive a reference clock and to produce therefrom a system clock based on a system clock control signal; </div>
      <div class="claim-text">on-chip power supply control module operably coupled to regulate at least one supply from a power source and an inductance based on a power supply control signal; </div>
      <div class="claim-text">memory operably coupled to store at least one application; and </div>
      <div class="claim-text">computational engine operably coupled to produce the system clock control signal and the power supply control signal based on a processing transfer characteristic of the computation engine and processing requirements associated with processing at least a portion of the at least one application. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6366522-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The power efficient integrated circuit of <claim-ref idref="US-6366522-B1-CLM-00001">claim 1</claim-ref>, wherein each of the at least one application comprises the processing requirements for at least one of: each sub-routine contained in the application and the application.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6366522-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The power efficient integrated circuit of <claim-ref idref="US-6366522-B1-CLM-00001">claim 1</claim-ref>, wherein the computational engine further comprises:</div>
      <div class="claim-text">training module operably coupled to determine the processing transfer characteristic and the processing requirements based on a known executionial requirements of a given function, wherein the known executionial requirements includes at least one of: millions of instructions per second (MIPS), timing requirement between dependent operations, and speed of execution. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6366522-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The power efficient integrated circuit of <claim-ref idref="US-6366522-B1-CLM-00003">claim 3</claim-ref>, wherein the given function further comprises at least one of: reading from memory, executing a test multiply-accumulate function, and propagating data through combinational logic circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6366522-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The power efficient integrated circuit of <claim-ref idref="US-6366522-B1-CLM-00004">claim 4</claim-ref>, wherein the training module further comprises:</div>
      <div class="claim-text">system clock determining module operably coupled to determine a first system clock control signal based on MIPS required to complete the given function such that the system clock is set to a minimum frequency to met the MIPS required; and </div>
      <div class="claim-text">power supply determining module operably coupled to increment the power supply control signal causing the at least one supply to be incrementally increased for each processing of the given function until the given function provides an anticipated result. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6366522-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The power efficient integrated circuit of <claim-ref idref="US-6366522-B1-CLM-00001">claim 1</claim-ref>, wherein the phase lock loop further comprises:</div>
      <div class="claim-text">at least one divider module; and </div>
      <div class="claim-text">a register operably coupled to the at least one divider module, wherein the register stores various divider values that are selected based on the system clock control signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6366522-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The power efficient integrated circuit of <claim-ref idref="US-6366522-B1-CLM-00001">claim 1</claim-ref>, wherein the on-chip power supply further comprises a programmable divider circuit that is programmed based on the power supply control signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6366522-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The power efficient integrated circuit of <claim-ref idref="US-6366522-B1-CLM-00001">claim 1</claim-ref>, wherein the at least one supply further comprises multiple supplies that are produced from the system clock and multiple power supply control signals, wherein each of the multiple power supply control signals corresponds to a unique one of the multiple supplies.</div>
    </div>
    </div> <div class="claim"> <div num="9" id="US-6366522-B1-CLM-00009" class="claim">
      <div class="claim-text">9. A method for controlling power consumption of an integrated circuit, the method comprises the steps of:</div>
      <div class="claim-text">producing a system clock from a reference clock based on a system clock control signal; </div>
      <div class="claim-text">regulating at least one supply from at least one of: a linear regulator and a power source and an inductance based on a power supply control signal; and </div>
      <div class="claim-text">producing the system clock control signal and the power supply control signal based on a processing transfer characteristic of a computation engine and processing requirements associated with processing at least a portion of an application by the computation engine. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6366522-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The method of <claim-ref idref="US-6366522-B1-CLM-00009">claim 9</claim-ref> further comprises retrieving the processing requirements from the application.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6366522-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The method of <claim-ref idref="US-6366522-B1-CLM-00009">claim 9</claim-ref> further comprises:</div>
      <div class="claim-text">determining the processing transfer characteristic and the processing requirements based on a known executional requirements of a given function, wherein the known executional requirements includes at least one of: millions of instructions per second (MIPS), timing relationship between dependent operations, and speed of execution. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6366522-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The method of <claim-ref idref="US-6366522-B1-CLM-00011">claim 11</claim-ref> further comprises:</div>
      <div class="claim-text">determining a first system clock control signal based on MIPS required to complete the given function such that the system clock is set to a minimum frequency to met the MIPS required; and incrementing the power supply control signal causing the at least one supply to be incrementally increased for each processing of the given function until the given function provides an anticipated result. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6366522-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The method of <claim-ref idref="US-6366522-B1-CLM-00009">claim 9</claim-ref>, wherein the producing the system clock from a reference clock based on a system clock control signal further comprises:</div>
      <div class="claim-text">accessing a register based on the system clock control signal to retrieve a selected divider setting; and </div>
      <div class="claim-text">adjusting a divider setting of a dividing in a phase lock loop that produces the system clock based on the selected divider setting. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6366522-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The method of <claim-ref idref="US-6366522-B1-CLM-00009">claim 9</claim-ref>, wherein the regulating at least one supply further comprises adjusting a programmable divider circuit of an on-chip power converter based on the power supply control signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6366522-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The method of <claim-ref idref="US-6366522-B1-CLM-00009">claim 9</claim-ref>, wherein the regulating the at least one supply further comprises regulating multiple supplies from the system clock and multiple power supply control signals, wherein each of the multiple power supply control signals corresponds to a unique one of the multiple supplies.</div>
    </div>
    </div> <div class="claim"> <div num="16" id="US-6366522-B1-CLM-00016" class="claim">
      <div class="claim-text">16. An apparatus for controlling power consumption of an integrated circuit, the apparatus comprises:</div>
      <div class="claim-text">a processing module; and </div>
      <div class="claim-text">memory operably coupled to the processing module, wherein the memory includes operational instructions that cause the processing module to: </div>
      <div class="claim-text">produce a system clock from a reference clock based on a system clock control signal; </div>
      <div class="claim-text">regulate at least one supply from at least one of: a linear regulator and a power source and an inductance based on a power supply control signal; and </div>
      <div class="claim-text">produce the system clock control signal and the power supply control signal based on a processing transfer characteristic of a computation engine and processing requirements associated with processing at least a portion of an application by the computation engine. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6366522-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The apparatus of <claim-ref idref="US-6366522-B1-CLM-00016">claim 16</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to retrieve the processing requirements from the application.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6366522-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The apparatus of <claim-ref idref="US-6366522-B1-CLM-00016">claim 16</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to:</div>
      <div class="claim-text">determine the processing transfer characteristic and the processing requirements based on a known executional requirements of a given function, wherein the known executional requirements includes at least one of: millions of instructions per second (MIPS), timing relationship between dependent operations, and speed of execution. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6366522-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The apparatus of <claim-ref idref="US-6366522-B1-CLM-00018">claim 18</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to:</div>
      <div class="claim-text">determine a first system clock control signal based on MIPS required to complete the given function such that the system clock is set to a minimum frequency to met the MIPS required; and </div>
      <div class="claim-text">increment the power supply control signal causing the at least one supply to be incrementally increased for each processing of the given function until the given function provides an anticipated result. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6366522-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The apparatus of <claim-ref idref="US-6366522-B1-CLM-00016">claim 16</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to produce the system clock from a reference clock based on a system clock control signal by:</div>
      <div class="claim-text">accessing a register based on the system clock control signal to retrieve a selected divider setting; and </div>
      <div class="claim-text">adjusting a divider setting of a dividing in a phase lock loop that produces the system clock based on the selected divider setting. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6366522-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The apparatus of <claim-ref idref="US-6366522-B1-CLM-00016">claim 16</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to regulate at least one supply by adjusting a programmable divider circuit of an on-chip power converter based on the power supply control signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6366522-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The apparatus of <claim-ref idref="US-6366522-B1-CLM-00016">claim 16</claim-ref>, wherein the memory further comprises operational instructions that cause the processing module to regulate the at least one supply by regulating multiple supplies from the system clock and multiple power supply control signals, wherein each of the multiple power supply control signals corresponds to a unique one of the multiple supplies.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53538963" lang="EN" load-source="patent-office" class="description">
    <heading>TECHNICAL FIELD OF THE INVENTION</heading> <p>This invention relates generally to integrated circuits and more particularly to controlling power consumption by an integrated circuit.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>Integrated circuits (IC's) are known to be used in a wide variety of electronic devices. For example, personal computers, cellular telephones, compact disk players, MP3 players, et cetera all include integrated circuits. Such integerated circuits are comprised of a plurality of functional circuit blocks that perform desired functions. Transistors, resistors and capacitors generally comprise the circuitry found in each circuit block.</p>
    <p>As is known, transistor performance (e.g. transfer characteristics, on resistance, slew rate, et cetera) varies depending on the supply voltage. The lower the supply voltage, the lower the transistor performance and slew rate, but the less power it consumes. Conversely, the higher the supply voltage, the higher the performance and slew rate, but more power is consumed as such, the power consumption by an integrated circuit is very much dependent on the supply voltage and transistors that comprise the circuit blocks.</p>
    <p>As processing speeds of microprocessors, digital signal processors, et cetera increase, such devices are capable of processing larger software applications in less time. While some applications push the processing engine to its processing speed limits, most applications do not. However, the processing engine must be designed to support the highest processing requirements. Thus, the processing engine needs to have a supply voltage and system clock to handle the most taxing applications. When the processing engine is executing less taxing applications, the voltage and system clock remain the same, thus power consumption of the integrated circuit remains the same even though the application could accurately be performed with a lower supply voltage and/or a lower system clock.</p>
    <p>Therefore, a need exists for a method and apparatus that adjust the system clock and/or the supply voltage based on the processing capabilities of an integrated circuit and the application being performed to conserve power.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 illustrates a schematic block diagram of an integrated circuit in accordance with the present invention;</p>
    <p>FIG. 2 illustrates a schematic block diagram of an alternate integrated circuit in accordance with the present invention;</p>
    <p>FIG. 3 illustrates a schematic block diagram of a multiply accumulator in accordance with the present invention;</p>
    <p>FIG. 4 illustrates a graphical representation of adjusting the supply clock and/or the supply in accordance with the present invention;</p>
    <p>FIG. 5 illustrates a schematic block diagram of a power controlling apparatus in accordance with the present invention:</p>
    <p>FIG. 6 illustrates a logic diagram of a method for controlling power consumption of an integrated circuit in accordance with the present invention; and</p>
    <p>FIG. 7 illustrates a logic diagram of further processing of steps in FIG. <b>6</b>.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading> <p>Generally, the present invention provides a method and apparatus for controlling power consumption of an integrated circuit. Such a method and apparatus include processing that begins by producing a system clock from a reference clock based on a system clock control signal. The reference clock may be generated from an external crystal oscillator circuit operable to produce a reference clock at a desired frequency. The processing continues by regulating at least one supply from a power source and an inductor based on a power supply control signal, or a linear regulator. The processing continues by producing the system clock control signal and the power supply control signal based on a processing transfer characteristic of a computational engine and processing requirements associated with processing at least a portion of an application by the computational engine. With such a method and apparatus, power consumption of an integrated circuit can be controlled, and thereby reduced, based on the application being performed by the computational engine and the capabilities of the computational engine within the integrated circuit thereby reducing power consumption.</p>
    <p>The present invention can be more fully described with reference to FIGS. 1 through 7. FIG. 1 illustrates an integrated circuit <b>10</b> that includes a phase lock loop <b>16</b>, a computational engine <b>12</b>, memory <b>14</b> and an on-chip power supply <b>20</b>. The integrated circuit <b>10</b> is operably coupled to an external inductor <b>60</b> and an external power source <b>62</b> (e.g. a battery). The computational engine <b>112</b> may be a microprocessor, compressor, digital signal processor, logic circuit, state machine, analog circuit, and/or any circuitry that manipulates signals (analog or digital) based on operational instructions. The memory <b>14</b> may be on-chip or off-chip and stores a power savings algorithm <b>22</b>, and at least one application. In this illustration the memory is storing two applications <b>24</b> and <b>26</b>. As one of average skill in the art will appreciate, many more applications may be stored in memory <b>14</b> than the two illustrated.</p>
    <p>The phase lock loop <b>16</b> is shown to include a 1<sup>st </sup>divider <b>28</b>, a 1<sup>st </sup>register <b>29</b>, a phase comparator <b>30</b>, a charge pump <b>32</b>, a voltage controlled oscillator <b>34</b>, a 2<sup>nd </sup>divider <b>36</b>, a 2<sup>nd </sup>register <b>37</b>, a 3<sup>rd </sup>divider <b>38</b>, and a 3<sup>nd </sup>register <b>39</b>. In practice, the phase lock loop <b>16</b> may include one, two, or three of the dividers <b>28</b>, <b>36</b> and <b>38</b> to produce the system clock <b>42</b> from the reference clock <b>40</b>. The registers <b>29</b>, <b>37</b> and <b>39</b> each store values to represent the corresponding divider value. For example, divider <b>28</b> utilizes one of the values in register <b>29</b> to produce a (M) function. Similarly, divider <b>36</b> utilizes values in register <b>37</b> to produce a (P) value and divider <b>38</b> utilizes values in register <b>39</b> to produce a (N) value.</p>
    <p>In operation, the computational engine <b>12</b>, based on the execution of the power saving algorithm <b>22</b>, produces a system clock control signal <b>44</b>. The system clock control signal <b>44</b> is determined based on the particular application or applications being performed by the computational engine <b>12</b> and the processing requirements associated therewith. For example, if the computational engine is performing application <b>24</b>, and application <b>24</b> has a processing requirement of five MIPS (millions of instructions per second), the power savings algorithm <b>22</b> would cause the computational engine <b>12</b> to set the system clock control signal <b>44</b> such that the system clock <b>42</b> produces at least a 5 Mhz clock. The phase lock loop <b>16</b> receives the system clock control signal <b>44</b>, which is used to address at least one of registers <b>29</b>, <b>37</b> or <b>39</b>. Based on the addressed value in the corresponding register, the divider <b>28</b>, <b>36</b> or <b>38</b> is set to the corresponding value. Once this is done, the phase lock loop <b>16</b> performs in a conventional manner.</p>
    <p>In addition to generating the system clock control signal <b>44</b>, the computational engine <b>12</b> also produces a power supply control signal <b>64</b>. The computational engine <b>12</b> provides the power supply control signal <b>64</b> to the on-chip power supply <b>20</b>. The on-chip power supply <b>20</b> includes a regulation module <b>46</b>, an N-channel transistor <b>48</b>, a P-channel transistor <b>50</b>, a programmable divider network <b>54</b> and <b>56</b> and a capacitor <b>52</b>.</p>
    <p>Based on the power supply control signal <b>64</b>, the on-chip power supply <b>20</b> sets the programmable divider such that the regulation module produces supply <b>58</b> at a desired value. For example, once the system clock <b>42</b> has been set, the supply <b>58</b> may be varied such that the processing of the application <b>24</b> with the computational engine <b>12</b> is optimized. This concept will be discussed in treater detail with reference to FIGS. 3, <b>4</b>, <b>6</b> and <b>7</b>. For a more detailed discussion on the on-chip power supply <b>20</b>, refer to co-pending Patent Application, entitled METHOD AND APPARATUS FOR REGULATING A DC OUTLET VOLTAGE, having a Ser. No. of 09/551,123, and a filing date of Apr. 18, 2000.</p>
    <p>FIG. 2 illustrates a schematic block diagram of an alternate integrated circuit in accordance with the present invention. The integrated circuit <b>70</b> includes the memory <b>14</b>, the computational engine <b>12</b>, the phase lock loop <b>16</b>, the on-chip power supply <b>20</b> and a training module <b>72</b>. The integrated circuit <b>70</b> is coupled to an external inductor <b>60</b> and an external power source <b>62</b>. As with the integrated circuit <b>10</b> of FIG. 1, the memory <b>14</b> may also include an off-chip portion for storing multiple applications. In this configuration, the training module <b>72</b> establishes the rate at which the system clock <b>42</b> will be generated and the values of supply <b>58</b> and supply <b>84</b>.</p>
    <p>In this embodiment, the on-chip power supply <b>20</b> produces two supplies <b>58</b> and <b>84</b>. The regulation module <b>46</b> regulates the supplies <b>58</b> and <b>84</b> by controlling switching of transistors <b>48</b>, <b>50</b> and <b>76</b>. A 2<sup>nd </sup>feedback divider <b>80</b> and <b>82</b> is provided to sample the supply <b>84</b>, which is produced across capacitor <b>78</b>.</p>
    <p>The training module <b>72</b>, based on the application to be executed by the computational engine <b>12</b> establishes the rate of the system clock <b>42</b> and the values of supplies <b>58</b> and <b>84</b>. To do this, the training module <b>72</b> determines the processing transfer characteristics of the computational engine. The processing transfer characteristics of the computational engine include propagation delays through logic circuits, slew rates of transistors within memory, logic circuits, read/write processing speed, et cetera, and any other characteristic of a logic circuit, digital signal processor, microprocessor, et cetera that corresponds to the speed at which digital information may be processed. FIGS. 3 and 4 illustrate embodiments performed by the training <b>2</b> module <b>72</b>.</p>
    <p>FIG. 3 illustrates a schematic block diagram of a multiply accumulator <b>90</b> that may be contained within computational engine <b>12</b> or within the training module <b>72</b>, which may be used in a particular application. The multiply accumulator <b>90</b> includes a multiplier <b>92</b>, an adder <b>94</b>, and an accumulation register <b>96</b>. In operation, a data input <b>98</b> is multiplied with a coefficient <b>102</b> to produce a resultant. The resultant is summed via adder <b>94</b> with previous summed data <b>100</b> to produce a new accumulated value that is stored in accumulation register <b>96</b>. The processing transfer characteristics of the computational engine will map the processing characteristics of the multiply accumulator <b>90</b> and will vary depending on the voltage set for the supply. What voltage to set for the supply is determined by experimentation once the processing requirements of an application are determined (i.e. the MIPS required). For example, if the MIPS required is one, then the clock rate is set to 1 MHz, thus yielding a period of 1 microsecond. The supply voltage is set for a predetermined low value, then a multiply accumulate function is processed in a known number of clock cycles. If the accumulated value is as expected, the supply voltage is set to this predetermined low level. If, on the other hand, the accumulated value is not as expected, the supply voltage is increased at an incremental rate of 10 mVolts to 500 mVolts, and the accumulation process is repeated. Once the accumulated value is as expected, i.e., the correct value has been accumulated, the supply is set to this value.</p>
    <p>FIG. 4 illustrates a graphical representation of determining the processing transfer characteristics and processing requirements associated with processing at least a portion of an application. The application may include the MIPS required for processing the entire application or it may include separate indications for each sub routine contained therein. Alternatively, a default processing requirement may be selected for certain applications or all applications. As one of average skill in the art will appreciate, there is a multitude of ways in which the processing requirements associated with an application may be derived.</p>
    <p>Based on the most difficult processing requirements of an application, the system clock <b>42</b> is set to provide a clock that at least meets the processing requirements. For example, if the processing requirement is 6 MIPS, the system clock will be set at a rate of at least 6 Mhz. Having done this, the supply <b>58</b> or <b>84</b>, which may be a regulated voltage supply or a regulated current output, is varied to change the processing speed of the circuitry within the computational engine. As shown in FIG. 4, the processing speed of data input <b>98</b> may vary <b>110</b> due to changes in the supply. As is known, the lower the supply, the longer it takes digital circuitry to reach a final logic 0 or logic 1 state. As such, as the supply is increased, the processing speed of inputting data and outputting data <b>100</b> is increased. The cross hatched areas of data in <b>98</b> and data out <b>100</b> correspond to the variations in processing speeds of inputting, data and outputting data of the multiply accumulator <b>90</b> of FIG. 3 as the supply voltage is varied. The lower the supply voltage is, the longer it takes to input data and output data. If the supply is too low, the data output <b>100</b> will not occur before the next given number of cycles of the system clock <b>42</b>, i.e., operational period of the system. When this occurs, the supply is set too low. Accordingly, the supply is increased, as shown by the arrow associated with the vertical dash line until the processing speed of the multiply accumulator <b>90</b> produces a digital output <b>100</b> that occurs just within the period of the system clock <b>42</b>. A further increase in supply provides no added processing benefit; it only increases the power consumption.</p>
    <p>Thus, the supply is set so that the data output <b>100</b> just completes prior to the beginning of the next clock cycle of system clock <b>42</b>.</p>
    <p>As an alternate processing of the training module <b>72</b>, a read function may be processed by the computational engine in conjunction with the transfer module. On the command bus <b>102</b>, a read instruction <b>106</b> is placed. Again, based on the supply voltage, the speed of placing of an instruction on the command bus varies. The higher the voltage, the more quickly the command is placed on the bus. Once the read instruction <b>106</b> has been interpreted by memory, a data word <b>108</b> is placed on a data bus <b>104</b>. Similarly, the speed at which data may be placed on the data bus <b>104</b> is dependent on the supply voltage. The lower the supply voltage, the longer it takes. Thus, to optimize power consumption, the supply voltage is increased until the point where the data word <b>108</b> is placed on the data bus <b>104</b> is just within the end of the current clock cycle <b>42</b> or the clock cycle when the data is expected. By controlling the system clock and supply voltage in this manner, power consumption of an integrated circuit may be optimized based on the corresponding application being performed and the processing characteristics of the computational engine. As one of average skill in the art will appreciate, the computational engine may process multiple applications at a given time. Accordingly, the clock rate would be set such that the speed needed for processing multiple applications is met.</p>
    <p>FIG. 5 illustrates a schematic block diagram of a power efficient integrated circuit that includes a power controlling apparatus <b>120</b> operably coupled to an external inductor <b>60</b> and an external power source <b>62</b>. The power controlling apparatus <b>120</b> includes a processing module <b>122</b> and a memory <b>124</b>. The power controlling apparatus <b>120</b> is also operably coupled to receive a reference clock <b>40</b>.</p>
    <p>The processing module <b>122</b> may be a single processing device or a plurality of processing devices. The processing device may be a microprocessor, microcontroller, microcomputer, digital signal processor, logic circuit, state machines, and/or any device that manipulates signals (analog or digital) based on operational instructions. The memory <b>124</b> may be a single memory device or a plurality of memory devices. Such a memory device may be a read only memory, floppy disk memory, random access memory, external memory, and/or any device that stores digital information. Note that when the processing module <b>122</b> implements one or more of its functions via a state machine or logic circuit, the memory storing the corresponding operational instructions is embedded within the circuitry comprised in the state machine or logic circuit. The operational instructions stored in memory <b>124</b> and executed by processing module <b>122</b> are further illustrated in FIGS. 6 and 7.</p>
    <p>FIG. 6 illustrates a logic diagram of a method for controlling power consumption of an integrated circuit. The process begins at Step <b>130</b> where a system clock is produced from a reference clock based on a system clock control signal. As is known, a processing module may include functional components to perform a digital, or analog, phase lock loop that is controlled by the system control clock signal. The process then proceeds to Step <b>132</b> where at least one supply is regulated from a power source and an inductor based on a power supply control signal or from a linear regulator.</p>
    <p>The process then proceeds to Step <b>134</b> where the system clock control signal and the power supply control signal are produced based on a processing transfer characteristic of a computational engine and processing requirements associated with processing at least a portion of an application. Note that the computational engine may be included within the processing module <b>122</b> or a separate device that includes logic circuitry a state machine, digital signal processor, digital circuitry, analog circuitry, and/or a combination thereof.</p>
    <p>The processing transfer characteristics of the computational engine may be further determined as described in Step <b>136</b>. At Step <b>136</b> the processing transfer characteristic and the processing requirements are determined based on a known executional requirements of a given function. The known executional requirement includes at least one of a specification of millions of instructions per second (MIPS) required to process at least a portion of an application, timings requirement between dependent operations (e.g. the timing requirement between inputting a request to RAM and receive data back), and speed of execution (e.g. slew rate of transistors within the circuitry comprising the computational engine).</p>
    <p>Steps <b>136</b>-A and <b>136</b>-B further illustrate the determination of the transfer characteristics and the processing requirements. At Step <b>136</b>-<i>a </i>a 1<sup>st </sup>system clock control signal is determined based on the MIPS required to complete the given function such that the system clock is set to a minimum frequency to meet the MIPS required. For example, if the processing requirements of the known function is 6 MIPS, the system clock is set to a value of 6 Mhz or slightly greater than 6 Mhz. At Step <b>136</b>-B, the power supply control signal is incremented causing the at least one supply to be incrementally increased for each processing of the given function until the given function provides an anticipated result. This was illustrated and discussed with reference to FIG. 4 when processing the multiplied accumulate function and/or the read function.</p>
    <p>FIG. 7 illustrates various processing steps that further describe corresponding steps of FIG. <b>6</b>. Step <b>132</b>-A further describes the regulation of at least one supply by adjusting a programmable divider circuit of the on-clip power supply based on thecontrol signal. Step <b>132</b>-B further includes regulating the at least one supply by regulating multiple supplies from the system clock and multiple power supply control signals, where each of the multiple power supply control signals corresponds to an unique one of the multiple supplies. This was illustrated in FIG. 2 where power supply control signal <b>64</b> regulates supply <b>58</b> and power supply control signal <b>74</b> regulates supply <b>84</b>.</p>
    <p>The production of the system clock may be further described with reference to Steps <b>140</b> and <b>142</b>. At Step <b>140</b>, a register is accessed based on the system clock control signal to retrieve a selected divider setting. The process then proceeds to Step <b>142</b> where a divider setting of a divider in the phase lock loop is adjusted to produce the system clock in accordance with the selected divider setting.</p>
    <p>The preceding discussion has presented a method and apparatus for controlling power consumption within an integrated circuit. By adjusting the system clock and/or the supply based on application being executed by the intergated circuit, power consumption may be optimized. As one of average skill in the art will appreciate, other embodiments may be derived from the teachings of the present invention without deviating from the scope of the claims. For example a buck converter may be instead of a boost converter, or a combination of a buck and boost converter may be used.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5825674">US5825674</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 28, 1995</td><td class="patent-data-table-td patent-date-value">Oct 20, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Power control for mobile electronics using no-operation instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6067627">US6067627</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 1998</td><td class="patent-data-table-td patent-date-value">May 23, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Core section having asynchronous partial reset</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7051219">US7051219</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 30, 2001</td><td class="patent-data-table-td patent-date-value">May 23, 2006</td><td class="patent-data-table-td ">Lg Electronics Inc.</td><td class="patent-data-table-td ">System and apparatus for adjusting a clock speed based on a comparison between a time required for a scheduler function to be completed and a time required for an execution condition to be satisfied</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7088197">US7088197</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 2, 2004</td><td class="patent-data-table-td patent-date-value">Aug 8, 2006</td><td class="patent-data-table-td ">Bae Systems Information And Electronic Systems Integration Inc.</td><td class="patent-data-table-td ">Adaptive power controller digital interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7424632">US7424632</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 13, 2004</td><td class="patent-data-table-td patent-date-value">Sep 9, 2008</td><td class="patent-data-table-td ">Microsoft Corporation</td><td class="patent-data-table-td ">Systems and methods that facilitate state machine power and wake state management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7508686">US7508686</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 2005</td><td class="patent-data-table-td patent-date-value">Mar 24, 2009</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">System and method for configuring direct current converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7535287">US7535287</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2006</td><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">Sigmatel, Inc.</td><td class="patent-data-table-td ">Semiconductor device and system and method of crystal sharing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8218391">US8218391</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 2010</td><td class="patent-data-table-td patent-date-value">Jul 10, 2012</td><td class="patent-data-table-td ">Arm Limited</td><td class="patent-data-table-td ">Power control of an integrated circuit memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8564256">US8564256</a></td><td class="patent-data-table-td patent-date-value">Nov 18, 2009</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Silicon Laboratories, Inc.</td><td class="patent-data-table-td ">Circuit devices and methods of providing a regulated power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8595538">US8595538</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 2008</td><td class="patent-data-table-td patent-date-value">Nov 26, 2013</td><td class="patent-data-table-td ">Quintic Holdings</td><td class="patent-data-table-td ">Single-clock-based multiple-clock frequency generator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8732488">US8732488</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 9, 2010</td><td class="patent-data-table-td patent-date-value">May 20, 2014</td><td class="patent-data-table-td ">Marvell International Ltd.</td><td class="patent-data-table-td ">Millions of instruction per second (MIPS) based idle profiler in a power management framework</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090243690">US20090243690</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 2008</td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td ">Quintic Holdings</td><td class="patent-data-table-td ">Single-clock-based multiple-clock frequency generator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120002499">US20120002499</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 2010</td><td class="patent-data-table-td patent-date-value">Jan 5, 2012</td><td class="patent-data-table-td ">Martin Jay Kinkade</td><td class="patent-data-table-td ">Power control of an integrated circuit memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101507115B?cl=en">CN101507115B</a></td><td class="patent-data-table-td patent-date-value">Oct 18, 2006</td><td class="patent-data-table-td patent-date-value">Jun 27, 2012</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Semiconductor device and system and method of crystal sharing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007145653A2?cl=en">WO2007145653A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 2006</td><td class="patent-data-table-td patent-date-value">Dec 21, 2007</td><td class="patent-data-table-td ">Sigmatel Inc</td><td class="patent-data-table-td ">Semiconductor device and system and method of crystal sharing</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S227000">365/227</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc713/defs713.htm&usg=AFQjCNFeqk7obddJAU0rkLD-4_57iwcWXA#C713S322000">713/322</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc713/defs713.htm&usg=AFQjCNFeqk7obddJAU0rkLD-4_57iwcWXA#C713S320000">713/320</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001320000">G06F1/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001080000">G06F1/08</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/324">G06F1/324</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/3296">G06F1/3296</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/3203">G06F1/3203</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y02B60/1217">Y02B60/1217</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y02B60/1285">Y02B60/1285</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=v2FZBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/08">G06F1/08</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F1/32P5F</span>, <span class="nested-value">G06F1/32P5V</span>, <span class="nested-value">G06F1/32P</span>, <span class="nested-value">G06F1/08</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:031626/0218</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20131101</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 2, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 17, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130521</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:030628/0636</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 7, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1, 2 AND 6-8 IS CONFIRMED. CLAIMS 9 AND 16 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 10-15, 17, 18 AND 20-22, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 23-38 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 3-5 AND 19 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 10, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100413</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:24358/439</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024358/0439</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 16, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A.,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100219</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A.,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100317;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100219</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:24079/406</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, LLC;REEL/FRAME:024079/0406</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., NEW YORK</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 9, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:021212/0372</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20080605</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A.,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:21212/372</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:21212/372</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061122</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 2, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 8, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICON VALLEY BANK, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC.;REEL/FRAME:015074/0385</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030306</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SILICON VALLEY BANK LOAN DOCUMENTATION HA155 3003</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:SIGMATEL, INC. /AR;REEL/FRAME:015074/0385</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 20, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SIGMATEL, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MAY, MARCUS W.;MULLIGAN, DANIEL;REEL/FRAME:011339/0990</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20001114</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SIGMATEL, INC. 2700 VIA FORTUNA, SUITE 500 AUSTIN</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0lxZ585C3igrntAAOorTiV4c4r5Q\u0026id=v2FZBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0GsewBf8dwSMEDKFiZ8AEchcRqOw\u0026id=v2FZBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3BIM0D8_h-SlLJoU62I2IxM9-o7A","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_and_apparatus_for_controlling_pow.pdf?id=v2FZBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0UYUXRCyOhBh2IMhIRfFEI8PvPSw"},"sample_url":"http://www.google.com/patents/reader?id=v2FZBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>