loadCdf -file "C:/Users/fjsda/Studying/FPGA/FullAddSub/FullAddSub.ipf"
setMode -pff
generate
exit
