<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1407" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1407{left:767px;bottom:68px;letter-spacing:0.08px;word-spacing:0.02px;}
#t2_1407{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_1407{left:623px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1407{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t5_1407{left:360px;bottom:938px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_1407{left:70px;bottom:837px;letter-spacing:-0.12px;}
#t7_1407{left:70px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_1407{left:70px;bottom:797px;letter-spacing:-0.18px;word-spacing:-0.58px;}
#t9_1407{left:70px;bottom:781px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_1407{left:329px;bottom:732px;letter-spacing:0.15px;word-spacing:-0.05px;}
#tb_1407{left:70px;bottom:648px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tc_1407{left:70px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_1407{left:70px;bottom:323px;}
#te_1407{left:96px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_1407{left:96px;bottom:310px;letter-spacing:-0.13px;}
#tg_1407{left:70px;bottom:284px;}
#th_1407{left:96px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_1407{left:96px;bottom:270px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_1407{left:96px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_1407{left:70px;bottom:227px;}
#tl_1407{left:96px;bottom:231px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tm_1407{left:96px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_1407{left:96px;bottom:189px;}
#to_1407{left:122px;bottom:189px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#tp_1407{left:122px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1407{left:96px;bottom:148px;}
#tr_1407{left:122px;bottom:148px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_1407{left:122px;bottom:131px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#tt_1407{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#tu_1407{left:79px;bottom:1048px;letter-spacing:-0.12px;}
#tv_1407{left:265px;bottom:1065px;letter-spacing:-0.15px;}
#tw_1407{left:322px;bottom:1065px;letter-spacing:-0.15px;}
#tx_1407{left:322px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#ty_1407{left:322px;bottom:1031px;letter-spacing:-0.14px;}
#tz_1407{left:396px;bottom:1065px;letter-spacing:-0.12px;}
#t10_1407{left:396px;bottom:1048px;letter-spacing:-0.11px;}
#t11_1407{left:396px;bottom:1031px;letter-spacing:-0.12px;}
#t12_1407{left:464px;bottom:1065px;letter-spacing:-0.12px;}
#t13_1407{left:79px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t14_1407{left:79px;bottom:995px;letter-spacing:-0.15px;}
#t15_1407{left:265px;bottom:1011px;letter-spacing:-0.13px;}
#t16_1407{left:322px;bottom:1011px;letter-spacing:-0.16px;}
#t17_1407{left:396px;bottom:1011px;letter-spacing:-0.15px;}
#t18_1407{left:464px;bottom:1011px;letter-spacing:-0.11px;}
#t19_1407{left:96px;bottom:917px;letter-spacing:-0.13px;}
#t1a_1407{left:264px;bottom:917px;letter-spacing:-0.16px;}
#t1b_1407{left:455px;bottom:917px;letter-spacing:-0.15px;}
#t1c_1407{left:684px;bottom:917px;letter-spacing:-0.15px;}
#t1d_1407{left:108px;bottom:884px;letter-spacing:-0.1px;}
#t1e_1407{left:168px;bottom:884px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_1407{left:260px;bottom:892px;letter-spacing:-0.12px;}
#t1g_1407{left:307px;bottom:875px;letter-spacing:-0.11px;}
#t1h_1407{left:407px;bottom:884px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1i_1407{left:563px;bottom:884px;letter-spacing:-0.12px;}
#t1j_1407{left:707px;bottom:892px;letter-spacing:-0.11px;}
#t1k_1407{left:734px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_1407{left:450px;bottom:710px;letter-spacing:-0.14px;}
#t1m_1407{left:420px;bottom:686px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_1407{left:79px;bottom:594px;letter-spacing:-0.11px;}
#t1o_1407{left:467px;bottom:594px;letter-spacing:-0.11px;}
#t1p_1407{left:79px;bottom:570px;letter-spacing:-0.11px;}
#t1q_1407{left:466px;bottom:570px;letter-spacing:-0.12px;}
#t1r_1407{left:466px;bottom:553px;letter-spacing:-0.14px;}
#t1s_1407{left:79px;bottom:529px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_1407{left:466px;bottom:529px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1u_1407{left:466px;bottom:512px;letter-spacing:-0.12px;}
#t1v_1407{left:79px;bottom:487px;letter-spacing:-0.11px;}
#t1w_1407{left:466px;bottom:487px;letter-spacing:-0.12px;}
#t1x_1407{left:466px;bottom:470px;letter-spacing:-0.13px;}
#t1y_1407{left:613px;bottom:470px;}
#t1z_1407{left:624px;bottom:470px;letter-spacing:-0.08px;}
#t20_1407{left:79px;bottom:446px;letter-spacing:-0.14px;}
#t21_1407{left:156px;bottom:446px;}
#t22_1407{left:168px;bottom:446px;letter-spacing:-0.16px;}
#t23_1407{left:466px;bottom:446px;letter-spacing:-0.12px;}
#t24_1407{left:466px;bottom:429px;letter-spacing:-0.13px;}
#t25_1407{left:79px;bottom:405px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_1407{left:272px;bottom:405px;}
#t27_1407{left:283px;bottom:405px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_1407{left:79px;bottom:388px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_1407{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1407{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1407{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1407{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1407{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1407{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s7_1407{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_1407{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_1407{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_1407{font-size:14px;font-family:NeoSansIntel_3ez;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1407" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_3ez;
	src: url("fonts/NeoSansIntel_3ez.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1407Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1407" style="-webkit-user-select: none;"><object width="935" height="1210" data="1407/1407.svg" type="image/svg+xml" id="pdf1407" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1407" class="t s1_1407">Vol. 3D </span><span id="t2_1407" class="t s1_1407">38-103 </span>
<span id="t3_1407" class="t s2_1407">INTEL® SGX INSTRUCTION REFERENCES </span>
<span id="t4_1407" class="t s3_1407">EENTER—Enters an Enclave </span>
<span id="t5_1407" class="t s4_1407">Instruction Operand Encoding </span>
<span id="t6_1407" class="t s5_1407">Description </span>
<span id="t7_1407" class="t s6_1407">The ENCLU[EENTER] instruction transfers execution to an enclave. At the end of the instruction, the logical </span>
<span id="t8_1407" class="t s6_1407">processor is executing in enclave mode at the RIP computed as EnclaveBase + TCS.OENTRY. If the target address </span>
<span id="t9_1407" class="t s6_1407">is not within the CS segment (32-bit) or is not canonical (64-bit), a #GP(0) results. </span>
<span id="ta_1407" class="t s4_1407">EENTER Memory Parameter Semantics </span>
<span id="tb_1407" class="t s6_1407">EENTER is a serializing instruction. The instruction faults if any of the following occurs: </span>
<span id="tc_1407" class="t s6_1407">The following operations are performed by EENTER: </span>
<span id="td_1407" class="t s7_1407">• </span><span id="te_1407" class="t s6_1407">RSP and RBP are saved in the current SSA frame on EENTER and are automatically restored on EEXIT or </span>
<span id="tf_1407" class="t s6_1407">interrupt. </span>
<span id="tg_1407" class="t s7_1407">• </span><span id="th_1407" class="t s6_1407">The AEP contained in RCX is stored into the TCS for use by AEXs.FS and GS (including hidden portions) are </span>
<span id="ti_1407" class="t s6_1407">saved and new values are constructed using TCS.OFSBASE/GSBASE (32 and 64-bit mode) and </span>
<span id="tj_1407" class="t s6_1407">TCS.OFSLIMIT/GSLIMIT (32-bit mode only). The resulting segments must be a subset of the DS segment. </span>
<span id="tk_1407" class="t s7_1407">• </span><span id="tl_1407" class="t s6_1407">If CR4.OSXSAVE == 1, XCR0 is saved and replaced by SECS.ATTRIBUTES.XFRM. The effect of RFLAGS.TF </span>
<span id="tm_1407" class="t s6_1407">depends on whether the enclave entry is opt-in or opt-out (see Section 40.1.2): </span>
<span id="tn_1407" class="t s6_1407">— </span><span id="to_1407" class="t s6_1407">On opt-out entry, TF is saved and cleared (it is restored on EEXIT or AEX). Any attempt to set TF via a POPF </span>
<span id="tp_1407" class="t s6_1407">instruction while inside the enclave clears TF (see Section 40.2.5). </span>
<span id="tq_1407" class="t s6_1407">— </span><span id="tr_1407" class="t s6_1407">On opt-in entry, a single-step debug exception is pended on the instruction boundary immediately after </span>
<span id="ts_1407" class="t s6_1407">EENTER (see Section 40.2.2). </span>
<span id="tt_1407" class="t s8_1407">Opcode/ </span>
<span id="tu_1407" class="t s8_1407">Instruction </span>
<span id="tv_1407" class="t s8_1407">Op/En </span><span id="tw_1407" class="t s8_1407">64/32 </span>
<span id="tx_1407" class="t s8_1407">bit Mode </span>
<span id="ty_1407" class="t s8_1407">Support </span>
<span id="tz_1407" class="t s8_1407">CPUID </span>
<span id="t10_1407" class="t s8_1407">Feature </span>
<span id="t11_1407" class="t s8_1407">Flag </span>
<span id="t12_1407" class="t s8_1407">Description </span>
<span id="t13_1407" class="t s9_1407">EAX = 02H </span>
<span id="t14_1407" class="t s9_1407">ENCLU[EENTER] </span>
<span id="t15_1407" class="t s9_1407">IR </span><span id="t16_1407" class="t s9_1407">V/V </span><span id="t17_1407" class="t s9_1407">SGX1 </span><span id="t18_1407" class="t s9_1407">This leaf function is used to enter an enclave. </span>
<span id="t19_1407" class="t s9_1407">Op/En </span><span id="t1a_1407" class="t s9_1407">EAX </span><span id="t1b_1407" class="t s9_1407">RBX </span><span id="t1c_1407" class="t s9_1407">RCX </span>
<span id="t1d_1407" class="t s9_1407">IR </span><span id="t1e_1407" class="t s9_1407">EENTER (In) </span>
<span id="t1f_1407" class="t s9_1407">Content of RBX.CSSA </span>
<span id="t1g_1407" class="t s9_1407">(Out) </span>
<span id="t1h_1407" class="t s9_1407">Address of a TCS (In) </span><span id="t1i_1407" class="t s9_1407">Address of AEP (In) </span>
<span id="t1j_1407" class="t s9_1407">Address of IP following </span>
<span id="t1k_1407" class="t s9_1407">EENTER (Out) </span>
<span id="t1l_1407" class="t s9_1407">TCS </span>
<span id="t1m_1407" class="t s9_1407">Enclave access </span>
<span id="t1n_1407" class="t s9_1407">Address in RBX is not properly aligned. </span><span id="t1o_1407" class="t s9_1407">Any TCS.FLAGS’s must-be-zero bit is not zero. </span>
<span id="t1p_1407" class="t s9_1407">TCS pointed to by RBX is not valid or available or locked. </span><span id="t1q_1407" class="t s9_1407">Current 32/64 mode does not match the enclave mode in </span>
<span id="t1r_1407" class="t s9_1407">SECS.ATTRIBUTES.MODE64. </span>
<span id="t1s_1407" class="t s9_1407">The SECS is in use. </span><span id="t1t_1407" class="t s9_1407">Either of TCS-specified FS and GS segment is not a subsets of the </span>
<span id="t1u_1407" class="t s9_1407">current DS segment. </span>
<span id="t1v_1407" class="t s9_1407">Any one of DS, ES, CS, SS is not zero. </span><span id="t1w_1407" class="t s9_1407">If XSAVE available, CR4.OSXSAVE = 0, but </span>
<span id="t1x_1407" class="t s9_1407">SECS.ATTRIBUTES.XFRM </span><span id="t1y_1407" class="t sa_1407">≠ </span><span id="t1z_1407" class="t s9_1407">3. </span>
<span id="t20_1407" class="t s9_1407">CR4.OSFXSR </span><span id="t21_1407" class="t sa_1407">≠ </span><span id="t22_1407" class="t s9_1407">1. </span><span id="t23_1407" class="t s9_1407">If CR4.OSXSAVE = 1, SECS.ATTRIBUTES.XFRM is not a subset of </span>
<span id="t24_1407" class="t s9_1407">XCR0. </span>
<span id="t25_1407" class="t s9_1407">If SECS.ATTRIBUTES.AEXNOTIFY </span><span id="t26_1407" class="t sa_1407">≠ </span><span id="t27_1407" class="t s9_1407">TCS.FLAGS.AEXNOTIFY and </span>
<span id="t28_1407" class="t s9_1407">TCS.FLAGS.DBGOPTIN = 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
