#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("v0_V_address0", 14, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("v0_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("v0_V_q0", 24, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("v1_V_address0", 20, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("v1_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("v1_V_q0", 24, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("v2_V_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("v2_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("v2_V_q0", 24, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("v3_V_address0", 20, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("v3_V_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("v3_V_q0", 24, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("v4_V_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("v4_V_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("v4_V_q0", 24, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("v5_V_address0", 20, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("v5_V_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("v5_V_q0", 24, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("v6_V_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("v6_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("v6_V_q0", 24, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("v7_V_address0", 20, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("v7_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("v7_V_q0", 24, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("v8_V_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("v8_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("v8_V_q0", 24, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("v9_V_address0", 22, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("v9_V_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("v9_V_q0", 24, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("v10_V_address0", 12, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("v10_V_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("v10_V_q0", 24, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("v11_V_address0", 22, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("v11_V_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("v11_V_q0", 24, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("v12_V_address0", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("v12_V_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("v12_V_q0", 24, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("v13_address0", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("v13_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("v13_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("v14_address0", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("v14_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("v14_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("v15_address0", 10, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("v15_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("v15_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("v16_address0", 10, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("v16_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("v16_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("v17_address0", 14, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("v17_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("v17_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("v17_d0", 32, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("v17_q0", 32, hls_in, 17, "ap_memory", "mem_dout", 1),
};
const char* HLS_Design_Meta::dut_name = "top";
