#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56511782d6c0 .scope module, "flip_flop_tb" "flip_flop_tb" 2 1;
 .timescale 0 0;
v0x56511784acf0_0 .var "clk", 0 0;
v0x56511784adb0_0 .net "d_out", 0 0, v0x565117849f00_0;  1 drivers
v0x56511784ae70_0 .var "inp1", 0 0;
v0x56511784af40_0 .var "inp2", 0 0;
v0x56511784afe0_0 .net "jk_out", 0 0, v0x56511784a5f0_0;  1 drivers
v0x56511784b080_0 .var "rst", 0 0;
v0x56511784b170_0 .net "sr_out", 0 0, v0x56511784aa20_0;  1 drivers
v0x56511784b210_0 .net "t_out", 0 0, v0x56511781b280_0;  1 drivers
S_0x56511782d850 .scope module, "U0" "t_flip_flop" 2 25, 3 1 0, S_0x56511782d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "t";
    .port_info 3 /OUTPUT 1 "q";
v0x56511781cb00_0 .net "clk", 0 0, v0x56511784acf0_0;  1 drivers
v0x56511781b280_0 .var "q", 0 0;
v0x56511781b380_0 .net "rst", 0 0, v0x56511784b080_0;  1 drivers
v0x565117849a80_0 .net "t", 0 0, v0x56511784ae70_0;  1 drivers
E_0x56511782ab00/0 .event anyedge, v0x56511781b380_0;
E_0x56511782ab00/1 .event posedge, v0x56511781cb00_0;
E_0x56511782ab00 .event/or E_0x56511782ab00/0, E_0x56511782ab00/1;
S_0x565117849bc0 .scope module, "U1" "d_flip_flop" 2 32, 4 1 0, S_0x56511782d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "q";
v0x565117849dc0_0 .net "clk", 0 0, v0x56511784acf0_0;  alias, 1 drivers
v0x565117849e60_0 .net "data", 0 0, v0x56511784ae70_0;  alias, 1 drivers
v0x565117849f00_0 .var "q", 0 0;
v0x565117849fa0_0 .net "rst", 0 0, v0x56511784b080_0;  alias, 1 drivers
S_0x56511784a090 .scope module, "U2" "jk_flip_flop" 2 39, 5 1 0, S_0x56511782d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "q";
v0x56511784a330_0 .net "clk", 0 0, v0x56511784acf0_0;  alias, 1 drivers
v0x56511784a440_0 .net "j", 0 0, v0x56511784ae70_0;  alias, 1 drivers
v0x56511784a550_0 .net "k", 0 0, v0x56511784af40_0;  1 drivers
v0x56511784a5f0_0 .var "q", 0 0;
E_0x56511782afe0 .event posedge, v0x56511781cb00_0;
S_0x56511784a710 .scope module, "U3" "sr_flip_flop" 2 46, 6 1 0, S_0x56511782d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0x56511784a960_0 .net "clk", 0 0, v0x56511784acf0_0;  alias, 1 drivers
v0x56511784aa20_0 .var "q", 0 0;
v0x56511784aae0_0 .net "rst", 0 0, v0x56511784af40_0;  alias, 1 drivers
v0x56511784abe0_0 .net "set", 0 0, v0x56511784ae70_0;  alias, 1 drivers
    .scope S_0x56511782d850;
T_0 ;
    %wait E_0x56511782ab00;
    %load/vec4 v0x56511781b380_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x56511781b380_0;
    %inv;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x565117849a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x56511781b280_0;
    %inv;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x56511781b280_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x56511781b280_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x565117849bc0;
T_1 ;
    %wait E_0x56511782ab00;
    %load/vec4 v0x565117849fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x565117849fa0_0;
    %inv;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x565117849e60_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x565117849f00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56511784a090;
T_2 ;
    %wait E_0x56511782afe0;
    %load/vec4 v0x56511784a440_0;
    %load/vec4 v0x56511784a550_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x56511784a5f0_0;
    %store/vec4 v0x56511784a5f0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x56511784a5f0_0;
    %store/vec4 v0x56511784a5f0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56511784a5f0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56511784a5f0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x56511784a5f0_0;
    %inv;
    %store/vec4 v0x56511784a5f0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56511784a710;
T_3 ;
    %wait E_0x56511782afe0;
    %load/vec4 v0x56511784abe0_0;
    %load/vec4 v0x56511784aae0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %load/vec4 v0x56511784aa20_0;
    %store/vec4 v0x56511784aa20_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x56511784aa20_0;
    %store/vec4 v0x56511784aa20_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56511784aa20_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56511784aa20_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x56511784aa20_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56511782d6c0;
T_4 ;
    %vpi_call 2 6 "$monitor", "Inputs=%b %b :: T=%b D=%b JK=%b SR=%b :: rst=%b", v0x56511784ae70_0, v0x56511784af40_0, v0x56511784b210_0, v0x56511784adb0_0, v0x56511784afe0_0, v0x56511784b170_0, v0x56511784b080_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x56511784af40_0, 0, 1;
    %store/vec4 v0x56511784ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56511784b080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56511784acf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56511784b080_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x56511784af40_0, 0, 1;
    %store/vec4 v0x56511784ae70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x56511784af40_0, 0, 1;
    %store/vec4 v0x56511784ae70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x56511784af40_0, 0, 1;
    %store/vec4 v0x56511784ae70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x56511784af40_0, 0, 1;
    %store/vec4 v0x56511784ae70_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 17 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x56511782d6c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x56511784acf0_0;
    %inv;
    %store/vec4 v0x56511784acf0_0, 0, 1;
    %jmp T_5.0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "flip_flop_tb.v";
    "t_flip_flop.v";
    "d_flip_flop.v";
    "jk_flip_flop.v";
    "sr_flip_flop.v";
