# NPTEL Compiler Design Week 01 Assignment Answers

Are you looking for NPTEL Compiler Design Week 01 Assignment Answers? This repository will help you find your answers and solutions for Week 01 of the **Compiler Design** course. We provide detailed solutions to help you complete your assignments efficiently.

## _Compiler Design Week 1 Nptel Assignment Answers (Jan-Apr 2025_)__

***

1\. Which phase of compiler does NOT use symbol table?

a) Code generation\
b) Syntax Analysis\
c) Lexical Analysis\
d) None of the other options

**[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)**

***

2\. Which phase of compiler is Syntax Analysis?

a) First\
b) Second\
c) Third\
d) None of the mentioned

**[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)**

***

3\. Output of the syntax analysis is called

a) Parse tree\
b) Keyword tree\
c) Binary tree\
d) All of the other options

**[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)**

***

4\. A peter am the language does not allow integer division operation. This is generally detected in the phase of

a) Lexical Analysis\
b) Syntax Analysis\
c) Semantic Analysis\
d) None of the other options\
\
**[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)**

***

5\. Which of these is not true about Symbol Table

a) All the labels of the instructions are symbols\
b) Table has entry for symbol name address value\
c) Perform the processing of the assembler directives\
d) Created during pass 1

**[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)**

***

6\. A compiler can check

a) Logical error\
b) Syntax error\
c) Both logical error and syntax error\
d) Not logical and syntax error

****[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)****

***

7\. Error recovery helps to

a) Report multiple errors\
b) Rectify multiple errors\
c) Both report and rectify multiple errors\
d) None of the other options

****[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)****

[****See also**  **Compiler Design Week 2 Nptel Assignment Answers****](https://progiez.com/compiler-design-week-2-nptel-assignment-answers)

***

8\. Converting a hardware description into actual circuitry is known as

a) Silicon Compilation\
b) HDL Compilation\
c) Circuit Compilation\
d) None of the other options

****[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)****

***

9\. Loops are the major targets for optimization since

a) Loop may go to infinite execution\
b) Loop body is repeated to several times\
c) Condition check takes exceedingly large time\
d) None of the other options

****[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)****

***

10\. For maximum speed of execution of target code, temporary variables be best allocated to

a) Swap space\
b) Main memory\
c) CPU registers\
d) None of the other options

****[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)****

***

11\. Intermediate code helps in

a) Program Analysis\
b) Code optimization\
c) Retargeting code\
d) Code check

****[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)****

***

12\. Output file of Lex is\_\_\_\_\_\_\_\_\_\_\_ the input file is Myfile

a) Myfile.e\
b) Myfile.yy.c\
c) Myfile.lex\
d) Myfile.obj

**[**View Answer**](https://my.progiez.com/courses/compiler-design-nptel-assignment-answers/)**

***

**_**Compiler Design Week 1 Nptel Assignment Answers**_**
