m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ2/simulation
Effd
Z0 w1600388006
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 6
Z3 d/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/simulation
Z4 8/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/ffd.vhd
Z5 F/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/ffd.vhd
l0
L4 1
VLV_R=<nK>i3fBgn_@7>T<0
!s100 Y<H0__;[UBUg[CK[n@NXB0
Z6 OV;C;2020.1;71
32
Z7 !s110 1600390492
!i10b 1
Z8 !s108 1600390492.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/ffd.vhd|
Z10 !s107 /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/ffd.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Affd_arch
R1
R2
Z13 DEx4 work 3 ffd 0 22 LV_R=<nK>i3fBgn_@7>T<0
!i122 6
l15
L14 13
VFERhZ43^X7G:H6Phm`DiU3
!s100 TbZ60]Y21=8j=XMLKzRWR2
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Effd_vhd
Z14 w1600390481
R1
R2
!i122 7
R3
Z15 8/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/simulation/ffd_VHD.vhd
Z16 F/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/simulation/ffd_VHD.vhd
l0
L4 1
VUPJI1Jg:mJ<=fdZ5C0ZIB3
!s100 7KR8M]TQ`b0S:n>Z2K5<?1
R6
32
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/simulation/ffd_VHD.vhd|
Z18 !s107 /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ5/simulation/ffd_VHD.vhd|
!i113 1
R11
R12
Abehav
R13
R1
R2
Z19 DEx4 work 7 ffd_vhd 0 22 UPJI1Jg:mJ<=fdZ5C0ZIB3
!i122 7
l24
L7 35
VdfjBYLi^F_og=2^Qk5dT32
!s100 dkZlfbN[EjzN6:B4h^:R=3
R6
32
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
