tcon_ch1_disable	,	F_1
tcon_ch1_clk	,	V_3
parent	,	V_26
"%s: Couldn't register the clock\n"	,	L_4
of_clk_add_provider	,	F_28
clk_register	,	F_27
half	,	V_15
spin_lock_init	,	F_26
tcon_ch1_is_enabled	,	F_8
hw	,	V_2
"%s Could not retrieve the parents\n"	,	L_3
of_clk_src_simple_get	,	V_52
tclk	,	V_4
clk_rate_request	,	V_22
lock	,	V_7
TCON_CH1_SCLK2_MUX_SHIFT	,	V_10
release_mem_region	,	F_33
tcon_ch1_recalc_rate	,	F_16
"%s: Couldn't register our clock provider\n"	,	L_5
hw_to_tclk	,	F_2
init	,	V_39
tcon_ch1_setup	,	F_18
clk	,	V_42
is_double	,	V_19
index	,	V_12
node	,	V_33
clk_hw_get_parent_by_index	,	F_14
pr_err	,	F_23
GFP_KERNEL	,	V_45
"clock-output-names"	,	L_1
clk_hw_get_num_parents	,	F_13
kfree	,	F_30
of_address_to_resource	,	F_32
err_unmap	,	V_44
flags	,	V_5
err_free_data	,	V_51
TCON_CH1_SCLK2_GATE_BIT	,	V_8
device_node	,	V_32
of_clk_parent_fill	,	F_24
clk_hw	,	V_1
u8	,	T_2
d	,	V_20
TCON_CH1_SCLK2_PARENTS	,	V_35
i	,	V_25
m	,	V_18
TCON_CH1_SCLK2_DIV_MASK	,	V_29
num_parents	,	V_49
EINVAL	,	V_24
CLK_SET_RATE_PARENT	,	V_50
__init	,	T_3
tcon_ch1_enable	,	F_7
best_parent_hw	,	V_28
__iomem	,	T_4
clk_unregister	,	F_29
best_rate	,	V_16
div_m	,	V_31
clk_init_data	,	V_38
of_node_full_name	,	F_21
u32	,	T_1
reg	,	V_6
tmp_rate	,	V_21
req	,	V_23
ret	,	V_43
res	,	V_41
resource	,	V_40
TCON_CH1_SCLK2_MUX_MASK	,	V_11
best_parent_rate	,	V_27
spin_unlock_irqrestore	,	F_6
tcon_ch1_ops	,	V_47
clk_name	,	V_36
ops	,	V_46
spin_lock_irqsave	,	F_3
TCON_CH1_SCLK1_GATE_BIT	,	V_9
name	,	V_37
of_property_read_string	,	F_19
parents	,	V_34
err_unregister_clk	,	V_53
iounmap	,	F_31
"%s: Could not map the clock registers\n"	,	L_2
best_m	,	V_17
tcon_ch1_determine_rate	,	F_12
parent_rate	,	V_14
rate	,	V_13
kzalloc	,	F_25
tcon_ch1_get_parent	,	F_9
of_io_request_and_map	,	F_20
clk_hw_get_rate	,	F_15
readl	,	F_4
writel	,	F_5
start	,	V_54
resource_size	,	F_34
parent_names	,	V_48
tcon_ch1_set_parent	,	F_10
tcon_ch1_calc_divider	,	F_11
TCON_CH1_SCLK1_HALF_BIT	,	V_30
tcon_ch1_set_rate	,	F_17
IS_ERR	,	F_22
