

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s'
================================================================
* Date:           Thu Sep 12 16:27:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.967 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_927_2_VITIS_LOOP_929_3  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       78|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       14|      159|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln927_1_fu_115_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln927_fu_127_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln929_fu_176_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln934_fu_165_p2        |         +|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln927_fu_109_p2       |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln929_fu_133_p2       |      icmp|   0|  0|  10|           2|           3|
    |select_ln927_1_fu_147_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln927_fu_139_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  78|          26|          24|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_c5_load                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_c6_load                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten6_load     |   9|          2|    5|         10|
    |c5_fu_62                                  |   9|          2|    4|          8|
    |c6_fu_58                                  |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_1_blk_n  |   9|          2|    1|          2|
    |indvar_flatten6_fu_66                     |   9|          2|    5|         10|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  81|         18|   25|         50|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c5_fu_62                 |  4|   0|    4|          0|
    |c6_fu_58                 |  2|   0|    2|          0|
    |indvar_flatten6_fu_66    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_1_din             |  out|  128|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_num_data_valid  |   in|    2|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_fifo_cap        |   in|    2|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_full_n          |   in|    1|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_write           |  out|    1|     ap_fifo|                  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|local_C_address0                                   |  out|    4|   ap_memory|                                             local_C|         array|
|local_C_ce0                                        |  out|    1|   ap_memory|                                             local_C|         array|
|local_C_q0                                         |   in|  128|   ap_memory|                                             local_C|         array|
+---------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

