$date
	Tue Jan 29 20:42:20 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module or1 $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module f1 $end
$var wire 1 ! c $end
$var wire 1 & i1 $end
$var wire 1 ' i2 $end
$var wire 1 ( i3 $end
$var wire 1 ) i4 $end
$var wire 1 * i5 $end
$var wire 1 " s $end
$var wire 1 + x $end
$var wire 1 , y $end
$var wire 1 - z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
1,
1+
1*
1)
1(
1'
0&
1%
1$
1#
1"
1!
$end
#100
0!
0*
0)
1&
0'
0(
0%
0-
0$
0,
#200
1!
1*
0"
1(
1%
1-
1$
1,
0#
0+
#300
