Partition Merge report for experiment2
Mon Mar 02 14:57:51 2020
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Partition Merge Summary                                                             ;
+------------------------------------+------------------------------------------------+
; Partition Merge Status             ; Successful - Mon Mar 02 14:57:51 2020          ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Full Version ;
; Revision Name                      ; experiment2                                    ;
; Top-level Entity Name              ; experiment2                                    ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 3,586                                          ;
;     Total combinational functions  ; 2,617                                          ;
;     Dedicated logic registers      ; 2,318                                          ;
; Total registers                    ; 2318                                           ;
; Total pins                         ; 89                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 77,824                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                          ;
+---------------------------------------------------------------+--------------+-----------+----------------+-------------------+---------------------------------------------------------------+---------+
; Name                                                          ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                             ; Details ;
+---------------------------------------------------------------+--------------+-----------+----------------+-------------------+---------------------------------------------------------------+---------+
; clock_50_i_clk_in_clk                                         ; post-fitting ; connected ; Top            ; post-synthesis    ; clock_50_i_clk_in_clk                                         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[0]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[0]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[0]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[0]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[10]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[10]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[10]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[10]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[11]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[11]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[11]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[11]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[12]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[12]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[12]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[12]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[13]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[13]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[13]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[13]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[14]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[14]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[14]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[14]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[15]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[15]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[15]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[15]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[1]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[1]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[1]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[1]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[2]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[2]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[2]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[2]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[3]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[3]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[3]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[3]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[4]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[4]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[4]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[4]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[5]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[5]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[5]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[5]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[6]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[6]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[6]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[6]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[7]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[7]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[7]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[7]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[8]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[8]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[8]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[8]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[9]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[9]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|max[9]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|max[9]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[0]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[0]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[0]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[0]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[10]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[10]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[10]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[10]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[11]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[11]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[11]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[11]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[12]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[12]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[12]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[12]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[13]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[13]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[13]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[13]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[14]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[14]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[14]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[14]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[15]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[15]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[15]         ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[15]         ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[1]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[1]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[1]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[1]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[2]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[2]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[2]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[2]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[3]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[3]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[3]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[3]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[4]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[4]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[4]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[4]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[5]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[5]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[5]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[5]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[6]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[6]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[6]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[6]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[7]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[7]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[7]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[7]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[8]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[8]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[8]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[8]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[9]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[9]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|min[9]          ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|min[9]          ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[0] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[0] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[0] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[0] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[1] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[1] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[1] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[1] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[2] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[2] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[2] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[2] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[3] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[3] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[3] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[3] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[4] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[4] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[4] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[4] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[5] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[5] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[5] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[5] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[6] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[6] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[6] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[6] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[7] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[7] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[7] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[7] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[8] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[8] ; N/A     ;
; custom_dram_component:custom_dram_component_0|read_address[8] ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|read_address[8] ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[0]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[0]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[0]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[0]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[10]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[10]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[10]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[10]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[11]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[11]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[11]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[11]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[12]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[12]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[12]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[12]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[13]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[13]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[13]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[13]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[14]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[14]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[14]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[14]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[15]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[15]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[15]    ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[15]    ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[1]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[1]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[1]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[1]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[2]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[2]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[2]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[2]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[3]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[3]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[3]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[3]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[4]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[4]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[4]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[4]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[5]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[5]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[5]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[5]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[6]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[6]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[6]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[6]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[7]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[7]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[7]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[7]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[8]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[8]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[8]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[8]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[9]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[9]     ; N/A     ;
; custom_dram_component:custom_dram_component_0|readdata[9]     ; post-fitting ; connected ; Top            ; post-synthesis    ; custom_dram_component:custom_dram_component_0|readdata[9]     ; N/A     ;
+---------------------------------------------------------------+--------------+-----------+----------------+-------------------+---------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 2280  ; 184              ; 1122                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 2007  ; 174              ; 436                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 952   ; 71               ; 231                            ; 0                              ;
;     -- 3 input functions                    ; 611   ; 82               ; 127                            ; 0                              ;
;     -- <=2 input functions                  ; 444   ; 21               ; 78                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 1730  ; 169              ; 387                            ; 0                              ;
;     -- arithmetic mode                      ; 277   ; 5                ; 49                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 1255  ; 109              ; 954                            ; 0                              ;
;     -- Dedicated logic registers            ; 1255  ; 109              ; 954                            ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 89    ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 19456 ; 0                ; 58368                          ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 268   ; 172              ; 1366                           ; 0                              ;
;     -- Registered Input Connections         ; 132   ; 117              ; 1091                           ; 0                              ;
;     -- Output Connections                   ; 1444  ; 361              ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 118   ; 360              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 14821 ; 1309             ; 5589                           ; 0                              ;
;     -- Registered Connections               ; 7109  ; 970              ; 4184                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 192   ; 334              ; 1186                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 334   ; 18               ; 181                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1186  ; 181              ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 63    ; 38               ; 171                            ; 0                              ;
;     -- Output Ports                         ; 57    ; 54               ; 124                            ; 0                              ;
;     -- Bidir Ports                          ; 16    ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 119                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 44               ; 1                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 16               ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 0                ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 1                ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 26               ; 115                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                              ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 3,586                 ;
;                                             ;                       ;
; Total combinational functions               ; 2617                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 1254                  ;
;     -- 3 input functions                    ; 820                   ;
;     -- <=2 input functions                  ; 543                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 2286                  ;
;     -- arithmetic mode                      ; 331                   ;
;                                             ;                       ;
; Total registers                             ; 2318                  ;
;     -- Dedicated logic registers            ; 2318                  ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 89                    ;
; Total memory bits                           ; 77824                 ;
; Maximum fan-out node                        ; clock_50_i_clk_in_clk ;
; Maximum fan-out                             ; 1943                  ;
; Total fan-out                               ; 19881                 ;
; Average fan-out                             ; 3.81                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_vv62:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                          ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; experiment2_cpu_0_ociram_default_contents.mif ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; experiment2_cpu_0_rf_ram_a.mif                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; experiment2_cpu_0_rf_ram_b.mif                ;
; experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                          ;
; experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1|ALTSYNCRAM                                                                                                                                       ; AUTO ; True Dual Port   ; 1024         ; 57           ; 1024         ; 57           ; 58368 ; None                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Partition Merge
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Mar 02 14:57:50 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off experiment2 -c experiment2 --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3952 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3673 logic cells
    Info (21064): Implemented 185 RAM segments
Info: Quartus II 32-bit Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 372 megabytes
    Info: Processing ended: Mon Mar 02 14:57:51 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


