{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514125243812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514125243812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 22:20:43 2017 " "Processing started: Sun Dec 24 22:20:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514125243812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514125243812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snake_fpga -c Snake_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snake_fpga -c Snake_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514125243812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1514125244156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keypad.v(18) " "Verilog HDL information at keypad.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "keypad.v" "" { Text "Z:/Dev/verilog_snake/keypad.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514125244234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad4x4 " "Found entity 1: keypad4x4" {  } { { "keypad.v" "" { Text "Z:/Dev/verilog_snake/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125244234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125244234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "row Row snake.v(5) " "Verilog HDL Declaration information at snake.v(5): object \"row\" differs only in case from object \"Row\" in the same scope" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514125244250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "col Col snake.v(6) " "Verilog HDL Declaration information at snake.v(6): object \"col\" differs only in case from object \"Col\" in the same scope" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514125244250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led snake.v(48) " "Verilog HDL Declaration information at snake.v(48): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1514125244250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_ram " "Found entity 1: snake_ram" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125244250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125244250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_800_600 " "Found entity 1: vga_800_600" {  } { { "vga.v" "" { Text "Z:/Dev/verilog_snake/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125244265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125244265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8.v 1 1 " "Found 1 design units, including 1 entities, in source file led8.v" { { "Info" "ISGN_ENTITY_NAME" "1 led8 " "Found entity 1: led8" {  } { { "led8.v" "" { Text "Z:/Dev/verilog_snake/led8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125244281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125244281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr8_11d.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr8_11d.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8_11D " "Found entity 1: LFSR8_11D" {  } { { "LFSR8_11D.v" "" { Text "Z:/Dev/verilog_snake/LFSR8_11D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125244297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125244297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "Z:/Dev/verilog_snake/vram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125244312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125244312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_ram " "Elaborating entity \"snake_ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514125244437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 snake.v(122) " "Verilog HDL assignment warning at snake.v(122): truncated value with size 32 to match size of target (5)" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514125244453 "|snake_ram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Light snake.v(18) " "Output port \"Light\" at snake.v(18) has no driver" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1514125244453 "|snake_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram vram:vram " "Elaborating entity \"vram\" for hierarchy \"vram:vram\"" {  } { { "snake.v" "vram" { Text "Z:/Dev/verilog_snake/snake.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vram:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vram:vram\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "Z:/Dev/verilog_snake/vram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vram:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vram:vram\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "Z:/Dev/verilog_snake/vram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vram:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"vram:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244515 ""}  } { { "vram.v" "" { Text "Z:/Dev/verilog_snake/vram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514125244515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5en1 " "Found entity 1: altsyncram_5en1" {  } { { "db/altsyncram_5en1.tdf" "" { Text "Z:/Dev/verilog_snake/db/altsyncram_5en1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125244593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125244593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5en1 vram:vram\|altsyncram:altsyncram_component\|altsyncram_5en1:auto_generated " "Elaborating entity \"altsyncram_5en1\" for hierarchy \"vram:vram\|altsyncram:altsyncram_component\|altsyncram_5en1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad4x4 keypad4x4:key " "Elaborating entity \"keypad4x4\" for hierarchy \"keypad4x4:key\"" {  } { { "snake.v" "key" { Text "Z:/Dev/verilog_snake/snake.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led8 led8:led " "Elaborating entity \"led8\" for hierarchy \"led8:led\"" {  } { { "snake.v" "led" { Text "Z:/Dev/verilog_snake/snake.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR8_11D LFSR8_11D:LFSR8_11D " "Elaborating entity \"LFSR8_11D\" for hierarchy \"LFSR8_11D:LFSR8_11D\"" {  } { { "snake.v" "LFSR8_11D" { Text "Z:/Dev/verilog_snake/snake.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_800_600 vga_800_600:video " "Elaborating entity \"vga_800_600\" for hierarchy \"vga_800_600:video\"" {  } { { "snake.v" "video" { Text "Z:/Dev/verilog_snake/snake.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125244640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vga.v(46) " "Verilog HDL assignment warning at vga.v(46): truncated value with size 11 to match size of target (10)" {  } { { "vga.v" "" { Text "Z:/Dev/verilog_snake/vga.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514125244640 "|snake_ram|vga_800_600:video"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "snake.v" "Mult1" { Text "Z:/Dev/verilog_snake/snake.v" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125245156 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "snake.v" "Mult0" { Text "Z:/Dev/verilog_snake/snake.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125245156 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "snake.v" "Mult3" { Text "Z:/Dev/verilog_snake/snake.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125245156 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "snake.v" "Mult2" { Text "Z:/Dev/verilog_snake/snake.v" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125245156 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1514125245156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245203 ""}  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514125245203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "Z:/Dev/verilog_snake/db/add_sub_2eh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514125245422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514125245422 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514125245531 ""}  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514125245531 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga.v" "" { Text "Z:/Dev/verilog_snake/vga.v" 3 -1 0 } } { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 35 -1 0 } } { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 85 -1 0 } } { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 156 -1 0 } } { "LFSR8_11D.v" "" { Text "Z:/Dev/verilog_snake/LFSR8_11D.v" 13 -1 0 } } { "LFSR8_11D.v" "" { Text "Z:/Dev/verilog_snake/LFSR8_11D.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1514125245828 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1514125245828 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDOut\[7\] GND " "Pin \"LEDOut\[7\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|LEDOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[0\] GND " "Pin \"Light\[0\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[1\] GND " "Pin \"Light\[1\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[2\] GND " "Pin \"Light\[2\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[3\] GND " "Pin \"Light\[3\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[4\] GND " "Pin \"Light\[4\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[5\] GND " "Pin \"Light\[5\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[6\] GND " "Pin \"Light\[6\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Light\[7\] GND " "Pin \"Light\[7\]\" is stuck at GND" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514125246032 "|snake_ram|Light[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514125246032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514125246156 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514125246531 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~0 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125246531 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~2 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125246531 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~4 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125246531 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~6 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125246531 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~8 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_2eh:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125246531 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1514125246531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Dev/verilog_snake/output_files/Snake_fpga.map.smsg " "Generated suppressed messages file Z:/Dev/verilog_snake/output_files/Snake_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514125246609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514125246859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125246859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_brick " "No output dependent on input pin \"sw_brick\"" {  } { { "snake.v" "" { Text "Z:/Dev/verilog_snake/snake.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514125246984 "|snake_ram|sw_brick"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1514125246984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514125246984 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514125246984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "472 " "Implemented 472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514125246984 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1514125246984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514125246984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514125247031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 22:20:47 2017 " "Processing ended: Sun Dec 24 22:20:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514125247031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514125247031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514125247031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514125247031 ""}
