
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041918                       # Number of seconds simulated
sim_ticks                                 41918435000                       # Number of ticks simulated
final_tick                               8877032495500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123579                       # Simulator instruction rate (inst/s)
host_op_rate                                   164198                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51802183                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221156                       # Number of bytes of host memory used
host_seconds                                   809.20                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             10176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1188288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1198464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        10176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10176                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       202240                       # Number of bytes written to this memory
system.physmem.bytes_written::total            202240                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                159                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18567                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18726                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3160                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3160                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               242757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             28347623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28590380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          242757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             242757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4824608                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4824608                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4824608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              242757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            28347623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33414988                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14620                       # number of replacements
system.l2.tagsinuse                       3952.409347                       # Cycle average of tags in use
system.l2.total_refs                           839452                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18712                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.861693                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8871783827000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           105.357007                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              17.836270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3829.216069                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025722                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.004355                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.934867                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.964944                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    2                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               680998                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  681000                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           160078                       # number of Writeback hits
system.l2.Writeback_hits::total                160078                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              24681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24681                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                705679                       # number of demand (read+write) hits
system.l2.demand_hits::total                   705681                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data               705679                       # number of overall hits
system.l2.overall_hits::total                  705681                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                159                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18089                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18248                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 478                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 159                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18567                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18726                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                159                       # number of overall misses
system.l2.overall_misses::cpu.data              18567                       # number of overall misses
system.l2.overall_misses::total                 18726                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      8562000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    947362500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       955924500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     24992000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24992000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       8562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     972354500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        980916500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      8562000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    972354500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       980916500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           699087                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              699248                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       160078                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            160078                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25159                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            724246                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724407                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           724246                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724407                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.987578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.026097                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018999                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.987578                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.025636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025850                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.987578                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.025636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025850                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53849.056604                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52372.298082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52385.165498                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52284.518828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52284.518828                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53849.056604                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52370.038240                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52382.596390                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53849.056604                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52370.038240                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52382.596390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3160                       # number of writebacks
system.l2.writebacks::total                      3160                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           159                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18248                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            478                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18726                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      6625000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    728010500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    734635500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19217500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      6625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    747228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    753853000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      6625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    747228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    753853000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.987578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.026097                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.018999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018999                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.987578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.025636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.987578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.025636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025850                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40246.033501                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40258.411881                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40203.974895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40203.974895                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40244.950719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40257.022322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40244.950719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40257.022322                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 6562586                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6562586                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            192098                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4869108                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4856426                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.739542                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         83836870                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9772020                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      108860323                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6562586                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4856426                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      41671204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2905271                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               29522610                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   9655739                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 37036                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           83678259                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.736490                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.882304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 43182113     51.60%     51.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1944369      2.32%     53.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2971720      3.55%     57.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4901577      5.86%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 30678480     36.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             83678259                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.078278                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.298478                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16333532                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              24277011                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  37841492                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2513810                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2712412                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              144821087                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2712412                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20773670                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8120977                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35604319                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              16466879                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              144251889                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               12454017                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1158981                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents              836                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           167856556                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             377645398                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        136599908                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         241045490                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629899                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 14226490                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  23670367                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23463216                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4751308                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2937840                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           281720                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  143340004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  13                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 137205692                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1590338                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10452619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     17220858                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      83678259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.639681                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.984057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10795089     12.90%     12.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27253303     32.57%     45.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28321723     33.85%     79.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15923633     19.03%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1384511      1.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        83678259                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  142795      0.38%      0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              37270882     99.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15862      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47143544     34.36%     34.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     34.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     34.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            62622093     45.64%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22737514     16.57%     96.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4686679      3.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              137205692                       # Type of FU issued
system.cpu.iq.rate                           1.636579                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37413677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.272683                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          193035815                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          62653256                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     53933637                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           204057840                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           91140025                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     83078317                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               54141183                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120462324                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           613677                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1272149                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          645                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       146036                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           306                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2712412                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3596690                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                131081                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           143340017                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             18958                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23463216                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4751308                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  92719                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   876                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            645                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         107532                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86246                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               193778                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             137137774                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22697635                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             67915                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     27383078                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5993068                       # Number of branches executed
system.cpu.iew.exec_stores                    4685443                       # Number of stores executed
system.cpu.iew.exec_rate                     1.635769                       # Inst execution rate
system.cpu.iew.wb_sent                      137034029                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     137011954                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 111812535                       # num instructions producing a value
system.cpu.iew.wb_consumers                 207495724                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.634268                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.538867                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10471282                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            192098                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     80965847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.641052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.529030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25416480     31.39%     31.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19623742     24.24%     55.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13051883     16.12%     71.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4353346      5.38%     77.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18520396     22.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     80965847                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              18520396                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    205785863                       # The number of ROB reads
system.cpu.rob.rob_writes                   289394389                       # The number of ROB writes
system.cpu.timesIdled                            4767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          158611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.838369                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.838369                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.192793                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.192793                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                154588985                       # number of integer regfile reads
system.cpu.int_regfile_writes                82028997                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 163756235                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 77154395                       # number of floating regfile writes
system.cpu.misc_regfile_reads                40130315                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.tagsinuse                137.439679                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9655541                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    161                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               59972.304348                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     137.439679                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.268437                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.268437                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9655541                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9655541                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9655541                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9655541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9655541                       # number of overall hits
system.cpu.icache.overall_hits::total         9655541                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           198                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          198                       # number of overall misses
system.cpu.icache.overall_misses::total           198                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     10696500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10696500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     10696500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10696500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     10696500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10696500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9655739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9655739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9655739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9655739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9655739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9655739                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54022.727273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54022.727273                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54022.727273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54022.727273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54022.727273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54022.727273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8745000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8745000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8745000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8745000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54316.770186                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54316.770186                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54316.770186                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54316.770186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54316.770186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54316.770186                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 723734                       # number of replacements
system.cpu.dcache.tagsinuse                511.795870                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 24997528                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 724246                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  34.515245                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835279698000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.795870                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999601                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999601                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20417809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20417809                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4579719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4579719                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      24997528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24997528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     24997528                       # number of overall hits
system.cpu.dcache.overall_hits::total        24997528                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1665911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1665911                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25553                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1691464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1691464                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1691464                       # number of overall misses
system.cpu.dcache.overall_misses::total       1691464                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  21651303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21651303000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    351938500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    351938500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  22003241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22003241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  22003241500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22003241500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22083720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22083720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26688992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26688992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26688992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26688992                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075436                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005549                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.063377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063377                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12996.674492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12996.674492                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13772.883810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13772.883810                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13008.400711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13008.400711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13008.400711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13008.400711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4049                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               487                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.314168                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       160078                       # number of writebacks
system.cpu.dcache.writebacks::total            160078                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       966803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       966803                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          415                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       967218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       967218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       967218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       967218                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       699108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       699108                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25138                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       724246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       724246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       724246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       724246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8471515000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8471515000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    297654000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    297654000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8769169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8769169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8769169000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8769169000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027137                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12117.605577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12117.605577                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11840.798791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11840.798791                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12107.997835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12107.997835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12107.997835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12107.997835                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
