`timescale 1ns/1ps
module mux4_tb;
    reg  a, b, c, d, sel0, sel1;
    wire y;

    mux4 dut(.a(a), .b(b), .c(c), .d(d), .sel0(sel0), .sel1(sel1), .y(y));

    initial begin
        $display(" time   a b c d  sel1 sel0 | y");
        a=0; b=1; c=0; d=1;

        sel1=0; sel0=0; #10;
        sel1=0; sel0=1; #10;
        sel1=1; sel0=0; #10;
        sel1=1; sel0=1; #10;

        $stop;
    end
endmodule
