vendor_name = ModelSim
source_file = 1, /home/pedro/projetos quartus/Processador/Disco.v
source_file = 1, /home/pedro/projetos quartus/Processador/init.txt
source_file = 1, /home/pedro/projetos quartus/Processador/Memoria.v
source_file = 1, /home/pedro/projetos quartus/Processador/ProgramCounter.v
source_file = 1, /home/pedro/projetos quartus/Processador/Registrador.v
source_file = 1, /home/pedro/projetos quartus/Processador/FlipFlopD.v
source_file = 1, /home/pedro/projetos quartus/Processador/DecodificadorInstrucoes.v
source_file = 1, /home/pedro/projetos quartus/Processador/ULA.v
source_file = 1, /home/pedro/projetos quartus/Processador/MUX2.v
source_file = 1, /home/pedro/projetos quartus/Processador/MUX4.v
source_file = 1, /home/pedro/projetos quartus/Processador/UnidadeControle.v
source_file = 1, /home/pedro/projetos quartus/Processador/CPU.v
source_file = 1, /home/pedro/projetos quartus/Processador/Complemento2SinalMag.v
source_file = 1, /home/pedro/projetos quartus/Processador/Bin2BCD.v
source_file = 1, /home/pedro/projetos quartus/Processador/BCD7seg.v
source_file = 1, /home/pedro/projetos quartus/Processador/Sinal7seg.v
source_file = 1, /home/pedro/projetos quartus/Processador/Debouncer.v
source_file = 1, /home/pedro/projetos quartus/Processador/UnidadeProcessamento.v
source_file = 1, /home/pedro/projetos quartus/Processador/CPU_lab.v
source_file = 1, /home/pedro/projetos quartus/Processador/Memoria_lab.v
source_file = 1, /home/pedro/projetos quartus/Processador/divisorFreq_100Hz.v
source_file = 1, /home/pedro/projetos quartus/Processador/divisorFreq_1kHz.v
source_file = 1, /home/pedro/projetos quartus/Processador/MemoryControl.v
source_file = 1, /home/pedro/projetos quartus/Processador/testeSTD.v
source_file = 1, /home/pedro/projetos quartus/Processador/Waveform.vwf
source_file = 1, /home/pedro/projetos quartus/Processador/Waveform1.vwf
source_file = 1, /home/pedro/projetos quartus/Processador/Waveform2.vwf
source_file = 1, /home/pedro/projetos quartus/Processador/Disco_lab.v
source_file = 1, /home/pedro/projetos quartus/Processador/divisorFreq_1MHz.v
source_file = 1, /home/pedro/projetos quartus/Processador/divisorFreq_5MHz.v
source_file = 1, /home/pedro/projetos quartus/Processador/CPU_teste.v
source_file = 1, /home/pedro/projetos quartus/Processador/Waveform3.vwf
source_file = 1, /home/pedro/projetos quartus/Processador/Waveform4.vwf
source_file = 1, /home/pedro/projetos quartus/Processador/init2.txt
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/pedro/projetos quartus/Processador/db/altsyncram_dcj1.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif
source_file = 1, /home/pedro/projetos quartus/Processador/db/decode_rsa.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/decode_k8a.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/mux_qob.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/altsyncram_ucm1.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/altsyncram_d9d1.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif
source_file = 1, /home/pedro/projetos quartus/Processador/db/decode_msa.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/decode_f8a.tdf
source_file = 1, /home/pedro/projetos quartus/Processador/db/mux_lob.tdf
design_name = CPU_teste
instance = comp, \T0~output , T0~output, CPU_teste, 1
instance = comp, \T1~output , T1~output, CPU_teste, 1
instance = comp, \T2~output , T2~output, CPU_teste, 1
instance = comp, \T3~output , T3~output, CPU_teste, 1
instance = comp, \T4~output , T4~output, CPU_teste, 1
instance = comp, \T5~output , T5~output, CPU_teste, 1
instance = comp, \T6~output , T6~output, CPU_teste, 1
instance = comp, \T7~output , T7~output, CPU_teste, 1
instance = comp, \T8~output , T8~output, CPU_teste, 1
instance = comp, \T9~output , T9~output, CPU_teste, 1
instance = comp, \waitTR~output , waitTR~output, CPU_teste, 1
instance = comp, \data_p[0]~output , data_p[0]~output, CPU_teste, 1
instance = comp, \data_p[1]~output , data_p[1]~output, CPU_teste, 1
instance = comp, \data_p[2]~output , data_p[2]~output, CPU_teste, 1
instance = comp, \data_p[3]~output , data_p[3]~output, CPU_teste, 1
instance = comp, \data_p[4]~output , data_p[4]~output, CPU_teste, 1
instance = comp, \data_p[5]~output , data_p[5]~output, CPU_teste, 1
instance = comp, \data_p[6]~output , data_p[6]~output, CPU_teste, 1
instance = comp, \data_p[7]~output , data_p[7]~output, CPU_teste, 1
instance = comp, \data_p[8]~output , data_p[8]~output, CPU_teste, 1
instance = comp, \data_p[9]~output , data_p[9]~output, CPU_teste, 1
instance = comp, \data_p[10]~output , data_p[10]~output, CPU_teste, 1
instance = comp, \data_p[11]~output , data_p[11]~output, CPU_teste, 1
instance = comp, \data_p[12]~output , data_p[12]~output, CPU_teste, 1
instance = comp, \data_p[13]~output , data_p[13]~output, CPU_teste, 1
instance = comp, \data_p[14]~output , data_p[14]~output, CPU_teste, 1
instance = comp, \data_p[15]~output , data_p[15]~output, CPU_teste, 1
instance = comp, \addr_p[0]~output , addr_p[0]~output, CPU_teste, 1
instance = comp, \addr_p[1]~output , addr_p[1]~output, CPU_teste, 1
instance = comp, \addr_p[2]~output , addr_p[2]~output, CPU_teste, 1
instance = comp, \addr_p[3]~output , addr_p[3]~output, CPU_teste, 1
instance = comp, \addr_p[4]~output , addr_p[4]~output, CPU_teste, 1
instance = comp, \addr_p[5]~output , addr_p[5]~output, CPU_teste, 1
instance = comp, \addr_p[6]~output , addr_p[6]~output, CPU_teste, 1
instance = comp, \addr_p[7]~output , addr_p[7]~output, CPU_teste, 1
instance = comp, \addr_p[8]~output , addr_p[8]~output, CPU_teste, 1
instance = comp, \addr_p[9]~output , addr_p[9]~output, CPU_teste, 1
instance = comp, \addr_p[10]~output , addr_p[10]~output, CPU_teste, 1
instance = comp, \addr_p[11]~output , addr_p[11]~output, CPU_teste, 1
instance = comp, \addr_p[12]~output , addr_p[12]~output, CPU_teste, 1
instance = comp, \addr_p[13]~output , addr_p[13]~output, CPU_teste, 1
instance = comp, \addr_p[14]~output , addr_p[14]~output, CPU_teste, 1
instance = comp, \addr_p[15]~output , addr_p[15]~output, CPU_teste, 1
instance = comp, \tr_p~output , tr_p~output, CPU_teste, 1
instance = comp, \qMEM[0]~output , qMEM[0]~output, CPU_teste, 1
instance = comp, \qMEM[1]~output , qMEM[1]~output, CPU_teste, 1
instance = comp, \qMEM[2]~output , qMEM[2]~output, CPU_teste, 1
instance = comp, \qMEM[3]~output , qMEM[3]~output, CPU_teste, 1
instance = comp, \qMEM[4]~output , qMEM[4]~output, CPU_teste, 1
instance = comp, \qMEM[5]~output , qMEM[5]~output, CPU_teste, 1
instance = comp, \qMEM[6]~output , qMEM[6]~output, CPU_teste, 1
instance = comp, \qMEM[7]~output , qMEM[7]~output, CPU_teste, 1
instance = comp, \qMEM[8]~output , qMEM[8]~output, CPU_teste, 1
instance = comp, \qMEM[9]~output , qMEM[9]~output, CPU_teste, 1
instance = comp, \qMEM[10]~output , qMEM[10]~output, CPU_teste, 1
instance = comp, \qMEM[11]~output , qMEM[11]~output, CPU_teste, 1
instance = comp, \qMEM[12]~output , qMEM[12]~output, CPU_teste, 1
instance = comp, \qMEM[13]~output , qMEM[13]~output, CPU_teste, 1
instance = comp, \qMEM[14]~output , qMEM[14]~output, CPU_teste, 1
instance = comp, \qMEM[15]~output , qMEM[15]~output, CPU_teste, 1
instance = comp, \qREM[0]~output , qREM[0]~output, CPU_teste, 1
instance = comp, \qREM[1]~output , qREM[1]~output, CPU_teste, 1
instance = comp, \qREM[2]~output , qREM[2]~output, CPU_teste, 1
instance = comp, \qREM[3]~output , qREM[3]~output, CPU_teste, 1
instance = comp, \qREM[4]~output , qREM[4]~output, CPU_teste, 1
instance = comp, \qREM[5]~output , qREM[5]~output, CPU_teste, 1
instance = comp, \qREM[6]~output , qREM[6]~output, CPU_teste, 1
instance = comp, \qREM[7]~output , qREM[7]~output, CPU_teste, 1
instance = comp, \qREM[8]~output , qREM[8]~output, CPU_teste, 1
instance = comp, \qREM[9]~output , qREM[9]~output, CPU_teste, 1
instance = comp, \qREM[10]~output , qREM[10]~output, CPU_teste, 1
instance = comp, \qREM[11]~output , qREM[11]~output, CPU_teste, 1
instance = comp, \qREM[12]~output , qREM[12]~output, CPU_teste, 1
instance = comp, \qREM[13]~output , qREM[13]~output, CPU_teste, 1
instance = comp, \qREM[14]~output , qREM[14]~output, CPU_teste, 1
instance = comp, \qREM[15]~output , qREM[15]~output, CPU_teste, 1
instance = comp, \trLDD~output , trLDD~output, CPU_teste, 1
instance = comp, \clk_kit~input , clk_kit~input, CPU_teste, 1
instance = comp, \clk_kit~inputclkctrl , clk_kit~inputclkctrl, CPU_teste, 1
instance = comp, \ULA|Mux4~2 , ULA|Mux4~2, CPU_teste, 1
instance = comp, \ULA|Mux6~2 , ULA|Mux6~2, CPU_teste, 1
instance = comp, \UC|RwriteAC~3 , UC|RwriteAC~3, CPU_teste, 1
instance = comp, \UC|writeOUT~0 , UC|writeOUT~0, CPU_teste, 1
instance = comp, \DECOD|Decoder0~1 , DECOD|Decoder0~1, CPU_teste, 1
instance = comp, \DECOD|Decoder0~2 , DECOD|Decoder0~2, CPU_teste, 1
instance = comp, \UC|RwritePC~2 , UC|RwritePC~2, CPU_teste, 1
instance = comp, \ULA|Mux0~0 , ULA|Mux0~0, CPU_teste, 1
instance = comp, \ULA|Add0~0 , ULA|Add0~0, CPU_teste, 1
instance = comp, \ULA|Add0~1 , ULA|Add0~1, CPU_teste, 1
instance = comp, \ULA|Add0~2 , ULA|Add0~2, CPU_teste, 1
instance = comp, \ULA|Add0~3 , ULA|Add0~3, CPU_teste, 1
instance = comp, \ULA|Mux5~0 , ULA|Mux5~0, CPU_teste, 1
instance = comp, \ULA|Mux5~1 , ULA|Mux5~1, CPU_teste, 1
instance = comp, \ULA|Add0~5 , ULA|Add0~5, CPU_teste, 1
instance = comp, \DECOD|Decoder0~0 , DECOD|Decoder0~0, CPU_teste, 1
instance = comp, \CON|estado.S6 , CON|estado.S6, CPU_teste, 1
instance = comp, \DECOD|Decoder0~10 , DECOD|Decoder0~10, CPU_teste, 1
instance = comp, \UC|RwriteAC~0 , UC|RwriteAC~0, CPU_teste, 1
instance = comp, \CON|Selector37~0 , CON|Selector37~0, CPU_teste, 1
instance = comp, \CON|Selector34~0 , CON|Selector34~0, CPU_teste, 1
instance = comp, \CON|estado.S1 , CON|estado.S1, CPU_teste, 1
instance = comp, \CON|estado.S2 , CON|estado.S2, CPU_teste, 1
instance = comp, \CON|estado.S3 , CON|estado.S3, CPU_teste, 1
instance = comp, \CON|Selector33~0 , CON|Selector33~0, CPU_teste, 1
instance = comp, \CON|Selector33~1 , CON|Selector33~1, CPU_teste, 1
instance = comp, \CON|estado.S0 , CON|estado.S0, CPU_teste, 1
instance = comp, \CON|Add1~0 , CON|Add1~0, CPU_teste, 1
instance = comp, \CON|Selector32~0 , CON|Selector32~0, CPU_teste, 1
instance = comp, \CON|WideOr2~0 , CON|WideOr2~0, CPU_teste, 1
instance = comp, \CON|count_s[0] , CON|count_s[0], CPU_teste, 1
instance = comp, \CON|Add1~2 , CON|Add1~2, CPU_teste, 1
instance = comp, \CON|Selector31~0 , CON|Selector31~0, CPU_teste, 1
instance = comp, \CON|count_s[1] , CON|count_s[1], CPU_teste, 1
instance = comp, \CON|Add1~4 , CON|Add1~4, CPU_teste, 1
instance = comp, \CON|Selector30~0 , CON|Selector30~0, CPU_teste, 1
instance = comp, \CON|count_s[2] , CON|count_s[2], CPU_teste, 1
instance = comp, \CON|Add1~6 , CON|Add1~6, CPU_teste, 1
instance = comp, \CON|Selector29~0 , CON|Selector29~0, CPU_teste, 1
instance = comp, \CON|count_s[3] , CON|count_s[3], CPU_teste, 1
instance = comp, \CON|Add1~8 , CON|Add1~8, CPU_teste, 1
instance = comp, \CON|Selector28~0 , CON|Selector28~0, CPU_teste, 1
instance = comp, \CON|count_s[4] , CON|count_s[4], CPU_teste, 1
instance = comp, \CON|Add1~10 , CON|Add1~10, CPU_teste, 1
instance = comp, \CON|Selector27~0 , CON|Selector27~0, CPU_teste, 1
instance = comp, \CON|count_s[5] , CON|count_s[5], CPU_teste, 1
instance = comp, \CON|Add1~12 , CON|Add1~12, CPU_teste, 1
instance = comp, \CON|Selector26~0 , CON|Selector26~0, CPU_teste, 1
instance = comp, \CON|count_s[6] , CON|count_s[6], CPU_teste, 1
instance = comp, \CON|Add1~14 , CON|Add1~14, CPU_teste, 1
instance = comp, \CON|Selector25~0 , CON|Selector25~0, CPU_teste, 1
instance = comp, \CON|count_s[7] , CON|count_s[7], CPU_teste, 1
instance = comp, \CON|Add1~16 , CON|Add1~16, CPU_teste, 1
instance = comp, \CON|Selector24~0 , CON|Selector24~0, CPU_teste, 1
instance = comp, \CON|count_s[8] , CON|count_s[8], CPU_teste, 1
instance = comp, \CON|Add1~18 , CON|Add1~18, CPU_teste, 1
instance = comp, \CON|Selector23~0 , CON|Selector23~0, CPU_teste, 1
instance = comp, \CON|count_s[9] , CON|count_s[9], CPU_teste, 1
instance = comp, \CON|Add1~20 , CON|Add1~20, CPU_teste, 1
instance = comp, \CON|Selector22~0 , CON|Selector22~0, CPU_teste, 1
instance = comp, \CON|count_s[10] , CON|count_s[10], CPU_teste, 1
instance = comp, \CON|Add1~22 , CON|Add1~22, CPU_teste, 1
instance = comp, \CON|Selector21~0 , CON|Selector21~0, CPU_teste, 1
instance = comp, \CON|count_s[11] , CON|count_s[11], CPU_teste, 1
instance = comp, \CON|LessThan0~2 , CON|LessThan0~2, CPU_teste, 1
instance = comp, \CON|Add1~24 , CON|Add1~24, CPU_teste, 1
instance = comp, \CON|Selector20~0 , CON|Selector20~0, CPU_teste, 1
instance = comp, \CON|count_s[12] , CON|count_s[12], CPU_teste, 1
instance = comp, \CON|Add1~26 , CON|Add1~26, CPU_teste, 1
instance = comp, \CON|Selector19~0 , CON|Selector19~0, CPU_teste, 1
instance = comp, \CON|count_s[13] , CON|count_s[13], CPU_teste, 1
instance = comp, \CON|LessThan0~1 , CON|LessThan0~1, CPU_teste, 1
instance = comp, \CON|LessThan0~0 , CON|LessThan0~0, CPU_teste, 1
instance = comp, \CON|LessThan0~3 , CON|LessThan0~3, CPU_teste, 1
instance = comp, \CON|Add0~1 , CON|Add0~1, CPU_teste, 1
instance = comp, \CON|Add0~3 , CON|Add0~3, CPU_teste, 1
instance = comp, \CON|Add0~5 , CON|Add0~5, CPU_teste, 1
instance = comp, \CON|Add0~7 , CON|Add0~7, CPU_teste, 1
instance = comp, \CON|Add0~9 , CON|Add0~9, CPU_teste, 1
instance = comp, \CON|Add0~11 , CON|Add0~11, CPU_teste, 1
instance = comp, \CON|Add0~13 , CON|Add0~13, CPU_teste, 1
instance = comp, \CON|Add0~15 , CON|Add0~15, CPU_teste, 1
instance = comp, \CON|Add0~17 , CON|Add0~17, CPU_teste, 1
instance = comp, \CON|Add0~19 , CON|Add0~19, CPU_teste, 1
instance = comp, \CON|Add0~21 , CON|Add0~21, CPU_teste, 1
instance = comp, \CON|Add0~23 , CON|Add0~23, CPU_teste, 1
instance = comp, \CON|Add0~25 , CON|Add0~25, CPU_teste, 1
instance = comp, \CON|Add0~26 , CON|Add0~26, CPU_teste, 1
instance = comp, \CON|Add0~28 , CON|Add0~28, CPU_teste, 1
instance = comp, \CON|count_p[14] , CON|count_p[14], CPU_teste, 1
instance = comp, \CON|Add0~29 , CON|Add0~29, CPU_teste, 1
instance = comp, \CON|Add0~31 , CON|Add0~31, CPU_teste, 1
instance = comp, \CON|count_p[15] , CON|count_p[15], CPU_teste, 1
instance = comp, \CON|LessThan0~4 , CON|LessThan0~4, CPU_teste, 1
instance = comp, \CON|Selector37~1 , CON|Selector37~1, CPU_teste, 1
instance = comp, \CON|estado.S4 , CON|estado.S4, CPU_teste, 1
instance = comp, \CON|estado.S5 , CON|estado.S5, CPU_teste, 1
instance = comp, \ULA|Mux15~2 , ULA|Mux15~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[36]~feeder , MEM|ram_rtl_0_bypass[36]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[36] , MEM|ram_rtl_0_bypass[36], CPU_teste, 1
instance = comp, \CON|Selector0~0 , CON|Selector0~0, CPU_teste, 1
instance = comp, \CON|r_tr_p , CON|r_tr_p, CPU_teste, 1
instance = comp, \DECOD|Decoder0~5 , DECOD|Decoder0~5, CPU_teste, 1
instance = comp, \UC|selectRDM[0]~3 , UC|selectRDM[0]~3, CPU_teste, 1
instance = comp, \MEM|ram~29 , MEM|ram~29, CPU_teste, 1
instance = comp, \UC|RwriteRDM~2 , UC|RwriteRDM~2, CPU_teste, 1
instance = comp, \UC|RwriteAC~1 , UC|RwriteAC~1, CPU_teste, 1
instance = comp, \MEM|ram~30 , MEM|ram~30, CPU_teste, 1
instance = comp, \MEM|ram~31 , MEM|ram~31, CPU_teste, 1
instance = comp, \MEM|ram~32 , MEM|ram~32, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[0] , MEM|ram_rtl_0_bypass[0], CPU_teste, 1
instance = comp, \UC|t4~1 , UC|t4~1, CPU_teste, 1
instance = comp, \UC|t3~0 , UC|t3~0, CPU_teste, 1
instance = comp, \UC|t3 , UC|t3, CPU_teste, 1
instance = comp, \DECOD|Decoder0~6 , DECOD|Decoder0~6, CPU_teste, 1
instance = comp, \UC|RwriteRDM~0 , UC|RwriteRDM~0, CPU_teste, 1
instance = comp, \UC|RwriteRDM~1 , UC|RwriteRDM~1, CPU_teste, 1
instance = comp, \UC|RwriteRDM~4 , UC|RwriteRDM~4, CPU_teste, 1
instance = comp, \UC|RwritePC~3 , UC|RwritePC~3, CPU_teste, 1
instance = comp, \UC|RwriteRDM~5 , UC|RwriteRDM~5, CPU_teste, 1
instance = comp, \UC|RwriteAC~2 , UC|RwriteAC~2, CPU_teste, 1
instance = comp, \UC|selectRDM[1]~0 , UC|selectRDM[1]~0, CPU_teste, 1
instance = comp, \UC|RwriteREM~0 , UC|RwriteREM~0, CPU_teste, 1
instance = comp, \UC|RwriteREM~1 , UC|RwriteREM~1, CPU_teste, 1
instance = comp, \UC|selectREM , UC|selectREM, CPU_teste, 1
instance = comp, \PC|counter[0]~17 , PC|counter[0]~17, CPU_teste, 1
instance = comp, \UC|writePC~2 , UC|writePC~2, CPU_teste, 1
instance = comp, \PC|counter[14]~46 , PC|counter[14]~46, CPU_teste, 1
instance = comp, \UC|RwriteRDM~7 , UC|RwriteRDM~7, CPU_teste, 1
instance = comp, \UC|got0~3 , UC|got0~3, CPU_teste, 1
instance = comp, \UC|got0~2 , UC|got0~2, CPU_teste, 1
instance = comp, \UC|got0~5 , UC|got0~5, CPU_teste, 1
instance = comp, \UC|got0~4 , UC|got0~4, CPU_teste, 1
instance = comp, \PC|counter[14]~16 , PC|counter[14]~16, CPU_teste, 1
instance = comp, \PC|counter[14]~45 , PC|counter[14]~45, CPU_teste, 1
instance = comp, \PC|counter[14]~47 , PC|counter[14]~47, CPU_teste, 1
instance = comp, \PC|counter[0] , PC|counter[0], CPU_teste, 1
instance = comp, \muxREM|q[0]~3 , muxREM|q[0]~3, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[2]~feeder , MEM|ram_rtl_0_bypass[2]~feeder, CPU_teste, 1
instance = comp, \DECOD|Decoder0~9 , DECOD|Decoder0~9, CPU_teste, 1
instance = comp, \UC|writeREM~1 , UC|writeREM~1, CPU_teste, 1
instance = comp, \UC|writeREM~0 , UC|writeREM~0, CPU_teste, 1
instance = comp, \UC|writeREM~2 , UC|writeREM~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[2] , MEM|ram_rtl_0_bypass[2], CPU_teste, 1
instance = comp, \REM|conteudo[0] , REM|conteudo[0], CPU_teste, 1
instance = comp, \MEM|ram~35 , MEM|ram~35, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[1]~feeder , MEM|ram_rtl_0_bypass[1]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[1] , MEM|ram_rtl_0_bypass[1], CPU_teste, 1
instance = comp, \PC|counter[1]~19 , PC|counter[1]~19, CPU_teste, 1
instance = comp, \PC|counter[1] , PC|counter[1], CPU_teste, 1
instance = comp, \muxREM|q[1]~4 , muxREM|q[1]~4, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[4] , MEM|ram_rtl_0_bypass[4], CPU_teste, 1
instance = comp, \REM|conteudo[1] , REM|conteudo[1], CPU_teste, 1
instance = comp, \MEM|ram~36 , MEM|ram~36, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[3]~feeder , MEM|ram_rtl_0_bypass[3]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[3] , MEM|ram_rtl_0_bypass[3], CPU_teste, 1
instance = comp, \MEM|ram~0 , MEM|ram~0, CPU_teste, 1
instance = comp, \ULA|Add0~11 , ULA|Add0~11, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[38]~feeder , MEM|ram_rtl_0_bypass[38]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[38] , MEM|ram_rtl_0_bypass[38], CPU_teste, 1
instance = comp, \CON|Selector1~0 , CON|Selector1~0, CPU_teste, 1
instance = comp, \CON|r_tr_s , CON|r_tr_s, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0 , DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1 , DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1 , MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|address_reg_b[2] , MEM|ram_rtl_1|auto_generated|address_reg_b[2], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0 , MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|address_reg_b[1] , MEM|ram_rtl_1|auto_generated|address_reg_b[1], CPU_teste, 1
instance = comp, \PC|counter[2]~21 , PC|counter[2]~21, CPU_teste, 1
instance = comp, \PC|counter[2] , PC|counter[2], CPU_teste, 1
instance = comp, \PC|counter[3]~23 , PC|counter[3]~23, CPU_teste, 1
instance = comp, \PC|counter[3] , PC|counter[3], CPU_teste, 1
instance = comp, \PC|counter[4]~25 , PC|counter[4]~25, CPU_teste, 1
instance = comp, \PC|counter[4] , PC|counter[4], CPU_teste, 1
instance = comp, \PC|counter[5]~27 , PC|counter[5]~27, CPU_teste, 1
instance = comp, \ULA|Mux10~4 , ULA|Mux10~4, CPU_teste, 1
instance = comp, \muxREM|q[13]~0 , muxREM|q[13]~0, CPU_teste, 1
instance = comp, \REM|conteudo[13] , REM|conteudo[13], CPU_teste, 1
instance = comp, \MEM|ram~28 , MEM|ram~28, CPU_teste, 1
instance = comp, \PC|counter[14]~48 , PC|counter[14]~48, CPU_teste, 1
instance = comp, \PC|counter[15]~50 , PC|counter[15]~50, CPU_teste, 1
instance = comp, \PC|counter[15] , PC|counter[15], CPU_teste, 1
instance = comp, \muxREM|q[15]~1 , muxREM|q[15]~1, CPU_teste, 1
instance = comp, \REM|conteudo[15] , REM|conteudo[15], CPU_teste, 1
instance = comp, \MEM|ram~34 , MEM|ram~34, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0, CPU_teste, 1
instance = comp, \muxREM|q[2]~5 , muxREM|q[2]~5, CPU_teste, 1
instance = comp, \REM|conteudo[2] , REM|conteudo[2], CPU_teste, 1
instance = comp, \MEM|ram~37 , MEM|ram~37, CPU_teste, 1
instance = comp, \muxREM|q[3]~6 , muxREM|q[3]~6, CPU_teste, 1
instance = comp, \REM|conteudo[3] , REM|conteudo[3], CPU_teste, 1
instance = comp, \MEM|ram~38 , MEM|ram~38, CPU_teste, 1
instance = comp, \REM|conteudo[4] , REM|conteudo[4], CPU_teste, 1
instance = comp, \MEM|ram~39 , MEM|ram~39, CPU_teste, 1
instance = comp, \muxREM|q[5]~8 , muxREM|q[5]~8, CPU_teste, 1
instance = comp, \REM|conteudo[5] , REM|conteudo[5], CPU_teste, 1
instance = comp, \MEM|ram~40 , MEM|ram~40, CPU_teste, 1
instance = comp, \muxREM|q[6]~9 , muxREM|q[6]~9, CPU_teste, 1
instance = comp, \REM|conteudo[6] , REM|conteudo[6], CPU_teste, 1
instance = comp, \MEM|ram~41 , MEM|ram~41, CPU_teste, 1
instance = comp, \ULA|Add0~8 , ULA|Add0~8, CPU_teste, 1
instance = comp, \ULA|Add0~9 , ULA|Add0~9, CPU_teste, 1
instance = comp, \ULA|Add0~10 , ULA|Add0~10, CPU_teste, 1
instance = comp, \ULA|Add0~26 , ULA|Add0~26, CPU_teste, 1
instance = comp, \ULA|Add0~28 , ULA|Add0~28, CPU_teste, 1
instance = comp, \ULA|Add0~30 , ULA|Add0~30, CPU_teste, 1
instance = comp, \ULA|Add0~32 , ULA|Add0~32, CPU_teste, 1
instance = comp, \ULA|Mux8~0 , ULA|Mux8~0, CPU_teste, 1
instance = comp, \ULA|Mux8~1 , ULA|Mux8~1, CPU_teste, 1
instance = comp, \ULA|Mux8~2 , ULA|Mux8~2, CPU_teste, 1
instance = comp, \ULA|Mux8~3 , ULA|Mux8~3, CPU_teste, 1
instance = comp, \UC|RwriteAC~4 , UC|RwriteAC~4, CPU_teste, 1
instance = comp, \UC|RwriteAC~5 , UC|RwriteAC~5, CPU_teste, 1
instance = comp, \UC|writeN~0 , UC|writeN~0, CPU_teste, 1
instance = comp, \UC|writeN~1 , UC|writeN~1, CPU_teste, 1
instance = comp, \AC|conteudo[7] , AC|conteudo[7], CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|address_reg_a[0]~feeder , DISC|disc_rtl_0|auto_generated|address_reg_a[0]~feeder, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|address_reg_a[0] , DISC|disc_rtl_0|auto_generated|address_reg_a[0], CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0 , DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0 , DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|address_reg_b[0]~feeder , MEM|ram_rtl_1|auto_generated|address_reg_b[0]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|address_reg_b[0] , MEM|ram_rtl_1|auto_generated|address_reg_b[0], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0, CPU_teste, 1
instance = comp, \muxREM|q[8]~11 , muxREM|q[8]~11, CPU_teste, 1
instance = comp, \REM|conteudo[8] , REM|conteudo[8], CPU_teste, 1
instance = comp, \MEM|ram~43 , MEM|ram~43, CPU_teste, 1
instance = comp, \muxREM|q[9]~12 , muxREM|q[9]~12, CPU_teste, 1
instance = comp, \REM|conteudo[9] , REM|conteudo[9], CPU_teste, 1
instance = comp, \MEM|ram~44 , MEM|ram~44, CPU_teste, 1
instance = comp, \muxREM|q[10]~13 , muxREM|q[10]~13, CPU_teste, 1
instance = comp, \REM|conteudo[10] , REM|conteudo[10], CPU_teste, 1
instance = comp, \MEM|ram~45 , MEM|ram~45, CPU_teste, 1
instance = comp, \muxREM|q[11]~14 , muxREM|q[11]~14, CPU_teste, 1
instance = comp, \REM|conteudo[11] , REM|conteudo[11], CPU_teste, 1
instance = comp, \MEM|ram~46 , MEM|ram~46, CPU_teste, 1
instance = comp, \muxREM|q[12]~15 , muxREM|q[12]~15, CPU_teste, 1
instance = comp, \REM|conteudo[12] , REM|conteudo[12], CPU_teste, 1
instance = comp, \MEM|ram~47 , MEM|ram~47, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a71 , MEM|ram_rtl_1|auto_generated|ram_block1a71, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a87 , MEM|ram_rtl_1|auto_generated|ram_block1a87, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45 , MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a119 , MEM|ram_rtl_1|auto_generated|ram_block1a119, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a103 , MEM|ram_rtl_1|auto_generated|ram_block1a103, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46 , MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a39 , MEM|ram_rtl_1|auto_generated|ram_block1a39, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a55 , MEM|ram_rtl_1|auto_generated|ram_block1a55, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43 , MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a23 , MEM|ram_rtl_1|auto_generated|ram_block1a23, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a7 , MEM|ram_rtl_1|auto_generated|ram_block1a7, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42 , MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44 , MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47 , MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a55 , DISC|disc_rtl_0|auto_generated|ram_block1a55, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0 , DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0 , DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a39 , DISC|disc_rtl_0|auto_generated|ram_block1a39, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14 , DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~14, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0 , DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0 , DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a23 , DISC|disc_rtl_0|auto_generated|ram_block1a23, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a7 , DISC|disc_rtl_0|auto_generated|ram_block1a7, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15 , DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~15, CPU_teste, 1
instance = comp, \MEM|ram~54 , MEM|ram~54, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[47] , MEM|ram_rtl_0_bypass[47], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[48]~feeder , MEM|ram_rtl_0_bypass[48]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[48] , MEM|ram_rtl_0_bypass[48], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|addr_store_b[1] , MEM|ram_rtl_0|auto_generated|addr_store_b[1], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 , MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|address_reg_b[1] , MEM|ram_rtl_0|auto_generated|address_reg_b[1], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|addr_store_b[0] , MEM|ram_rtl_0|auto_generated|addr_store_b[0], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 , MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|address_reg_b[0] , MEM|ram_rtl_0|auto_generated|address_reg_b[0], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] , MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|_~1 , MEM|ram_rtl_0|auto_generated|_~1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] , MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|_~2 , MEM|ram_rtl_0|auto_generated|_~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] , MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|_~0 , MEM|ram_rtl_0|auto_generated|_~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0 , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a87 , MEM|ram_rtl_0|auto_generated|ram_block1a87, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0 , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a71 , MEM|ram_rtl_0|auto_generated|ram_block1a71, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45 , MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|addr_store_b[2] , MEM|ram_rtl_0|auto_generated|addr_store_b[2], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 , MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|address_reg_b[2] , MEM|ram_rtl_0|auto_generated|address_reg_b[2], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0 , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a103 , MEM|ram_rtl_0|auto_generated|ram_block1a103, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0 , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a119 , MEM|ram_rtl_0|auto_generated|ram_block1a119, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46 , MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0 , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a55 , MEM|ram_rtl_0|auto_generated|ram_block1a55, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0 , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a39 , MEM|ram_rtl_0|auto_generated|ram_block1a39, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43 , MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w[3] , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w[3], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a7 , MEM|ram_rtl_0|auto_generated|ram_block1a7, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0 , MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a23 , MEM|ram_rtl_0|auto_generated|ram_block1a23, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42 , MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44 , MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47 , MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47, CPU_teste, 1
instance = comp, \MEM|ram~18 , MEM|ram~18, CPU_teste, 1
instance = comp, \muxRDM|Mux8~0 , muxRDM|Mux8~0, CPU_teste, 1
instance = comp, \UC|writeRDM~1 , UC|writeRDM~1, CPU_teste, 1
instance = comp, \UC|writeRDM~2 , UC|writeRDM~2, CPU_teste, 1
instance = comp, \UC|writeRDM~3 , UC|writeRDM~3, CPU_teste, 1
instance = comp, \UC|writeRDM~4 , UC|writeRDM~4, CPU_teste, 1
instance = comp, \UC|RwriteRDM~6 , UC|RwriteRDM~6, CPU_teste, 1
instance = comp, \UC|writeRDM~5 , UC|writeRDM~5, CPU_teste, 1
instance = comp, \UC|writeRDM~6 , UC|writeRDM~6, CPU_teste, 1
instance = comp, \RDM|conteudo[7] , RDM|conteudo[7], CPU_teste, 1
instance = comp, \muxREM|q[7]~10 , muxREM|q[7]~10, CPU_teste, 1
instance = comp, \REM|conteudo[7] , REM|conteudo[7], CPU_teste, 1
instance = comp, \MEM|ram~42 , MEM|ram~42, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a118 , MEM|ram_rtl_1|auto_generated|ram_block1a118, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a102 , MEM|ram_rtl_1|auto_generated|ram_block1a102, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40 , MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a70 , MEM|ram_rtl_1|auto_generated|ram_block1a70, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a86 , MEM|ram_rtl_1|auto_generated|ram_block1a86, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39 , MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a22 , MEM|ram_rtl_1|auto_generated|ram_block1a22, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a6 , MEM|ram_rtl_1|auto_generated|ram_block1a6, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36 , MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a54 , MEM|ram_rtl_1|auto_generated|ram_block1a54, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a38 , MEM|ram_rtl_1|auto_generated|ram_block1a38, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37 , MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38 , MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41 , MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a6 , DISC|disc_rtl_0|auto_generated|ram_block1a6, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a54 , DISC|disc_rtl_0|auto_generated|ram_block1a54, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a38 , DISC|disc_rtl_0|auto_generated|ram_block1a38, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12 , DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~12, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a22 , DISC|disc_rtl_0|auto_generated|ram_block1a22, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13 , DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~13, CPU_teste, 1
instance = comp, \MEM|ram~53 , MEM|ram~53, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[45] , MEM|ram_rtl_0_bypass[45], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[46]~feeder , MEM|ram_rtl_0_bypass[46]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[46] , MEM|ram_rtl_0_bypass[46], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a118 , MEM|ram_rtl_0|auto_generated|ram_block1a118, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a102 , MEM|ram_rtl_0|auto_generated|ram_block1a102, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40 , MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a70 , MEM|ram_rtl_0|auto_generated|ram_block1a70, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a86 , MEM|ram_rtl_0|auto_generated|ram_block1a86, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39 , MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a38 , MEM|ram_rtl_0|auto_generated|ram_block1a38, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a54 , MEM|ram_rtl_0|auto_generated|ram_block1a54, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37 , MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a6 , MEM|ram_rtl_0|auto_generated|ram_block1a6, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a22 , MEM|ram_rtl_0|auto_generated|ram_block1a22, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36 , MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38 , MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41 , MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41, CPU_teste, 1
instance = comp, \MEM|ram~17 , MEM|ram~17, CPU_teste, 1
instance = comp, \muxRDM|Mux9~0 , muxRDM|Mux9~0, CPU_teste, 1
instance = comp, \RDM|conteudo[6] , RDM|conteudo[6], CPU_teste, 1
instance = comp, \ULA|Mux9~0 , ULA|Mux9~0, CPU_teste, 1
instance = comp, \ULA|Mux9~1 , ULA|Mux9~1, CPU_teste, 1
instance = comp, \ULA|Mux9~2 , ULA|Mux9~2, CPU_teste, 1
instance = comp, \ULA|Mux9~3 , ULA|Mux9~3, CPU_teste, 1
instance = comp, \AC|conteudo[6] , AC|conteudo[6], CPU_teste, 1
instance = comp, \ULA|Mux10~2 , ULA|Mux10~2, CPU_teste, 1
instance = comp, \ULA|Mux10~3 , ULA|Mux10~3, CPU_teste, 1
instance = comp, \ULA|Mux10~5 , ULA|Mux10~5, CPU_teste, 1
instance = comp, \AC|conteudo[5] , AC|conteudo[5], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a117 , MEM|ram_rtl_1|auto_generated|ram_block1a117, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a101 , MEM|ram_rtl_1|auto_generated|ram_block1a101, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34 , MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a69 , MEM|ram_rtl_1|auto_generated|ram_block1a69, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a85 , MEM|ram_rtl_1|auto_generated|ram_block1a85, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33 , MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a21 , MEM|ram_rtl_1|auto_generated|ram_block1a21, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a5 , MEM|ram_rtl_1|auto_generated|ram_block1a5, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30 , MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a53 , MEM|ram_rtl_1|auto_generated|ram_block1a53, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a37 , MEM|ram_rtl_1|auto_generated|ram_block1a37, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31 , MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32 , MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35 , MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a5 , DISC|disc_rtl_0|auto_generated|ram_block1a5, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a21 , DISC|disc_rtl_0|auto_generated|ram_block1a21, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a37 , DISC|disc_rtl_0|auto_generated|ram_block1a37, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a53 , DISC|disc_rtl_0|auto_generated|ram_block1a53, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10 , DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~10, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11 , DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~11, CPU_teste, 1
instance = comp, \MEM|ram~52 , MEM|ram~52, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[43] , MEM|ram_rtl_0_bypass[43], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[44]~feeder , MEM|ram_rtl_0_bypass[44]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[44] , MEM|ram_rtl_0_bypass[44], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a69 , MEM|ram_rtl_0|auto_generated|ram_block1a69, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a85 , MEM|ram_rtl_0|auto_generated|ram_block1a85, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33 , MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a101 , MEM|ram_rtl_0|auto_generated|ram_block1a101, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a117 , MEM|ram_rtl_0|auto_generated|ram_block1a117, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34 , MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a21 , MEM|ram_rtl_0|auto_generated|ram_block1a21, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a5 , MEM|ram_rtl_0|auto_generated|ram_block1a5, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30 , MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a53 , MEM|ram_rtl_0|auto_generated|ram_block1a53, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a37 , MEM|ram_rtl_0|auto_generated|ram_block1a37, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31 , MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32 , MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35 , MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35, CPU_teste, 1
instance = comp, \MEM|ram~16 , MEM|ram~16, CPU_teste, 1
instance = comp, \muxRDM|Mux10~0 , muxRDM|Mux10~0, CPU_teste, 1
instance = comp, \RDM|conteudo[5] , RDM|conteudo[5], CPU_teste, 1
instance = comp, \PC|counter[5] , PC|counter[5], CPU_teste, 1
instance = comp, \PC|counter[6]~29 , PC|counter[6]~29, CPU_teste, 1
instance = comp, \PC|counter[6] , PC|counter[6], CPU_teste, 1
instance = comp, \PC|counter[7]~31 , PC|counter[7]~31, CPU_teste, 1
instance = comp, \PC|counter[7] , PC|counter[7], CPU_teste, 1
instance = comp, \PC|counter[8]~33 , PC|counter[8]~33, CPU_teste, 1
instance = comp, \PC|counter[8] , PC|counter[8], CPU_teste, 1
instance = comp, \PC|counter[9]~35 , PC|counter[9]~35, CPU_teste, 1
instance = comp, \PC|counter[9] , PC|counter[9], CPU_teste, 1
instance = comp, \PC|counter[10]~37 , PC|counter[10]~37, CPU_teste, 1
instance = comp, \PC|counter[10] , PC|counter[10], CPU_teste, 1
instance = comp, \PC|counter[11]~39 , PC|counter[11]~39, CPU_teste, 1
instance = comp, \PC|counter[11] , PC|counter[11], CPU_teste, 1
instance = comp, \PC|counter[12]~41 , PC|counter[12]~41, CPU_teste, 1
instance = comp, \PC|counter[12] , PC|counter[12], CPU_teste, 1
instance = comp, \PC|counter[13]~43 , PC|counter[13]~43, CPU_teste, 1
instance = comp, \PC|counter[13] , PC|counter[13], CPU_teste, 1
instance = comp, \PC|counter[14] , PC|counter[14], CPU_teste, 1
instance = comp, \muxREM|q[14]~2 , muxREM|q[14]~2, CPU_teste, 1
instance = comp, \REM|conteudo[14] , REM|conteudo[14], CPU_teste, 1
instance = comp, \MEM|ram~33 , MEM|ram~33, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 , MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a82 , MEM|ram_rtl_1|auto_generated|ram_block1a82, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a66 , MEM|ram_rtl_1|auto_generated|ram_block1a66, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15 , MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a98 , MEM|ram_rtl_1|auto_generated|ram_block1a98, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a114 , MEM|ram_rtl_1|auto_generated|ram_block1a114, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16 , MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a2 , MEM|ram_rtl_1|auto_generated|ram_block1a2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a18 , MEM|ram_rtl_1|auto_generated|ram_block1a18, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12 , MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a34 , MEM|ram_rtl_1|auto_generated|ram_block1a34, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a50 , MEM|ram_rtl_1|auto_generated|ram_block1a50, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13 , MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14 , MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17 , MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a2 , DISC|disc_rtl_0|auto_generated|ram_block1a2, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a18 , DISC|disc_rtl_0|auto_generated|ram_block1a18, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a34 , DISC|disc_rtl_0|auto_generated|ram_block1a34, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a50 , DISC|disc_rtl_0|auto_generated|ram_block1a50, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4 , DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~4, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5 , DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~5, CPU_teste, 1
instance = comp, \MEM|ram~49 , MEM|ram~49, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[37] , MEM|ram_rtl_0_bypass[37], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a114 , MEM|ram_rtl_0|auto_generated|ram_block1a114, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a98 , MEM|ram_rtl_0|auto_generated|ram_block1a98, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16 , MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a66 , MEM|ram_rtl_0|auto_generated|ram_block1a66, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a82 , MEM|ram_rtl_0|auto_generated|ram_block1a82, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15 , MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a34 , MEM|ram_rtl_0|auto_generated|ram_block1a34, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a50 , MEM|ram_rtl_0|auto_generated|ram_block1a50, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13 , MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a2 , MEM|ram_rtl_0|auto_generated|ram_block1a2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a18 , MEM|ram_rtl_0|auto_generated|ram_block1a18, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12 , MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14 , MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17 , MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17, CPU_teste, 1
instance = comp, \MEM|ram~13 , MEM|ram~13, CPU_teste, 1
instance = comp, \muxRDM|Mux13~0 , muxRDM|Mux13~0, CPU_teste, 1
instance = comp, \RDM|conteudo[2] , RDM|conteudo[2], CPU_teste, 1
instance = comp, \ULA|Mux13~0 , ULA|Mux13~0, CPU_teste, 1
instance = comp, \ULA|Mux13~1 , ULA|Mux13~1, CPU_teste, 1
instance = comp, \ULA|Add0~13 , ULA|Add0~13, CPU_teste, 1
instance = comp, \ULA|Add0~14 , ULA|Add0~14, CPU_teste, 1
instance = comp, \ULA|Add0~15 , ULA|Add0~15, CPU_teste, 1
instance = comp, \ULA|Add0~17 , ULA|Add0~17, CPU_teste, 1
instance = comp, \ULA|Add0~18 , ULA|Add0~18, CPU_teste, 1
instance = comp, \ULA|Add0~20 , ULA|Add0~20, CPU_teste, 1
instance = comp, \ULA|Add0~22 , ULA|Add0~22, CPU_teste, 1
instance = comp, \ULA|Mux13~2 , ULA|Mux13~2, CPU_teste, 1
instance = comp, \ULA|Mux13~3 , ULA|Mux13~3, CPU_teste, 1
instance = comp, \AC|conteudo[2] , AC|conteudo[2], CPU_teste, 1
instance = comp, \ULA|Mux12~0 , ULA|Mux12~0, CPU_teste, 1
instance = comp, \ULA|Mux12~1 , ULA|Mux12~1, CPU_teste, 1
instance = comp, \ULA|Add0~24 , ULA|Add0~24, CPU_teste, 1
instance = comp, \ULA|Mux12~2 , ULA|Mux12~2, CPU_teste, 1
instance = comp, \ULA|Mux12~3 , ULA|Mux12~3, CPU_teste, 1
instance = comp, \AC|conteudo[3]~feeder , AC|conteudo[3]~feeder, CPU_teste, 1
instance = comp, \AC|conteudo[3] , AC|conteudo[3], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a67 , MEM|ram_rtl_1|auto_generated|ram_block1a67, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a83 , MEM|ram_rtl_1|auto_generated|ram_block1a83, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21 , MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a99 , MEM|ram_rtl_1|auto_generated|ram_block1a99, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a115 , MEM|ram_rtl_1|auto_generated|ram_block1a115, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22 , MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a35 , MEM|ram_rtl_1|auto_generated|ram_block1a35, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a51 , MEM|ram_rtl_1|auto_generated|ram_block1a51, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19 , MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a19 , MEM|ram_rtl_1|auto_generated|ram_block1a19, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a3 , MEM|ram_rtl_1|auto_generated|ram_block1a3, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18 , MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20 , MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23 , MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a3 , DISC|disc_rtl_0|auto_generated|ram_block1a3, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a19 , DISC|disc_rtl_0|auto_generated|ram_block1a19, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a35 , DISC|disc_rtl_0|auto_generated|ram_block1a35, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a51 , DISC|disc_rtl_0|auto_generated|ram_block1a51, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6 , DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~6, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7 , DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~7, CPU_teste, 1
instance = comp, \MEM|ram~50 , MEM|ram~50, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[39] , MEM|ram_rtl_0_bypass[39], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[40]~feeder , MEM|ram_rtl_0_bypass[40]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[40] , MEM|ram_rtl_0_bypass[40], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a99 , MEM|ram_rtl_0|auto_generated|ram_block1a99, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a115 , MEM|ram_rtl_0|auto_generated|ram_block1a115, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22 , MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a83 , MEM|ram_rtl_0|auto_generated|ram_block1a83, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a67 , MEM|ram_rtl_0|auto_generated|ram_block1a67, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21 , MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a19 , MEM|ram_rtl_0|auto_generated|ram_block1a19, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a3 , MEM|ram_rtl_0|auto_generated|ram_block1a3, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18 , MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a51 , MEM|ram_rtl_0|auto_generated|ram_block1a51, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a35 , MEM|ram_rtl_0|auto_generated|ram_block1a35, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19 , MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20 , MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23 , MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23, CPU_teste, 1
instance = comp, \MEM|ram~14 , MEM|ram~14, CPU_teste, 1
instance = comp, \muxRDM|Mux12~0 , muxRDM|Mux12~0, CPU_teste, 1
instance = comp, \RDM|conteudo[3] , RDM|conteudo[3], CPU_teste, 1
instance = comp, \ULA|Add0~12 , ULA|Add0~12, CPU_teste, 1
instance = comp, \ULA|Mux11~2 , ULA|Mux11~2, CPU_teste, 1
instance = comp, \ULA|Mux11~0 , ULA|Mux11~0, CPU_teste, 1
instance = comp, \ULA|Mux11~1 , ULA|Mux11~1, CPU_teste, 1
instance = comp, \ULA|Mux11~3 , ULA|Mux11~3, CPU_teste, 1
instance = comp, \AC|conteudo[4] , AC|conteudo[4], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[42]~feeder , MEM|ram_rtl_0_bypass[42]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[42] , MEM|ram_rtl_0_bypass[42], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a68 , MEM|ram_rtl_1|auto_generated|ram_block1a68, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a84 , MEM|ram_rtl_1|auto_generated|ram_block1a84, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27 , MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a116 , MEM|ram_rtl_1|auto_generated|ram_block1a116, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a100 , MEM|ram_rtl_1|auto_generated|ram_block1a100, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28 , MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a4 , MEM|ram_rtl_1|auto_generated|ram_block1a4, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a20 , MEM|ram_rtl_1|auto_generated|ram_block1a20, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24 , MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a52 , MEM|ram_rtl_1|auto_generated|ram_block1a52, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a36 , MEM|ram_rtl_1|auto_generated|ram_block1a36, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25 , MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26 , MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29 , MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a4 , DISC|disc_rtl_0|auto_generated|ram_block1a4, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a20 , DISC|disc_rtl_0|auto_generated|ram_block1a20, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a52 , DISC|disc_rtl_0|auto_generated|ram_block1a52, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a36 , DISC|disc_rtl_0|auto_generated|ram_block1a36, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8 , DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~8, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9 , DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~9, CPU_teste, 1
instance = comp, \MEM|ram~51 , MEM|ram~51, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[41] , MEM|ram_rtl_0_bypass[41], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a116 , MEM|ram_rtl_0|auto_generated|ram_block1a116, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a100 , MEM|ram_rtl_0|auto_generated|ram_block1a100, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28 , MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a68 , MEM|ram_rtl_0|auto_generated|ram_block1a68, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a84 , MEM|ram_rtl_0|auto_generated|ram_block1a84, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27 , MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a4 , MEM|ram_rtl_0|auto_generated|ram_block1a4, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a20 , MEM|ram_rtl_0|auto_generated|ram_block1a20, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24 , MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a36 , MEM|ram_rtl_0|auto_generated|ram_block1a36, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a52 , MEM|ram_rtl_0|auto_generated|ram_block1a52, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25 , MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26 , MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29 , MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29, CPU_teste, 1
instance = comp, \MEM|ram~15 , MEM|ram~15, CPU_teste, 1
instance = comp, \muxRDM|Mux11~0 , muxRDM|Mux11~0, CPU_teste, 1
instance = comp, \RDM|conteudo[4] , RDM|conteudo[4], CPU_teste, 1
instance = comp, \muxREM|q[4]~7 , muxREM|q[4]~7, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[10]~feeder , MEM|ram_rtl_0_bypass[10]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[10] , MEM|ram_rtl_0_bypass[10], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[12]~feeder , MEM|ram_rtl_0_bypass[12]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[12] , MEM|ram_rtl_0_bypass[12], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[11] , MEM|ram_rtl_0_bypass[11], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[9]~feeder , MEM|ram_rtl_0_bypass[9]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[9] , MEM|ram_rtl_0_bypass[9], CPU_teste, 1
instance = comp, \MEM|ram~2 , MEM|ram~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[15] , MEM|ram_rtl_0_bypass[15], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[16]~feeder , MEM|ram_rtl_0_bypass[16]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[16] , MEM|ram_rtl_0_bypass[16], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[14] , MEM|ram_rtl_0_bypass[14], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[13]~feeder , MEM|ram_rtl_0_bypass[13]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[13] , MEM|ram_rtl_0_bypass[13], CPU_teste, 1
instance = comp, \MEM|ram~3 , MEM|ram~3, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[7]~feeder , MEM|ram_rtl_0_bypass[7]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[7] , MEM|ram_rtl_0_bypass[7], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[6]~feeder , MEM|ram_rtl_0_bypass[6]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[6] , MEM|ram_rtl_0_bypass[6], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[8] , MEM|ram_rtl_0_bypass[8], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[5]~feeder , MEM|ram_rtl_0_bypass[5]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[5] , MEM|ram_rtl_0_bypass[5], CPU_teste, 1
instance = comp, \MEM|ram~1 , MEM|ram~1, CPU_teste, 1
instance = comp, \MEM|ram~4 , MEM|ram~4, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[27] , MEM|ram_rtl_0_bypass[27], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[28]~feeder , MEM|ram_rtl_0_bypass[28]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[28] , MEM|ram_rtl_0_bypass[28], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[26] , MEM|ram_rtl_0_bypass[26], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[25] , MEM|ram_rtl_0_bypass[25], CPU_teste, 1
instance = comp, \MEM|ram~7 , MEM|ram~7, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[19] , MEM|ram_rtl_0_bypass[19], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[17] , MEM|ram_rtl_0_bypass[17], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[20] , MEM|ram_rtl_0_bypass[20], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[18] , MEM|ram_rtl_0_bypass[18], CPU_teste, 1
instance = comp, \MEM|ram~5 , MEM|ram~5, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[31]~feeder , MEM|ram_rtl_0_bypass[31]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[31] , MEM|ram_rtl_0_bypass[31], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[32]~feeder , MEM|ram_rtl_0_bypass[32]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[32] , MEM|ram_rtl_0_bypass[32], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[29] , MEM|ram_rtl_0_bypass[29], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[30]~feeder , MEM|ram_rtl_0_bypass[30]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[30] , MEM|ram_rtl_0_bypass[30], CPU_teste, 1
instance = comp, \MEM|ram~8 , MEM|ram~8, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[21]~feeder , MEM|ram_rtl_0_bypass[21]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[21] , MEM|ram_rtl_0_bypass[21], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[22]~feeder , MEM|ram_rtl_0_bypass[22]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[22] , MEM|ram_rtl_0_bypass[22], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[24] , MEM|ram_rtl_0_bypass[24], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[23]~feeder , MEM|ram_rtl_0_bypass[23]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[23] , MEM|ram_rtl_0_bypass[23], CPU_teste, 1
instance = comp, \MEM|ram~6 , MEM|ram~6, CPU_teste, 1
instance = comp, \MEM|ram~9 , MEM|ram~9, CPU_teste, 1
instance = comp, \MEM|ram~10 , MEM|ram~10, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a81 , MEM|ram_rtl_1|auto_generated|ram_block1a81, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a65 , MEM|ram_rtl_1|auto_generated|ram_block1a65, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9 , MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a97 , MEM|ram_rtl_1|auto_generated|ram_block1a97, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a113 , MEM|ram_rtl_1|auto_generated|ram_block1a113, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10 , MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a33 , MEM|ram_rtl_1|auto_generated|ram_block1a33, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a49 , MEM|ram_rtl_1|auto_generated|ram_block1a49, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7 , MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a17 , MEM|ram_rtl_1|auto_generated|ram_block1a17, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a1 , MEM|ram_rtl_1|auto_generated|ram_block1a1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6 , MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8 , MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11 , MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a33 , DISC|disc_rtl_0|auto_generated|ram_block1a33, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a49 , DISC|disc_rtl_0|auto_generated|ram_block1a49, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2 , DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~2, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a1 , DISC|disc_rtl_0|auto_generated|ram_block1a1, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a17 , DISC|disc_rtl_0|auto_generated|ram_block1a17, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3 , DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3, CPU_teste, 1
instance = comp, \MEM|ram~48 , MEM|ram~48, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[35] , MEM|ram_rtl_0_bypass[35], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a113 , MEM|ram_rtl_0|auto_generated|ram_block1a113, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a97 , MEM|ram_rtl_0|auto_generated|ram_block1a97, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10 , MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a65 , MEM|ram_rtl_0|auto_generated|ram_block1a65, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a81 , MEM|ram_rtl_0|auto_generated|ram_block1a81, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9 , MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a1 , MEM|ram_rtl_0|auto_generated|ram_block1a1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a17 , MEM|ram_rtl_0|auto_generated|ram_block1a17, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6 , MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a49 , MEM|ram_rtl_0|auto_generated|ram_block1a49, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a33 , MEM|ram_rtl_0|auto_generated|ram_block1a33, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7 , MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8 , MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11 , MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11, CPU_teste, 1
instance = comp, \MEM|ram~12 , MEM|ram~12, CPU_teste, 1
instance = comp, \muxRDM|Mux14~0 , muxRDM|Mux14~0, CPU_teste, 1
instance = comp, \RDM|conteudo[1] , RDM|conteudo[1], CPU_teste, 1
instance = comp, \ULA|Mux14~0 , ULA|Mux14~0, CPU_teste, 1
instance = comp, \ULA|Mux14~1 , ULA|Mux14~1, CPU_teste, 1
instance = comp, \ULA|Mux14~2 , ULA|Mux14~2, CPU_teste, 1
instance = comp, \ULA|Mux14~3 , ULA|Mux14~3, CPU_teste, 1
instance = comp, \AC|conteudo[1] , AC|conteudo[1], CPU_teste, 1
instance = comp, \ULA|Mux15~0 , ULA|Mux15~0, CPU_teste, 1
instance = comp, \ULA|Mux15~1 , ULA|Mux15~1, CPU_teste, 1
instance = comp, \ULA|Mux15~3 , ULA|Mux15~3, CPU_teste, 1
instance = comp, \AC|conteudo[0]~feeder , AC|conteudo[0]~feeder, CPU_teste, 1
instance = comp, \AC|conteudo[0] , AC|conteudo[0], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[34]~feeder , MEM|ram_rtl_0_bypass[34]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[34] , MEM|ram_rtl_0_bypass[34], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a0 , MEM|ram_rtl_1|auto_generated|ram_block1a0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a16 , MEM|ram_rtl_1|auto_generated|ram_block1a16, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0 , MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a48 , MEM|ram_rtl_1|auto_generated|ram_block1a48, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a32 , MEM|ram_rtl_1|auto_generated|ram_block1a32, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1 , MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2 , MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a80 , MEM|ram_rtl_1|auto_generated|ram_block1a80, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a64 , MEM|ram_rtl_1|auto_generated|ram_block1a64, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3 , MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a96 , MEM|ram_rtl_1|auto_generated|ram_block1a96, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a112 , MEM|ram_rtl_1|auto_generated|ram_block1a112, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4 , MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5 , MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a16 , DISC|disc_rtl_0|auto_generated|ram_block1a16, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a0 , DISC|disc_rtl_0|auto_generated|ram_block1a0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a32 , DISC|disc_rtl_0|auto_generated|ram_block1a32, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a48 , DISC|disc_rtl_0|auto_generated|ram_block1a48, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0 , DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1 , DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1, CPU_teste, 1
instance = comp, \MEM|ram~27 , MEM|ram~27, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[33] , MEM|ram_rtl_0_bypass[33], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a48 , MEM|ram_rtl_0|auto_generated|ram_block1a48, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a32 , MEM|ram_rtl_0|auto_generated|ram_block1a32, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1 , MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a16 , MEM|ram_rtl_0|auto_generated|ram_block1a16, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a0 , MEM|ram_rtl_0|auto_generated|ram_block1a0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0 , MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2 , MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a112 , MEM|ram_rtl_0|auto_generated|ram_block1a112, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a96 , MEM|ram_rtl_0|auto_generated|ram_block1a96, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4 , MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a64 , MEM|ram_rtl_0|auto_generated|ram_block1a64, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a80 , MEM|ram_rtl_0|auto_generated|ram_block1a80, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3 , MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5 , MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5, CPU_teste, 1
instance = comp, \MEM|ram~11 , MEM|ram~11, CPU_teste, 1
instance = comp, \muxRDM|Mux15~1 , muxRDM|Mux15~1, CPU_teste, 1
instance = comp, \RDM|conteudo[0] , RDM|conteudo[0], CPU_teste, 1
instance = comp, \CON|Selector18~0 , CON|Selector18~0, CPU_teste, 1
instance = comp, \CON|Selector18~1 , CON|Selector18~1, CPU_teste, 1
instance = comp, \CON|Add1~28 , CON|Add1~28, CPU_teste, 1
instance = comp, \CON|Selector18~2 , CON|Selector18~2, CPU_teste, 1
instance = comp, \CON|count_s[14] , CON|count_s[14], CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|address_reg_a[1]~feeder , DISC|disc_rtl_0|auto_generated|address_reg_a[1]~feeder, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|address_reg_a[1] , DISC|disc_rtl_0|auto_generated|address_reg_a[1], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a104 , MEM|ram_rtl_1|auto_generated|ram_block1a104, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a120 , MEM|ram_rtl_1|auto_generated|ram_block1a120, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52 , MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a72 , MEM|ram_rtl_1|auto_generated|ram_block1a72, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a88 , MEM|ram_rtl_1|auto_generated|ram_block1a88, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51 , MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a24 , MEM|ram_rtl_1|auto_generated|ram_block1a24, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a8 , MEM|ram_rtl_1|auto_generated|ram_block1a8, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48 , MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a40 , MEM|ram_rtl_1|auto_generated|ram_block1a40, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a56 , MEM|ram_rtl_1|auto_generated|ram_block1a56, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49 , MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50 , MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53 , MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a24 , DISC|disc_rtl_0|auto_generated|ram_block1a24, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a56 , DISC|disc_rtl_0|auto_generated|ram_block1a56, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a40 , DISC|disc_rtl_0|auto_generated|ram_block1a40, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16 , DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~16, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a8 , DISC|disc_rtl_0|auto_generated|ram_block1a8, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17 , DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~17, CPU_teste, 1
instance = comp, \MEM|ram~55 , MEM|ram~55, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[49] , MEM|ram_rtl_0_bypass[49], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[50]~feeder , MEM|ram_rtl_0_bypass[50]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[50] , MEM|ram_rtl_0_bypass[50], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a120 , MEM|ram_rtl_0|auto_generated|ram_block1a120, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a104 , MEM|ram_rtl_0|auto_generated|ram_block1a104, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52 , MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a72 , MEM|ram_rtl_0|auto_generated|ram_block1a72, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a88 , MEM|ram_rtl_0|auto_generated|ram_block1a88, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51 , MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a40 , MEM|ram_rtl_0|auto_generated|ram_block1a40, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a56 , MEM|ram_rtl_0|auto_generated|ram_block1a56, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49 , MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a24 , MEM|ram_rtl_0|auto_generated|ram_block1a24, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a8 , MEM|ram_rtl_0|auto_generated|ram_block1a8, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48 , MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50 , MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53 , MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53, CPU_teste, 1
instance = comp, \MEM|ram~19 , MEM|ram~19, CPU_teste, 1
instance = comp, \muxRDM|Mux7~0 , muxRDM|Mux7~0, CPU_teste, 1
instance = comp, \RDM|conteudo[8] , RDM|conteudo[8], CPU_teste, 1
instance = comp, \ULA|Mux7~0 , ULA|Mux7~0, CPU_teste, 1
instance = comp, \ULA|Mux7~1 , ULA|Mux7~1, CPU_teste, 1
instance = comp, \ULA|Add0~7 , ULA|Add0~7, CPU_teste, 1
instance = comp, \ULA|Add0~34 , ULA|Add0~34, CPU_teste, 1
instance = comp, \ULA|Mux7~2 , ULA|Mux7~2, CPU_teste, 1
instance = comp, \ULA|Mux7~3 , ULA|Mux7~3, CPU_teste, 1
instance = comp, \AC|conteudo[8] , AC|conteudo[8], CPU_teste, 1
instance = comp, \ULA|Add0~36 , ULA|Add0~36, CPU_teste, 1
instance = comp, \ULA|Add0~38 , ULA|Add0~38, CPU_teste, 1
instance = comp, \ULA|Mux5~2 , ULA|Mux5~2, CPU_teste, 1
instance = comp, \ULA|Mux5~3 , ULA|Mux5~3, CPU_teste, 1
instance = comp, \AC|conteudo[10] , AC|conteudo[10], CPU_teste, 1
instance = comp, \ULA|Add0~40 , ULA|Add0~40, CPU_teste, 1
instance = comp, \ULA|Add0~42 , ULA|Add0~42, CPU_teste, 1
instance = comp, \ULA|Add0~44 , ULA|Add0~44, CPU_teste, 1
instance = comp, \ULA|Add0~46 , ULA|Add0~46, CPU_teste, 1
instance = comp, \ULA|Add0~48 , ULA|Add0~48, CPU_teste, 1
instance = comp, \ULA|Mux0~1 , ULA|Mux0~1, CPU_teste, 1
instance = comp, \ULA|Mux0~2 , ULA|Mux0~2, CPU_teste, 1
instance = comp, \ULA|Equal0~0 , ULA|Equal0~0, CPU_teste, 1
instance = comp, \ULA|Equal0~1 , ULA|Equal0~1, CPU_teste, 1
instance = comp, \ULA|Equal0~2 , ULA|Equal0~2, CPU_teste, 1
instance = comp, \ULA|Equal0~3 , ULA|Equal0~3, CPU_teste, 1
instance = comp, \ULA|Equal0~4 , ULA|Equal0~4, CPU_teste, 1
instance = comp, \ULA|Equal0~5 , ULA|Equal0~5, CPU_teste, 1
instance = comp, \ffZ|conteudo , ffZ|conteudo, CPU_teste, 1
instance = comp, \UC|writePC~0 , UC|writePC~0, CPU_teste, 1
instance = comp, \UC|always0~4 , UC|always0~4, CPU_teste, 1
instance = comp, \UC|always0~5 , UC|always0~5, CPU_teste, 1
instance = comp, \UC|t2~0 , UC|t2~0, CPU_teste, 1
instance = comp, \UC|t2~1 , UC|t2~1, CPU_teste, 1
instance = comp, \UC|t2 , UC|t2, CPU_teste, 1
instance = comp, \UC|t7~1 , UC|t7~1, CPU_teste, 1
instance = comp, \UC|t7~0 , UC|t7~0, CPU_teste, 1
instance = comp, \UC|t8~0 , UC|t8~0, CPU_teste, 1
instance = comp, \UC|t8 , UC|t8, CPU_teste, 1
instance = comp, \UC|selectRDM[0]~1 , UC|selectRDM[0]~1, CPU_teste, 1
instance = comp, \UC|selectRDM[0]~2 , UC|selectRDM[0]~2, CPU_teste, 1
instance = comp, \muxRDM|Mux15~0 , muxRDM|Mux15~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[60]~feeder , MEM|ram_rtl_0_bypass[60]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[60] , MEM|ram_rtl_0_bypass[60], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a29 , MEM|ram_rtl_1|auto_generated|ram_block1a29, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a13 , MEM|ram_rtl_1|auto_generated|ram_block1a13, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78 , MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a61 , MEM|ram_rtl_1|auto_generated|ram_block1a61, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a45 , MEM|ram_rtl_1|auto_generated|ram_block1a45, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79 , MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80 , MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a77 , MEM|ram_rtl_1|auto_generated|ram_block1a77, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a93 , MEM|ram_rtl_1|auto_generated|ram_block1a93, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81 , MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a109 , MEM|ram_rtl_1|auto_generated|ram_block1a109, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a125 , MEM|ram_rtl_1|auto_generated|ram_block1a125, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82 , MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83 , MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a29 , DISC|disc_rtl_0|auto_generated|ram_block1a29, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a13 , DISC|disc_rtl_0|auto_generated|ram_block1a13, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a61 , DISC|disc_rtl_0|auto_generated|ram_block1a61, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a45 , DISC|disc_rtl_0|auto_generated|ram_block1a45, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26 , DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~26, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27 , DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~27, CPU_teste, 1
instance = comp, \MEM|ram~60 , MEM|ram~60, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[59] , MEM|ram_rtl_0_bypass[59], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a93 , MEM|ram_rtl_0|auto_generated|ram_block1a93, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a77 , MEM|ram_rtl_0|auto_generated|ram_block1a77, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81 , MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a109 , MEM|ram_rtl_0|auto_generated|ram_block1a109, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a125 , MEM|ram_rtl_0|auto_generated|ram_block1a125, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82 , MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a61 , MEM|ram_rtl_0|auto_generated|ram_block1a61, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a45 , MEM|ram_rtl_0|auto_generated|ram_block1a45, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79 , MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a29 , MEM|ram_rtl_0|auto_generated|ram_block1a29, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a13 , MEM|ram_rtl_0|auto_generated|ram_block1a13, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78 , MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80 , MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83 , MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83, CPU_teste, 1
instance = comp, \MEM|ram~24 , MEM|ram~24, CPU_teste, 1
instance = comp, \muxRDM|Mux2~0 , muxRDM|Mux2~0, CPU_teste, 1
instance = comp, \RDM|conteudo[13] , RDM|conteudo[13], CPU_teste, 1
instance = comp, \RI|conteudo[13] , RI|conteudo[13], CPU_teste, 1
instance = comp, \UC|RopULA~1 , UC|RopULA~1, CPU_teste, 1
instance = comp, \UC|opULA[0]~0 , UC|opULA[0]~0, CPU_teste, 1
instance = comp, \ULA|Add0~6 , ULA|Add0~6, CPU_teste, 1
instance = comp, \ULA|Mux6~0 , ULA|Mux6~0, CPU_teste, 1
instance = comp, \ULA|Mux6~1 , ULA|Mux6~1, CPU_teste, 1
instance = comp, \ULA|Mux6~3 , ULA|Mux6~3, CPU_teste, 1
instance = comp, \AC|conteudo[9] , AC|conteudo[9], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[52]~feeder , MEM|ram_rtl_0_bypass[52]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[52] , MEM|ram_rtl_0_bypass[52], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a121 , MEM|ram_rtl_1|auto_generated|ram_block1a121, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a105 , MEM|ram_rtl_1|auto_generated|ram_block1a105, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58 , MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a89 , MEM|ram_rtl_1|auto_generated|ram_block1a89, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a73 , MEM|ram_rtl_1|auto_generated|ram_block1a73, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57 , MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a41 , MEM|ram_rtl_1|auto_generated|ram_block1a41, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a57 , MEM|ram_rtl_1|auto_generated|ram_block1a57, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55 , MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a9 , MEM|ram_rtl_1|auto_generated|ram_block1a9, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a25 , MEM|ram_rtl_1|auto_generated|ram_block1a25, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54 , MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56 , MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59 , MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a25 , DISC|disc_rtl_0|auto_generated|ram_block1a25, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a9 , DISC|disc_rtl_0|auto_generated|ram_block1a9, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a57 , DISC|disc_rtl_0|auto_generated|ram_block1a57, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a41 , DISC|disc_rtl_0|auto_generated|ram_block1a41, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18 , DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~18, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19 , DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~19, CPU_teste, 1
instance = comp, \MEM|ram~56 , MEM|ram~56, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[51] , MEM|ram_rtl_0_bypass[51], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a121 , MEM|ram_rtl_0|auto_generated|ram_block1a121, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a105 , MEM|ram_rtl_0|auto_generated|ram_block1a105, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58 , MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a73 , MEM|ram_rtl_0|auto_generated|ram_block1a73, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a89 , MEM|ram_rtl_0|auto_generated|ram_block1a89, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57 , MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a41 , MEM|ram_rtl_0|auto_generated|ram_block1a41, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a57 , MEM|ram_rtl_0|auto_generated|ram_block1a57, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55 , MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a25 , MEM|ram_rtl_0|auto_generated|ram_block1a25, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a9 , MEM|ram_rtl_0|auto_generated|ram_block1a9, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54 , MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56 , MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59 , MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59, CPU_teste, 1
instance = comp, \MEM|ram~20 , MEM|ram~20, CPU_teste, 1
instance = comp, \muxRDM|Mux6~0 , muxRDM|Mux6~0, CPU_teste, 1
instance = comp, \RDM|conteudo[9] , RDM|conteudo[9], CPU_teste, 1
instance = comp, \RI|conteudo[9] , RI|conteudo[9], CPU_teste, 1
instance = comp, \UC|RopULA~0 , UC|RopULA~0, CPU_teste, 1
instance = comp, \ULA|Add0~4 , ULA|Add0~4, CPU_teste, 1
instance = comp, \ULA|Mux4~0 , ULA|Mux4~0, CPU_teste, 1
instance = comp, \ULA|Mux4~1 , ULA|Mux4~1, CPU_teste, 1
instance = comp, \ULA|Mux4~3 , ULA|Mux4~3, CPU_teste, 1
instance = comp, \AC|conteudo[11] , AC|conteudo[11], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[56]~feeder , MEM|ram_rtl_0_bypass[56]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[56] , MEM|ram_rtl_0_bypass[56], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a91 , MEM|ram_rtl_1|auto_generated|ram_block1a91, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a75 , MEM|ram_rtl_1|auto_generated|ram_block1a75, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69 , MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a43 , MEM|ram_rtl_1|auto_generated|ram_block1a43, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a59 , MEM|ram_rtl_1|auto_generated|ram_block1a59, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67 , MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a27 , MEM|ram_rtl_1|auto_generated|ram_block1a27, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a11 , MEM|ram_rtl_1|auto_generated|ram_block1a11, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66 , MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68 , MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a123 , MEM|ram_rtl_1|auto_generated|ram_block1a123, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a107 , MEM|ram_rtl_1|auto_generated|ram_block1a107, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70 , MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71 , MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a11 , DISC|disc_rtl_0|auto_generated|ram_block1a11, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a27 , DISC|disc_rtl_0|auto_generated|ram_block1a27, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a43 , DISC|disc_rtl_0|auto_generated|ram_block1a43, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a59 , DISC|disc_rtl_0|auto_generated|ram_block1a59, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22 , DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~22, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23 , DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~23, CPU_teste, 1
instance = comp, \MEM|ram~58 , MEM|ram~58, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[55]~1 , MEM|ram_rtl_0_bypass[55]~1, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[55] , MEM|ram_rtl_0_bypass[55], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a91 , MEM|ram_rtl_0|auto_generated|ram_block1a91, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a75 , MEM|ram_rtl_0|auto_generated|ram_block1a75, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69 , MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a43 , MEM|ram_rtl_0|auto_generated|ram_block1a43, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a59 , MEM|ram_rtl_0|auto_generated|ram_block1a59, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67 , MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a27 , MEM|ram_rtl_0|auto_generated|ram_block1a27, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a11 , MEM|ram_rtl_0|auto_generated|ram_block1a11, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66 , MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68 , MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a123 , MEM|ram_rtl_0|auto_generated|ram_block1a123, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a107 , MEM|ram_rtl_0|auto_generated|ram_block1a107, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70 , MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71 , MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71, CPU_teste, 1
instance = comp, \MEM|ram~22 , MEM|ram~22, CPU_teste, 1
instance = comp, \muxRDM|Mux4~0 , muxRDM|Mux4~0, CPU_teste, 1
instance = comp, \RDM|conteudo[11] , RDM|conteudo[11], CPU_teste, 1
instance = comp, \RI|conteudo[11] , RI|conteudo[11], CPU_teste, 1
instance = comp, \DECOD|Decoder0~7 , DECOD|Decoder0~7, CPU_teste, 1
instance = comp, \UC|RopULA~2 , UC|RopULA~2, CPU_teste, 1
instance = comp, \UC|opULA[0]~1 , UC|opULA[0]~1, CPU_teste, 1
instance = comp, \ULA|Mux10~0 , ULA|Mux10~0, CPU_teste, 1
instance = comp, \ULA|Mux2~2 , ULA|Mux2~2, CPU_teste, 1
instance = comp, \ULA|Mux2~0 , ULA|Mux2~0, CPU_teste, 1
instance = comp, \ULA|Mux2~1 , ULA|Mux2~1, CPU_teste, 1
instance = comp, \ULA|Mux2~3 , ULA|Mux2~3, CPU_teste, 1
instance = comp, \AC|conteudo[13] , AC|conteudo[13], CPU_teste, 1
instance = comp, \ULA|Mux3~0 , ULA|Mux3~0, CPU_teste, 1
instance = comp, \ULA|Mux3~1 , ULA|Mux3~1, CPU_teste, 1
instance = comp, \ULA|Mux3~2 , ULA|Mux3~2, CPU_teste, 1
instance = comp, \ULA|Mux3~3 , ULA|Mux3~3, CPU_teste, 1
instance = comp, \AC|conteudo[12] , AC|conteudo[12], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a76 , MEM|ram_rtl_1|auto_generated|ram_block1a76, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a92 , MEM|ram_rtl_1|auto_generated|ram_block1a92, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75 , MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a12 , MEM|ram_rtl_1|auto_generated|ram_block1a12, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a28 , MEM|ram_rtl_1|auto_generated|ram_block1a28, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72 , MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a60 , MEM|ram_rtl_1|auto_generated|ram_block1a60, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a44 , MEM|ram_rtl_1|auto_generated|ram_block1a44, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73 , MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74 , MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a108 , MEM|ram_rtl_1|auto_generated|ram_block1a108, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a124 , MEM|ram_rtl_1|auto_generated|ram_block1a124, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76 , MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77 , MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a12 , DISC|disc_rtl_0|auto_generated|ram_block1a12, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a28 , DISC|disc_rtl_0|auto_generated|ram_block1a28, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a60 , DISC|disc_rtl_0|auto_generated|ram_block1a60, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a44 , DISC|disc_rtl_0|auto_generated|ram_block1a44, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24 , DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~24, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25 , DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~25, CPU_teste, 1
instance = comp, \MEM|ram~59 , MEM|ram~59, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[57] , MEM|ram_rtl_0_bypass[57], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[58]~feeder , MEM|ram_rtl_0_bypass[58]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[58] , MEM|ram_rtl_0_bypass[58], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a44 , MEM|ram_rtl_0|auto_generated|ram_block1a44, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a60 , MEM|ram_rtl_0|auto_generated|ram_block1a60, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73 , MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a12 , MEM|ram_rtl_0|auto_generated|ram_block1a12, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a28 , MEM|ram_rtl_0|auto_generated|ram_block1a28, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72 , MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74 , MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a92 , MEM|ram_rtl_0|auto_generated|ram_block1a92, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a76 , MEM|ram_rtl_0|auto_generated|ram_block1a76, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75 , MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a108 , MEM|ram_rtl_0|auto_generated|ram_block1a108, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a124 , MEM|ram_rtl_0|auto_generated|ram_block1a124, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76 , MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77 , MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77, CPU_teste, 1
instance = comp, \MEM|ram~23 , MEM|ram~23, CPU_teste, 1
instance = comp, \muxRDM|Mux3~0 , muxRDM|Mux3~0, CPU_teste, 1
instance = comp, \RDM|conteudo[12] , RDM|conteudo[12], CPU_teste, 1
instance = comp, \RI|conteudo[12] , RI|conteudo[12], CPU_teste, 1
instance = comp, \UC|opULA[1]~2 , UC|opULA[1]~2, CPU_teste, 1
instance = comp, \UC|opULA[1]~3 , UC|opULA[1]~3, CPU_teste, 1
instance = comp, \ULA|Mux0~3 , ULA|Mux0~3, CPU_teste, 1
instance = comp, \ffN|conteudo , ffN|conteudo, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a127 , MEM|ram_rtl_1|auto_generated|ram_block1a127, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a111 , MEM|ram_rtl_1|auto_generated|ram_block1a111, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94 , MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a79 , MEM|ram_rtl_1|auto_generated|ram_block1a79, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a95 , MEM|ram_rtl_1|auto_generated|ram_block1a95, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93 , MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a15 , MEM|ram_rtl_1|auto_generated|ram_block1a15, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a31 , MEM|ram_rtl_1|auto_generated|ram_block1a31, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90 , MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a63 , MEM|ram_rtl_1|auto_generated|ram_block1a63, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a47 , MEM|ram_rtl_1|auto_generated|ram_block1a47, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91 , MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92 , MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95 , MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a15 , DISC|disc_rtl_0|auto_generated|ram_block1a15, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a31 , DISC|disc_rtl_0|auto_generated|ram_block1a31, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a47 , DISC|disc_rtl_0|auto_generated|ram_block1a47, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a63 , DISC|disc_rtl_0|auto_generated|ram_block1a63, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30 , DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~30, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31 , DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~31, CPU_teste, 1
instance = comp, \MEM|ram~62 , MEM|ram~62, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[63]~2 , MEM|ram_rtl_0_bypass[63]~2, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[63] , MEM|ram_rtl_0_bypass[63], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[64]~feeder , MEM|ram_rtl_0_bypass[64]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[64] , MEM|ram_rtl_0_bypass[64], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a95 , MEM|ram_rtl_0|auto_generated|ram_block1a95, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a79 , MEM|ram_rtl_0|auto_generated|ram_block1a79, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93 , MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a31 , MEM|ram_rtl_0|auto_generated|ram_block1a31, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a15 , MEM|ram_rtl_0|auto_generated|ram_block1a15, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90 , MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a63 , MEM|ram_rtl_0|auto_generated|ram_block1a63, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a47 , MEM|ram_rtl_0|auto_generated|ram_block1a47, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91 , MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92 , MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a127 , MEM|ram_rtl_0|auto_generated|ram_block1a127, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a111 , MEM|ram_rtl_0|auto_generated|ram_block1a111, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94 , MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95 , MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95, CPU_teste, 1
instance = comp, \MEM|ram~26 , MEM|ram~26, CPU_teste, 1
instance = comp, \muxRDM|Mux0~0 , muxRDM|Mux0~0, CPU_teste, 1
instance = comp, \RDM|conteudo[15] , RDM|conteudo[15], CPU_teste, 1
instance = comp, \RI|conteudo[15] , RI|conteudo[15], CPU_teste, 1
instance = comp, \UC|RopULA~3 , UC|RopULA~3, CPU_teste, 1
instance = comp, \UC|opULA[2] , UC|opULA[2], CPU_teste, 1
instance = comp, \ULA|Mux10~1 , ULA|Mux10~1, CPU_teste, 1
instance = comp, \ULA|Mux1~0 , ULA|Mux1~0, CPU_teste, 1
instance = comp, \ULA|Mux1~1 , ULA|Mux1~1, CPU_teste, 1
instance = comp, \ULA|Mux1~2 , ULA|Mux1~2, CPU_teste, 1
instance = comp, \ULA|Mux1~3 , ULA|Mux1~3, CPU_teste, 1
instance = comp, \AC|conteudo[14] , AC|conteudo[14], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[62]~feeder , MEM|ram_rtl_0_bypass[62]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[62] , MEM|ram_rtl_0_bypass[62], CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a126 , MEM|ram_rtl_1|auto_generated|ram_block1a126, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a110 , MEM|ram_rtl_1|auto_generated|ram_block1a110, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88 , MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a78 , MEM|ram_rtl_1|auto_generated|ram_block1a78, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a94 , MEM|ram_rtl_1|auto_generated|ram_block1a94, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87 , MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a30 , MEM|ram_rtl_1|auto_generated|ram_block1a30, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a14 , MEM|ram_rtl_1|auto_generated|ram_block1a14, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84 , MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a46 , MEM|ram_rtl_1|auto_generated|ram_block1a46, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a62 , MEM|ram_rtl_1|auto_generated|ram_block1a62, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85 , MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86 , MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89 , MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a30 , DISC|disc_rtl_0|auto_generated|ram_block1a30, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a14 , DISC|disc_rtl_0|auto_generated|ram_block1a14, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a62 , DISC|disc_rtl_0|auto_generated|ram_block1a62, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a46 , DISC|disc_rtl_0|auto_generated|ram_block1a46, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28 , DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~28, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29 , DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~29, CPU_teste, 1
instance = comp, \MEM|ram~61 , MEM|ram~61, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[61] , MEM|ram_rtl_0_bypass[61], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a78 , MEM|ram_rtl_0|auto_generated|ram_block1a78, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a94 , MEM|ram_rtl_0|auto_generated|ram_block1a94, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87 , MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a110 , MEM|ram_rtl_0|auto_generated|ram_block1a110, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a126 , MEM|ram_rtl_0|auto_generated|ram_block1a126, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88 , MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a62 , MEM|ram_rtl_0|auto_generated|ram_block1a62, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a46 , MEM|ram_rtl_0|auto_generated|ram_block1a46, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85 , MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a14 , MEM|ram_rtl_0|auto_generated|ram_block1a14, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a30 , MEM|ram_rtl_0|auto_generated|ram_block1a30, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84 , MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86 , MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89 , MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89, CPU_teste, 1
instance = comp, \MEM|ram~25 , MEM|ram~25, CPU_teste, 1
instance = comp, \muxRDM|Mux1~0 , muxRDM|Mux1~0, CPU_teste, 1
instance = comp, \RDM|conteudo[14] , RDM|conteudo[14], CPU_teste, 1
instance = comp, \RI|conteudo[14] , RI|conteudo[14], CPU_teste, 1
instance = comp, \DECOD|Decoder0~3 , DECOD|Decoder0~3, CPU_teste, 1
instance = comp, \DECOD|Decoder0~8 , DECOD|Decoder0~8, CPU_teste, 1
instance = comp, \UC|t1~0 , UC|t1~0, CPU_teste, 1
instance = comp, \UC|t1 , UC|t1, CPU_teste, 1
instance = comp, \UC|t4~2 , UC|t4~2, CPU_teste, 1
instance = comp, \UC|t4 , UC|t4, CPU_teste, 1
instance = comp, \UC|RwriteRDM~3 , UC|RwriteRDM~3, CPU_teste, 1
instance = comp, \UC|writeRDM~0 , UC|writeRDM~0, CPU_teste, 1
instance = comp, \UC|writePC~1 , UC|writePC~1, CPU_teste, 1
instance = comp, \UC|selectRDM[1]~5 , UC|selectRDM[1]~5, CPU_teste, 1
instance = comp, \UC|RselectRDM~0 , UC|RselectRDM~0, CPU_teste, 1
instance = comp, \UC|selectRDM[1]~4 , UC|selectRDM[1]~4, CPU_teste, 1
instance = comp, \UC|selectRDM[1]~6 , UC|selectRDM[1]~6, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a10 , MEM|ram_rtl_1|auto_generated|ram_block1a10, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a26 , MEM|ram_rtl_1|auto_generated|ram_block1a26, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60 , MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a42 , MEM|ram_rtl_1|auto_generated|ram_block1a42, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a58 , MEM|ram_rtl_1|auto_generated|ram_block1a58, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61 , MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62 , MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a106 , MEM|ram_rtl_1|auto_generated|ram_block1a106, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a122 , MEM|ram_rtl_1|auto_generated|ram_block1a122, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64 , MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a74 , MEM|ram_rtl_1|auto_generated|ram_block1a74, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|ram_block1a90 , MEM|ram_rtl_1|auto_generated|ram_block1a90, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63 , MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63, CPU_teste, 1
instance = comp, \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65 , MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a26 , DISC|disc_rtl_0|auto_generated|ram_block1a26, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a58 , DISC|disc_rtl_0|auto_generated|ram_block1a58, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a42 , DISC|disc_rtl_0|auto_generated|ram_block1a42, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20 , DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~20, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|ram_block1a10 , DISC|disc_rtl_0|auto_generated|ram_block1a10, CPU_teste, 1
instance = comp, \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21 , DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~21, CPU_teste, 1
instance = comp, \MEM|ram~57 , MEM|ram~57, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[53]~0 , MEM|ram_rtl_0_bypass[53]~0, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[53] , MEM|ram_rtl_0_bypass[53], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[54]~feeder , MEM|ram_rtl_0_bypass[54]~feeder, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0_bypass[54] , MEM|ram_rtl_0_bypass[54], CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a42 , MEM|ram_rtl_0|auto_generated|ram_block1a42, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a58 , MEM|ram_rtl_0|auto_generated|ram_block1a58, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61 , MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a10 , MEM|ram_rtl_0|auto_generated|ram_block1a10, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a26 , MEM|ram_rtl_0|auto_generated|ram_block1a26, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60 , MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62 , MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a74 , MEM|ram_rtl_0|auto_generated|ram_block1a74, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a90 , MEM|ram_rtl_0|auto_generated|ram_block1a90, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63 , MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a106 , MEM|ram_rtl_0|auto_generated|ram_block1a106, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|ram_block1a122 , MEM|ram_rtl_0|auto_generated|ram_block1a122, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64 , MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64, CPU_teste, 1
instance = comp, \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65 , MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65, CPU_teste, 1
instance = comp, \MEM|ram~21 , MEM|ram~21, CPU_teste, 1
instance = comp, \muxRDM|Mux5~0 , muxRDM|Mux5~0, CPU_teste, 1
instance = comp, \RDM|conteudo[10] , RDM|conteudo[10], CPU_teste, 1
instance = comp, \RI|conteudo[10] , RI|conteudo[10], CPU_teste, 1
instance = comp, \CON|estado~21 , CON|estado~21, CPU_teste, 1
instance = comp, \CON|r_waitTR~feeder , CON|r_waitTR~feeder, CPU_teste, 1
instance = comp, \CON|r_waitTR , CON|r_waitTR, CPU_teste, 1
instance = comp, \enter~input , enter~input, CPU_teste, 1
instance = comp, \UC|always0~6 , UC|always0~6, CPU_teste, 1
instance = comp, \UC|t4~0 , UC|t4~0, CPU_teste, 1
instance = comp, \UC|t9~0 , UC|t9~0, CPU_teste, 1
instance = comp, \UC|t1~1 , UC|t1~1, CPU_teste, 1
instance = comp, \UC|t5~0 , UC|t5~0, CPU_teste, 1
instance = comp, \UC|t5 , UC|t5, CPU_teste, 1
instance = comp, \UC|t6~0 , UC|t6~0, CPU_teste, 1
instance = comp, \UC|t6~1 , UC|t6~1, CPU_teste, 1
instance = comp, \UC|t6 , UC|t6, CPU_teste, 1
instance = comp, \UC|t7~2 , UC|t7~2, CPU_teste, 1
instance = comp, \UC|t7~3 , UC|t7~3, CPU_teste, 1
instance = comp, \UC|t7 , UC|t7, CPU_teste, 1
instance = comp, \UC|t9~1 , UC|t9~1, CPU_teste, 1
instance = comp, \UC|t9 , UC|t9, CPU_teste, 1
instance = comp, \DECOD|Decoder0~4 , DECOD|Decoder0~4, CPU_teste, 1
instance = comp, \UC|got0~0 , UC|got0~0, CPU_teste, 1
instance = comp, \UC|always0~0 , UC|always0~0, CPU_teste, 1
instance = comp, \UC|got0~1 , UC|got0~1, CPU_teste, 1
instance = comp, \UC|always0~1 , UC|always0~1, CPU_teste, 1
instance = comp, \UC|always0~2 , UC|always0~2, CPU_teste, 1
instance = comp, \UC|always0~3 , UC|always0~3, CPU_teste, 1
instance = comp, \UC|t0~0 , UC|t0~0, CPU_teste, 1
instance = comp, \UC|t0 , UC|t0, CPU_teste, 1
instance = comp, \UC|trLDD , UC|trLDD, CPU_teste, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
