#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 26 19:37:29 2018
# Process ID: 9672
# Current directory: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_v10_0_synth_1
# Command line: vivado.exe -log mb_test_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_test_dlmb_v10_0.tcl
# Log file: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_v10_0_synth_1/mb_test_dlmb_v10_0.vds
# Journal file: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_v10_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_test_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mb_test_dlmb_v10_0, cache-ID = 93e78d84d8a7a3a1.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 26 19:37:33 2018...
