<<<<<<< HEAD
# RISC-V Single Cycle CPU - Lab Project

## 1. Mแปฅc tiรชu

- Thiแบฟt kแบฟ vร mรด phแปng bแป xแปญ lรฝ **RISC-V Single Cycle** cรณ thแป chแบกy **testbench tแปฑ ฤแปng** (`tb_RISCV_sc2`) kiแปm tra thanh ghi, PC vร bแป nhแป qua tแปซng chu kแปณ.
- Chuแบฉn theo bรi Lab kiแบฟn trรบc mรกy tรญnh/RISC-V cฦก bแบฃn.

## 2. Cแบฅu trรบc file

.
โโโ RISCV_Single_Cycle.sv # Top-level CPU
โโโ RegisterFile.sv # Thanh ghi
โโโ DMEM.sv # Bแป nhแป dแปฏ liแปu
โโโ IMEM.sv # Bแป nhแป lแปnh
โโโ Imm_Gen.sv # Sinh tแปฉc thรฌ
โโโ ALU.sv # Khแปi tรญnh toรกn
โโโ control_unit.sv # Giแบฃi mรฃ ฤiแปu khiแปn
โโโ Branch_Comp.sv # So sรกnh nhรกnh
โโโ mem/ # Thฦฐ mแปฅc chแปฉa file hex (imem2.hex, dmem_init2.hex, ...)
โโโ README.md # File nรy

shell
Sao chรฉp
Chแปnh sแปญa

## 3. Cรกch biรชn dแปch & mรด phแปng

**Vรญ dแปฅ vแปi ModelSim hoแบทc Icarus/Verilator:**

```bash
# ModelSim (SystemVerilog)
vlog *.sv
vsim tb_RISCV_sc2

# Icarus Verilog (nแบฟu khรดng dรนng output array)
iverilog -g2012 *.sv tb_RISCV_sc2.sv -o cpu_tb
vvp cpu_tb
Chรบ รฝ:

Testbench tแปฑ ฤแปng sแบฝ gแปi $readmemh ฤแป load file imem2.hex vร dmem_init2.hex vรo IMEM vร DMEM.

Kiแปm tra kแบฟt quแบฃ bแบฑng so sรกnh vแปi file golden_output2.txt.

4. Giแบฃi thรญch kแบฟt nแปi & interface
RISCV_Single_Cycle lร module top, chแป nhแบญn clk, rst_n, xuแบฅt ra PC_out_top, Instruction_out_top.

Cรกc module con phแบฃi cรณ instance ฤรบng tรชn:

Reg_inst (register file), xuแบฅt ra registers [0:31]

DMEM_inst (data memory), xuแบฅt ra memory [0:255]

IMEM_inst (instruction memory), xuแบฅt ra memory [0:255]

Cรกc array nรy ฤแป testbench truy cแบญp kiแปm tra giรก trแป qua tแปซng chu kแปณ.

Luแปng dแปฏ liแปu cฦก bแบฃn:
PC lแบฅy lแปnh tแปซ IMEM.

Giแบฃi mรฃ trฦฐแปng rs1, rs2, rd, cรกc immediate.

ฤแปc giรก trแป tแปซ RegisterFile.

ALU thแปฑc thi phรฉp toรกn.

Truy cแบญp DMEM nแบฟu lร lแปnh load/store.

Kแบฟt quแบฃ ghi lแบกi RegisterFile.

Cแบญp nhแบญt PC (PC+4 hoแบทc PC+imm nแบฟu nhรกnh/jump).

5. Giแบฃi thรญch cรกc module
IMEM/DMEM:

Mแบฃng 256 รด, 32-bit, truy cแบญp word-address.

Testbench load dแปฏ liแปu bแบฑng $readmemh.

RegisterFile:

32 thanh ghi x0-x31, x0 luรดn bแบฑng 0.

Imm_Gen:

Sinh immediate theo loแบกi lแปnh (I, S, B, J).

ALU:

Thแปฑc hiแปn cรกc phรฉp toรกn sแป hแปc vร logic.

control_unit:

Giแบฃi mรฃ opcode, funct3, funct7 ra control signals.

Branch_Comp:

So sรกnh nhรกnh, quyแบฟt ฤแปnh update PC.

6. Cรขu lแปnh kiแปm tra kแบฟt quแบฃ
Nแบฟu chแบกy ฤรบng, testbench sแบฝ bรกo:

sql
Sao chรฉp
Chแปnh sแปญa
๐ All memory contents match golden output! All tests passed.
Nแบฟu sai:

sql
Sao chรฉp
Chแปnh sแปญa
โ PC mismatch at cycle X: DUT = ..., Golden = ...
โ xY mismatch at cycle X: DUT = ..., Golden = ...
โ Dmem[Z] mismatch at cycle X: DUT = ..., Golden = ...
7. Ghi chรบ mแป rแปng
Code template ฤรฃ hแป trแปฃ lแปnh cฦก bแบฃn (add, sub, and, or, lw, sw, beq, bne, slt...).

Cรณ thแป mแป rแปng thรชm lแปnh nแบฟu test yรชu cแบงu.

Nแบฟu dรนng Icarus hoแบทc Verilator gแบทp lแปi vแปi output array, cแบงn sแปญa lแบกi interface thรnh tแปซng phแบงn tแปญ hoแบทc dรนng generate.
=======
# RISCV_Single_Cycle
RISCV_Single_Cycle

