<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2405991</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Dec 27 12:36:15 2024</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2018.3 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>9c2fa023eea44c00b75b648efc918d3b</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>35</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>9dd7214133d45a2c92d201d90ab9c109</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>212378346_0_0_416</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx690t</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1927</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2900.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 22.04.3 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>67.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractfileview_close=1</TD>
   <TD>abstractfileview_reload=102</TD>
   <TD>abstractsearchablepanel_show_search=1</TD>
   <TD>addilaprobespopup_cancel=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>addilaprobespopup_ok=96</TD>
   <TD>addsrcwizard_specify_hdl_netlist_block_design=5</TD>
   <TD>addsrcwizard_specify_simulation_specific_hdl_files=8</TD>
   <TD>alertsetupdebugdialog_dont_show_this_dialog_again=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>alertsetupdebugdialog_set_up_debug=1</TD>
   <TD>basedialog_apply=2</TD>
   <TD>basedialog_cancel=33</TD>
   <TD>basedialog_ok=219</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_yes=3</TD>
   <TD>boardchooser_board_table=4</TD>
   <TD>clockregiontablepanel_clock_region_table=2</TD>
   <TD>closeplanner_cancel=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_messages=41</TD>
   <TD>cmdmsgdialog_ok=116</TD>
   <TD>configurebitstreamdialog_toc_list=21</TD>
   <TD>confirmsavetexteditsdialog_no=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>confirmsavetexteditsdialog_yes=1</TD>
   <TD>coretreetablepanel_core_tree_table=10</TD>
   <TD>customizeerrordialog_messages=28</TD>
   <TD>debugview_debug_cores_tree_table=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_1_net=2</TD>
   <TD>debugwizard_assign_all_clock_domains=33</TD>
   <TD>debugwizard_chipscope_tree_table=1080</TD>
   <TD>debugwizard_continue_debugging=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_disconnect_all_nets_and_remove_debug=41</TD>
   <TD>debugwizard_more_info=65</TD>
   <TD>debugwizard_nets=29</TD>
   <TD>debugwizard_only_debug_new_nets=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>debugwizard_remove_nets=40</TD>
   <TD>debugwizard_sample_of_data_depth=24</TD>
   <TD>deviceconstraintsview_internal_vref_tree=1</TD>
   <TD>editprobevaluedialog_cancel=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>expreporttreepanel_exp_report_tree_table=28</TD>
   <TD>exprunmenu_launch_step=1</TD>
   <TD>exprunmenu_make_active=2</TD>
   <TD>expruntreepanel_exp_run_tree_table=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetpanel_enable_core_container=2</TD>
   <TD>filesetpanel_file_set_panel_tree=1740</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=1948</TD>
   <TD>fpgachooser_family=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>fpgachooser_fpga_table=6</TD>
   <TD>gettingstartedview_open_project=16</TD>
   <TD>graphicalview_zoom_fit=539</TD>
   <TD>graphicalview_zoom_in=898</TD>
</TR><TR ALIGN='LEFT'>   <TD>graphicalview_zoom_out=341</TD>
   <TD>hacgccoefiledialog_validate=1</TD>
   <TD>hacgccoefilewidget_browse=17</TD>
   <TD>hacgccoefilewidget_edit=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgcipsymbol_show_disabled_ports=2</TD>
   <TD>hardwaredashboardview_show_dashboard_options=1</TD>
   <TD>hardwareilawaveformview_run_trigger_for_this_ila_core=119</TD>
   <TD>hardwareilawaveformview_stop_trigger_for_this_ila_core=31</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwaretreepanel_hardware_tree_table=31</TD>
   <TD>hinputhandler_indent_selection=1</TD>
   <TD>hinputhandler_toggle_line_comments=2</TD>
   <TD>hpopuptitle_close=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>ilaprobetablepanel_add_probe=16</TD>
   <TD>ilaprobetablepanel_remove_selected_probe=2</TD>
   <TD>instancetablepanel_instance_table=1</TD>
   <TD>logmonitor_monitor=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_checkpoint=3</TD>
   <TD>mainmenumgr_constraints=1</TD>
   <TD>mainmenumgr_design_hubs=1</TD>
   <TD>mainmenumgr_export=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_file=18</TD>
   <TD>mainmenumgr_help=2</TD>
   <TD>mainmenumgr_import=1</TD>
   <TD>mainmenumgr_ip=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_project=10</TD>
   <TD>mainmenumgr_reports=12</TD>
   <TD>mainmenumgr_text_editor=2</TD>
   <TD>mainmenumgr_tools=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_view=4</TD>
   <TD>mainmenumgr_window=14</TD>
   <TD>mainwinmenumgr_layout=10</TD>
   <TD>mainwinmenumgr_load=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>messagewithoptiondialog_dont_show_this_dialog_again=1</TD>
   <TD>msgtreepanel_message_view_tree=621</TD>
   <TD>msgview_clear_messages_resulting_from_user_executed=54</TD>
   <TD>msgview_critical_warnings=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_error_messages=5</TD>
   <TD>msgview_information_messages=12</TD>
   <TD>msgview_status_messages=2</TD>
   <TD>msgview_warning_messages=17</TD>
</TR><TR ALIGN='LEFT'>   <TD>navigabletimingreporttab_timing_report_navigation_tree=4</TD>
   <TD>netlisttreeview_netlist_tree=6</TD>
   <TD>openfileaction_cancel=1</TD>
   <TD>pacommandnames_about=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_sources=34</TD>
   <TD>pacommandnames_auto_update_hier=13</TD>
   <TD>pacommandnames_close_project=1</TD>
   <TD>pacommandnames_exit=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_new_project=1</TD>
   <TD>pacommandnames_open_hardware_manager=21</TD>
   <TD>pacommandnames_open_ip_example_design=1</TD>
   <TD>pacommandnames_open_project=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_program_fpga=10</TD>
   <TD>pacommandnames_recustomize_core=3</TD>
   <TD>pacommandnames_run_bitgen=1</TD>
   <TD>pacommandnames_set_as_top=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_run_behavioral=242</TD>
   <TD>pacommandnames_simulation_run_post_implementation_timing=5</TD>
   <TD>pacommandnames_simulation_run_post_synthesis_timing=1</TD>
   <TD>pacommandnames_simulation_settings=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_stop_trigger=1</TD>
   <TD>pacommandnames_toggle_view_nav=6</TD>
   <TD>pacommandnames_upgrade_ip=4</TD>
   <TD>pacommandnames_zoom_fit=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_zoom_in=2</TD>
   <TD>paviews_code=134</TD>
   <TD>paviews_dashboard=20</TD>
   <TD>paviews_device=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_ip_catalog=1</TD>
   <TD>paviews_project_summary=127</TD>
   <TD>pickclockdomainnetdialog_clock_domain_nets_tree=76</TD>
   <TD>planaheadtab_show_flow_navigator=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>probesview_probes_tree=946</TD>
   <TD>probevaluetablepanel_text_field=35</TD>
   <TD>programdebugtab_open_recently_opened_target=18</TD>
   <TD>programdebugtab_open_target=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_program_device=17</TD>
   <TD>programdebugtab_refresh_device=1</TD>
   <TD>programfpgadialog_program=43</TD>
   <TD>programfpgadialog_specify_debug_probes_file=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>progressdialog_background=126</TD>
   <TD>progressdialog_cancel=15</TD>
   <TD>projectdashboardtablepanel_project_dashboard_table=6</TD>
   <TD>projectdashboardview_dashboard=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectdashboardview_tabbed_pane=1</TD>
   <TD>projectnamechooser_choose_project_location=2</TD>
   <TD>projectnamechooser_project_name=1</TD>
   <TD>projectsettingssimulationpanel_tabbed_pane=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectsummaryutilizationgadget_project_summary_utilization_gadget_tabbed=13</TD>
   <TD>projectsummaryutilizationpanel_project_summary_utilization_panel_tabbed=3</TD>
   <TD>projecttab_close_design=14</TD>
   <TD>projecttab_reload=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_custom_commands=2</TD>
   <TD>rdicommands_cut=1</TD>
   <TD>rdicommands_delete=21</TD>
   <TD>rdicommands_paste=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_save_file=86</TD>
   <TD>rdicommands_settings=1</TD>
   <TD>rdicommands_unselect_all=1</TD>
   <TD>rdiviews_waveform_viewer=6152</TD>
</TR><TR ALIGN='LEFT'>   <TD>removesourcesdialog_also_delete=1</TD>
   <TD>rungadget_select_run_and_display_properties=1</TD>
   <TD>rungadget_show_error_and_critical_warning_messages=2</TD>
   <TD>saveprojectutils_save=55</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsdialog_project_tree=24</TD>
   <TD>settingsprojectbitstreampage_configure_additional_bitstream_settings=1</TD>
   <TD>settingsprojectgeneralpage_choose_device_for_your_project=5</TD>
   <TD>settingsprojectippage_cache_scope=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>signalproppanels_package_pin=2</TD>
   <TD>signaltreepanel_signal_tree_table=19</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=22</TD>
   <TD>simulationobjectspanel_simulation_objects_tree_table=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=41</TD>
   <TD>srcchooserpanel_add_or_create_source_file=44</TD>
   <TD>srcmenu_ip_documentation=15</TD>
   <TD>srcmenu_ip_hierarchy=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_refresh_hierarchy=1</TD>
   <TD>stalerundialog_more_info=4</TD>
   <TD>stalerundialog_open_design=1</TD>
   <TD>stalerundialog_run_synthesis=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>stalerundialog_yes=1</TD>
   <TD>statemonitor_reset_run=2</TD>
   <TD>statemonitor_reset_step=2</TD>
   <TD>syntheticastatemonitor_cancel=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>taskbanner_close=24</TD>
   <TD>tclobjecttreetable_treetable=15</TD>
   <TD>triggersetuppanel_table=739</TD>
   <TD>triggerstatuspanel_stop_trigger_for_this_ila_core=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformnametree_waveform_name_tree=3101</TD>
   <TD>waveformview_add=118</TD>
   <TD>waveformview_goto_last_time=1</TD>
   <TD>waveformview_goto_time_0=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_remove_selected=19</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=34</TD>
   <TD>closeproject=2</TD>
   <TD>configurebitstream=1</TD>
   <TD>coreview=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizecore=2</TD>
   <TD>debugwizardcmdhandler=104</TD>
   <TD>editdelete=21</TD>
   <TD>fileexit=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>fliptoviewtasksynthesis=3</TD>
   <TD>helpabout=1</TD>
   <TD>launchprogramfpga=46</TD>
   <TD>newhardwaredashboard=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>newproject=1</TD>
   <TD>openhardwaremanager=47</TD>
   <TD>openipexampledesign=1</TD>
   <TD>openproject=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>openrecenttarget=3</TD>
   <TD>programdevice=21</TD>
   <TD>recustomizecore=58</TD>
   <TD>refreshdevice=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>runbitgen=65</TD>
   <TD>runimplementation=9</TD>
   <TD>runsynthesis=103</TD>
   <TD>runtrigger=114</TD>
</TR><TR ALIGN='LEFT'>   <TD>settopnode=12</TD>
   <TD>showview=68</TD>
   <TD>simulationclose=1</TD>
   <TD>simulationrun=240</TD>
</TR><TR ALIGN='LEFT'>   <TD>stoptrigger=33</TD>
   <TD>tclfind=1</TD>
   <TD>timingconstraintswizard=1</TD>
   <TD>toggleviewnavigator=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>toolssettings=19</TD>
   <TD>unselectallcmdhandler=2</TD>
   <TD>upgradeip=4</TD>
   <TD>viewlayoutcmd=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskimplementation=5</TD>
   <TD>viewtaskprogramanddebug=2</TD>
   <TD>viewtaskprojectmanager=6</TD>
   <TD>viewtaskrtlanalysis=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtasksynthesis=4</TD>
   <TD>zoomfit=3</TD>
   <TD>zoomin=2</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=28</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_4</TD>
   <TD>currentsynthesisrun=synth_3</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=23</TD>
   <TD>export_simulation_ies=23</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=23</TD>
   <TD>export_simulation_questa=23</TD>
   <TD>export_simulation_riviera=23</TD>
   <TD>export_simulation_vcs=23</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=23</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=315</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=13</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=8</TD>
   <TD>totalsynthesisruns=7</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=4</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=4750</TD>
    <TD>fdce=41</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=54</TD>
    <TD>fdre=39039</TD>
    <TD>fdse=84</TD>
    <TD>gnd=427</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_channel=1</TD>
    <TD>gthe2_common=1</TD>
    <TD>ibuf=5</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=707</TD>
    <TD>lut2=8159</TD>
    <TD>lut3=10042</TD>
    <TD>lut4=10707</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=4647</TD>
    <TD>lut6=23007</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=4564</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=1540</TD>
    <TD>obuf=6</TD>
    <TD>pcie_3_0=1</TD>
    <TD>ramb18e1=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=41</TD>
    <TD>ramd32=3506</TD>
    <TD>rams32=1135</TD>
    <TD>rams64e=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=9</TD>
    <TD>srlc32e=7</TD>
    <TD>vcc=414</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=4</TD>
    <TD>bufgctrl=1</TD>
    <TD>carry4=4750</TD>
    <TD>fdce=41</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=54</TD>
    <TD>fdre=39039</TD>
    <TD>fdse=84</TD>
    <TD>gnd=427</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_channel=1</TD>
    <TD>gthe2_common=1</TD>
    <TD>ibuf=5</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=707</TD>
    <TD>lut2=8159</TD>
    <TD>lut3=10042</TD>
    <TD>lut4=10707</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=4647</TD>
    <TD>lut6=23007</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=4564</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=1540</TD>
    <TD>obuf=6</TD>
    <TD>pcie_3_0=1</TD>
    <TD>ram32m=561</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32x1d=70</TD>
    <TD>ram32x1s=13</TD>
    <TD>ram64x1s=9</TD>
    <TD>ramb18e1=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=41</TD>
    <TD>srl16e=9</TD>
    <TD>srlc32e=7</TD>
    <TD>vcc=414</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=189</TD>
    <TD>bram_ports_newly_gated=42</TD>
    <TD>bram_ports_total=434</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=67326</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=6964</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_bram_ctrl/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bram_addr_width=10</TD>
    <TD>c_bram_inst_mode=EXTERNAL</TD>
    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc_type=0</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_memory_depth=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_cmd_optimization=0</TD>
    <TD>c_read_latency=1</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_s_axi_data_width=64</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_s_axi_protocol=AXI4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_supports_narrow_burst=0</TD>
    <TD>c_select_xpm=1</TD>
    <TD>c_single_port_bram=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_bram_ctrl</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=10</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=4</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     19.886702 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtex7</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=blk_mem_gen_0.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=[user-defined]</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=1</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=1024</TD>
    <TD>c_read_depth_b=512</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=64</TD>
    <TD>c_read_width_b=128</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=0</TD>
    <TD>c_use_byte_web=0</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=1</TD>
    <TD>c_web_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=1024</TD>
    <TD>c_write_depth_b=512</TD>
    <TD>c_write_mode_a=NO_CHANGE</TD>
    <TD>c_write_mode_b=NO_CHANGE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=64</TD>
    <TD>c_write_width_b=128</TD>
    <TD>c_xdevicefamily=virtex7</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_2/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=10</TD>
    <TD>c_addrb_width=8</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=1</TD>
    <TD>c_count_36k_bram=7</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     41.623496 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtex7</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=blk_mem_gen_1.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=1024</TD>
    <TD>c_read_depth_b=256</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=64</TD>
    <TD>c_read_width_b=256</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=0</TD>
    <TD>c_use_byte_web=0</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=1</TD>
    <TD>c_web_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=1024</TD>
    <TD>c_write_depth_b=256</TD>
    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=64</TD>
    <TD>c_write_width_b=256</TD>
    <TD>c_xdevicefamily=virtex7</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_2/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=9</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     7.638025 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtex7</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=xdma_v4_1_2_blk_mem_64_noreg_be.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=512</TD>
    <TD>c_read_depth_b=512</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=72</TD>
    <TD>c_read_width_b=72</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=8</TD>
    <TD>c_web_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=512</TD>
    <TD>c_write_depth_b=512</TD>
    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_mode_b=READ_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=72</TD>
    <TD>c_write_width_b=72</TD>
    <TD>c_xdevicefamily=virtex7</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_2/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=9</TD>
    <TD>c_addrb_width=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     7.638025 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtex7</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=1</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=xdma_v4_1_2_blk_mem_64_reg_be.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=1</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=512</TD>
    <TD>c_read_depth_b=512</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=72</TD>
    <TD>c_read_width_b=72</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=8</TD>
    <TD>c_web_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=512</TD>
    <TD>c_write_depth_b=512</TD>
    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_mode_b=READ_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=72</TD>
    <TD>c_write_width_b=72</TD>
    <TD>c_xdevicefamily=virtex7</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=4</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v6_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=1</TD>
    <TD>c_adv_trigger=false</TD>
    <TD>c_data_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_strg_qual=false</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=319</TD>
    <TD>c_probe0_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=8</TD>
    <TD>c_probe100_type=0</TD>
    <TD>c_probe100_width=8</TD>
    <TD>c_probe101_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe101_width=8</TD>
    <TD>c_probe102_type=0</TD>
    <TD>c_probe102_width=8</TD>
    <TD>c_probe103_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe103_width=8</TD>
    <TD>c_probe104_type=0</TD>
    <TD>c_probe104_width=8</TD>
    <TD>c_probe105_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe105_width=8</TD>
    <TD>c_probe106_type=0</TD>
    <TD>c_probe106_width=8</TD>
    <TD>c_probe107_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe107_width=8</TD>
    <TD>c_probe108_type=0</TD>
    <TD>c_probe108_width=8</TD>
    <TD>c_probe109_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe109_width=8</TD>
    <TD>c_probe10_type=0</TD>
    <TD>c_probe10_width=8</TD>
    <TD>c_probe110_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe110_width=8</TD>
    <TD>c_probe111_type=0</TD>
    <TD>c_probe111_width=8</TD>
    <TD>c_probe112_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe112_width=8</TD>
    <TD>c_probe113_type=0</TD>
    <TD>c_probe113_width=8</TD>
    <TD>c_probe114_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe114_width=8</TD>
    <TD>c_probe115_type=0</TD>
    <TD>c_probe115_width=8</TD>
    <TD>c_probe116_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe116_width=8</TD>
    <TD>c_probe117_type=0</TD>
    <TD>c_probe117_width=8</TD>
    <TD>c_probe118_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe118_width=8</TD>
    <TD>c_probe119_type=0</TD>
    <TD>c_probe119_width=8</TD>
    <TD>c_probe11_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe11_width=8</TD>
    <TD>c_probe120_type=0</TD>
    <TD>c_probe120_width=8</TD>
    <TD>c_probe121_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe121_width=8</TD>
    <TD>c_probe122_type=0</TD>
    <TD>c_probe122_width=8</TD>
    <TD>c_probe123_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe123_width=8</TD>
    <TD>c_probe124_type=0</TD>
    <TD>c_probe124_width=8</TD>
    <TD>c_probe125_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe125_width=8</TD>
    <TD>c_probe126_type=0</TD>
    <TD>c_probe126_width=8</TD>
    <TD>c_probe127_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe127_width=8</TD>
    <TD>c_probe128_type=0</TD>
    <TD>c_probe128_width=8</TD>
    <TD>c_probe129_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe129_width=8</TD>
    <TD>c_probe12_type=0</TD>
    <TD>c_probe12_width=8</TD>
    <TD>c_probe130_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe130_width=8</TD>
    <TD>c_probe131_type=0</TD>
    <TD>c_probe131_width=8</TD>
    <TD>c_probe132_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe132_width=8</TD>
    <TD>c_probe133_type=0</TD>
    <TD>c_probe133_width=8</TD>
    <TD>c_probe134_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe134_width=8</TD>
    <TD>c_probe135_type=0</TD>
    <TD>c_probe135_width=8</TD>
    <TD>c_probe136_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe136_width=8</TD>
    <TD>c_probe137_type=0</TD>
    <TD>c_probe137_width=8</TD>
    <TD>c_probe138_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe138_width=8</TD>
    <TD>c_probe139_type=0</TD>
    <TD>c_probe139_width=8</TD>
    <TD>c_probe13_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe13_width=8</TD>
    <TD>c_probe140_type=0</TD>
    <TD>c_probe140_width=8</TD>
    <TD>c_probe141_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe141_width=8</TD>
    <TD>c_probe142_type=0</TD>
    <TD>c_probe142_width=8</TD>
    <TD>c_probe143_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe143_width=8</TD>
    <TD>c_probe144_type=0</TD>
    <TD>c_probe144_width=8</TD>
    <TD>c_probe145_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe145_width=8</TD>
    <TD>c_probe146_type=0</TD>
    <TD>c_probe146_width=8</TD>
    <TD>c_probe147_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe147_width=8</TD>
    <TD>c_probe148_type=0</TD>
    <TD>c_probe148_width=8</TD>
    <TD>c_probe149_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe149_width=16</TD>
    <TD>c_probe14_type=0</TD>
    <TD>c_probe14_width=8</TD>
    <TD>c_probe150_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe150_width=16</TD>
    <TD>c_probe151_type=0</TD>
    <TD>c_probe151_width=16</TD>
    <TD>c_probe152_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe152_width=16</TD>
    <TD>c_probe153_type=0</TD>
    <TD>c_probe153_width=16</TD>
    <TD>c_probe154_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe154_width=16</TD>
    <TD>c_probe155_type=0</TD>
    <TD>c_probe155_width=16</TD>
    <TD>c_probe156_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe156_width=16</TD>
    <TD>c_probe157_type=0</TD>
    <TD>c_probe157_width=16</TD>
    <TD>c_probe158_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe158_width=16</TD>
    <TD>c_probe159_type=0</TD>
    <TD>c_probe159_width=8</TD>
    <TD>c_probe15_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe15_width=8</TD>
    <TD>c_probe160_type=0</TD>
    <TD>c_probe160_width=8</TD>
    <TD>c_probe161_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe161_width=8</TD>
    <TD>c_probe162_type=0</TD>
    <TD>c_probe162_width=8</TD>
    <TD>c_probe163_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe163_width=8</TD>
    <TD>c_probe164_type=0</TD>
    <TD>c_probe164_width=8</TD>
    <TD>c_probe165_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe165_width=8</TD>
    <TD>c_probe166_type=0</TD>
    <TD>c_probe166_width=8</TD>
    <TD>c_probe167_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe167_width=8</TD>
    <TD>c_probe168_type=0</TD>
    <TD>c_probe168_width=8</TD>
    <TD>c_probe169_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe169_width=8</TD>
    <TD>c_probe16_type=0</TD>
    <TD>c_probe16_width=8</TD>
    <TD>c_probe170_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe170_width=8</TD>
    <TD>c_probe171_type=0</TD>
    <TD>c_probe171_width=8</TD>
    <TD>c_probe172_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe172_width=8</TD>
    <TD>c_probe173_type=0</TD>
    <TD>c_probe173_width=8</TD>
    <TD>c_probe174_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe174_width=8</TD>
    <TD>c_probe175_type=0</TD>
    <TD>c_probe175_width=8</TD>
    <TD>c_probe176_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe176_width=8</TD>
    <TD>c_probe177_type=0</TD>
    <TD>c_probe177_width=8</TD>
    <TD>c_probe178_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe178_width=8</TD>
    <TD>c_probe179_type=0</TD>
    <TD>c_probe179_width=8</TD>
    <TD>c_probe17_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe17_width=8</TD>
    <TD>c_probe180_type=0</TD>
    <TD>c_probe180_width=8</TD>
    <TD>c_probe181_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe181_width=8</TD>
    <TD>c_probe182_type=0</TD>
    <TD>c_probe182_width=8</TD>
    <TD>c_probe183_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe183_width=8</TD>
    <TD>c_probe184_type=0</TD>
    <TD>c_probe184_width=8</TD>
    <TD>c_probe185_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe185_width=8</TD>
    <TD>c_probe186_type=0</TD>
    <TD>c_probe186_width=8</TD>
    <TD>c_probe187_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe187_width=8</TD>
    <TD>c_probe188_type=0</TD>
    <TD>c_probe188_width=8</TD>
    <TD>c_probe189_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe189_width=8</TD>
    <TD>c_probe18_type=0</TD>
    <TD>c_probe18_width=8</TD>
    <TD>c_probe190_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe190_width=8</TD>
    <TD>c_probe191_type=0</TD>
    <TD>c_probe191_width=8</TD>
    <TD>c_probe192_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe192_width=8</TD>
    <TD>c_probe193_type=0</TD>
    <TD>c_probe193_width=8</TD>
    <TD>c_probe194_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe194_width=8</TD>
    <TD>c_probe195_type=0</TD>
    <TD>c_probe195_width=8</TD>
    <TD>c_probe196_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe196_width=8</TD>
    <TD>c_probe197_type=0</TD>
    <TD>c_probe197_width=8</TD>
    <TD>c_probe198_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe198_width=8</TD>
    <TD>c_probe199_type=0</TD>
    <TD>c_probe199_width=8</TD>
    <TD>c_probe19_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe19_width=8</TD>
    <TD>c_probe1_type=0</TD>
    <TD>c_probe1_width=8</TD>
    <TD>c_probe200_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe200_width=8</TD>
    <TD>c_probe201_type=0</TD>
    <TD>c_probe201_width=8</TD>
    <TD>c_probe202_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe202_width=8</TD>
    <TD>c_probe203_type=0</TD>
    <TD>c_probe203_width=8</TD>
    <TD>c_probe204_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe204_width=8</TD>
    <TD>c_probe205_type=0</TD>
    <TD>c_probe205_width=8</TD>
    <TD>c_probe206_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe206_width=8</TD>
    <TD>c_probe207_type=0</TD>
    <TD>c_probe207_width=8</TD>
    <TD>c_probe208_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe208_width=8</TD>
    <TD>c_probe209_type=0</TD>
    <TD>c_probe209_width=8</TD>
    <TD>c_probe20_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe20_width=8</TD>
    <TD>c_probe210_type=0</TD>
    <TD>c_probe210_width=8</TD>
    <TD>c_probe211_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe211_width=8</TD>
    <TD>c_probe212_type=0</TD>
    <TD>c_probe212_width=8</TD>
    <TD>c_probe213_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe213_width=8</TD>
    <TD>c_probe214_type=0</TD>
    <TD>c_probe214_width=8</TD>
    <TD>c_probe215_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe215_width=8</TD>
    <TD>c_probe216_type=0</TD>
    <TD>c_probe216_width=8</TD>
    <TD>c_probe217_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe217_width=8</TD>
    <TD>c_probe218_type=0</TD>
    <TD>c_probe218_width=8</TD>
    <TD>c_probe219_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe219_width=8</TD>
    <TD>c_probe21_type=0</TD>
    <TD>c_probe21_width=8</TD>
    <TD>c_probe220_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe220_width=8</TD>
    <TD>c_probe221_type=0</TD>
    <TD>c_probe221_width=8</TD>
    <TD>c_probe222_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe222_width=8</TD>
    <TD>c_probe223_type=0</TD>
    <TD>c_probe223_width=8</TD>
    <TD>c_probe224_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe224_width=8</TD>
    <TD>c_probe225_type=0</TD>
    <TD>c_probe225_width=8</TD>
    <TD>c_probe226_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe226_width=8</TD>
    <TD>c_probe227_type=0</TD>
    <TD>c_probe227_width=8</TD>
    <TD>c_probe228_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe228_width=8</TD>
    <TD>c_probe229_type=0</TD>
    <TD>c_probe229_width=8</TD>
    <TD>c_probe22_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe22_width=8</TD>
    <TD>c_probe230_type=0</TD>
    <TD>c_probe230_width=8</TD>
    <TD>c_probe231_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe231_width=8</TD>
    <TD>c_probe232_type=0</TD>
    <TD>c_probe232_width=8</TD>
    <TD>c_probe233_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe233_width=8</TD>
    <TD>c_probe234_type=0</TD>
    <TD>c_probe234_width=8</TD>
    <TD>c_probe235_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe235_width=8</TD>
    <TD>c_probe236_type=0</TD>
    <TD>c_probe236_width=8</TD>
    <TD>c_probe237_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe237_width=8</TD>
    <TD>c_probe238_type=0</TD>
    <TD>c_probe238_width=8</TD>
    <TD>c_probe239_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe239_width=8</TD>
    <TD>c_probe23_type=0</TD>
    <TD>c_probe23_width=8</TD>
    <TD>c_probe240_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe240_width=8</TD>
    <TD>c_probe241_type=0</TD>
    <TD>c_probe241_width=8</TD>
    <TD>c_probe242_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe242_width=8</TD>
    <TD>c_probe243_type=0</TD>
    <TD>c_probe243_width=8</TD>
    <TD>c_probe244_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe244_width=8</TD>
    <TD>c_probe245_type=0</TD>
    <TD>c_probe245_width=8</TD>
    <TD>c_probe246_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe246_width=8</TD>
    <TD>c_probe247_type=0</TD>
    <TD>c_probe247_width=8</TD>
    <TD>c_probe248_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe248_width=8</TD>
    <TD>c_probe249_type=0</TD>
    <TD>c_probe249_width=8</TD>
    <TD>c_probe24_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe24_width=8</TD>
    <TD>c_probe250_type=0</TD>
    <TD>c_probe250_width=8</TD>
    <TD>c_probe251_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe251_width=8</TD>
    <TD>c_probe252_type=0</TD>
    <TD>c_probe252_width=8</TD>
    <TD>c_probe253_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe253_width=8</TD>
    <TD>c_probe254_type=0</TD>
    <TD>c_probe254_width=8</TD>
    <TD>c_probe255_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe255_width=16</TD>
    <TD>c_probe256_type=0</TD>
    <TD>c_probe256_width=8</TD>
    <TD>c_probe257_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe257_width=8</TD>
    <TD>c_probe258_type=0</TD>
    <TD>c_probe258_width=8</TD>
    <TD>c_probe259_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe259_width=8</TD>
    <TD>c_probe25_type=0</TD>
    <TD>c_probe25_width=8</TD>
    <TD>c_probe260_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe260_width=8</TD>
    <TD>c_probe261_type=0</TD>
    <TD>c_probe261_width=8</TD>
    <TD>c_probe262_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe262_width=8</TD>
    <TD>c_probe263_type=0</TD>
    <TD>c_probe263_width=8</TD>
    <TD>c_probe264_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe264_width=8</TD>
    <TD>c_probe265_type=0</TD>
    <TD>c_probe265_width=8</TD>
    <TD>c_probe266_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe266_width=8</TD>
    <TD>c_probe267_type=0</TD>
    <TD>c_probe267_width=8</TD>
    <TD>c_probe268_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe268_width=8</TD>
    <TD>c_probe269_type=0</TD>
    <TD>c_probe269_width=8</TD>
    <TD>c_probe26_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe26_width=8</TD>
    <TD>c_probe270_type=0</TD>
    <TD>c_probe270_width=8</TD>
    <TD>c_probe271_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe271_width=8</TD>
    <TD>c_probe272_type=0</TD>
    <TD>c_probe272_width=8</TD>
    <TD>c_probe273_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe273_width=16</TD>
    <TD>c_probe274_type=0</TD>
    <TD>c_probe274_width=16</TD>
    <TD>c_probe275_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe275_width=16</TD>
    <TD>c_probe276_type=0</TD>
    <TD>c_probe276_width=16</TD>
    <TD>c_probe277_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe277_width=16</TD>
    <TD>c_probe278_type=0</TD>
    <TD>c_probe278_width=8</TD>
    <TD>c_probe279_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe279_width=8</TD>
    <TD>c_probe27_type=0</TD>
    <TD>c_probe27_width=8</TD>
    <TD>c_probe280_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe280_width=8</TD>
    <TD>c_probe281_type=0</TD>
    <TD>c_probe281_width=8</TD>
    <TD>c_probe282_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe282_width=256</TD>
    <TD>c_probe283_type=0</TD>
    <TD>c_probe283_width=8</TD>
    <TD>c_probe284_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe284_width=8</TD>
    <TD>c_probe285_type=0</TD>
    <TD>c_probe285_width=8</TD>
    <TD>c_probe286_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe286_width=8</TD>
    <TD>c_probe287_type=0</TD>
    <TD>c_probe287_width=8</TD>
    <TD>c_probe288_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe288_width=8</TD>
    <TD>c_probe289_type=0</TD>
    <TD>c_probe289_width=8</TD>
    <TD>c_probe28_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe28_width=8</TD>
    <TD>c_probe290_type=0</TD>
    <TD>c_probe290_width=8</TD>
    <TD>c_probe291_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe291_width=8</TD>
    <TD>c_probe292_type=0</TD>
    <TD>c_probe292_width=8</TD>
    <TD>c_probe293_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe293_width=8</TD>
    <TD>c_probe294_type=0</TD>
    <TD>c_probe294_width=8</TD>
    <TD>c_probe295_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe295_width=8</TD>
    <TD>c_probe296_type=0</TD>
    <TD>c_probe296_width=8</TD>
    <TD>c_probe297_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe297_width=8</TD>
    <TD>c_probe298_type=0</TD>
    <TD>c_probe298_width=8</TD>
    <TD>c_probe299_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe299_width=8</TD>
    <TD>c_probe29_type=0</TD>
    <TD>c_probe29_width=8</TD>
    <TD>c_probe2_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe2_width=8</TD>
    <TD>c_probe300_type=0</TD>
    <TD>c_probe300_width=8</TD>
    <TD>c_probe301_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe301_width=8</TD>
    <TD>c_probe302_type=0</TD>
    <TD>c_probe302_width=8</TD>
    <TD>c_probe303_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe303_width=8</TD>
    <TD>c_probe304_type=0</TD>
    <TD>c_probe304_width=8</TD>
    <TD>c_probe305_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe305_width=8</TD>
    <TD>c_probe306_type=0</TD>
    <TD>c_probe306_width=64</TD>
    <TD>c_probe307_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe307_width=64</TD>
    <TD>c_probe308_type=0</TD>
    <TD>c_probe308_width=64</TD>
    <TD>c_probe309_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe309_width=64</TD>
    <TD>c_probe30_type=0</TD>
    <TD>c_probe30_width=8</TD>
    <TD>c_probe310_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe310_width=1</TD>
    <TD>c_probe311_type=0</TD>
    <TD>c_probe311_width=1</TD>
    <TD>c_probe312_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe312_width=1</TD>
    <TD>c_probe313_type=0</TD>
    <TD>c_probe313_width=1</TD>
    <TD>c_probe314_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe314_width=1</TD>
    <TD>c_probe315_type=0</TD>
    <TD>c_probe315_width=1</TD>
    <TD>c_probe316_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe316_width=1</TD>
    <TD>c_probe317_type=0</TD>
    <TD>c_probe317_width=1</TD>
    <TD>c_probe318_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe318_width=1</TD>
    <TD>c_probe31_type=0</TD>
    <TD>c_probe31_width=8</TD>
    <TD>c_probe32_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe32_width=8</TD>
    <TD>c_probe33_type=0</TD>
    <TD>c_probe33_width=8</TD>
    <TD>c_probe34_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe34_width=8</TD>
    <TD>c_probe35_type=0</TD>
    <TD>c_probe35_width=8</TD>
    <TD>c_probe36_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe36_width=8</TD>
    <TD>c_probe37_type=0</TD>
    <TD>c_probe37_width=8</TD>
    <TD>c_probe38_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe38_width=8</TD>
    <TD>c_probe39_type=0</TD>
    <TD>c_probe39_width=8</TD>
    <TD>c_probe3_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe3_width=8</TD>
    <TD>c_probe40_type=0</TD>
    <TD>c_probe40_width=8</TD>
    <TD>c_probe41_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe41_width=8</TD>
    <TD>c_probe42_type=0</TD>
    <TD>c_probe42_width=8</TD>
    <TD>c_probe43_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe43_width=8</TD>
    <TD>c_probe44_type=0</TD>
    <TD>c_probe44_width=8</TD>
    <TD>c_probe45_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe45_width=8</TD>
    <TD>c_probe46_type=0</TD>
    <TD>c_probe46_width=8</TD>
    <TD>c_probe47_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe47_width=8</TD>
    <TD>c_probe48_type=0</TD>
    <TD>c_probe48_width=8</TD>
    <TD>c_probe49_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe49_width=8</TD>
    <TD>c_probe4_type=0</TD>
    <TD>c_probe4_width=8</TD>
    <TD>c_probe50_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe50_width=8</TD>
    <TD>c_probe51_type=0</TD>
    <TD>c_probe51_width=8</TD>
    <TD>c_probe52_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe52_width=8</TD>
    <TD>c_probe53_type=0</TD>
    <TD>c_probe53_width=8</TD>
    <TD>c_probe54_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe54_width=8</TD>
    <TD>c_probe55_type=0</TD>
    <TD>c_probe55_width=8</TD>
    <TD>c_probe56_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe56_width=8</TD>
    <TD>c_probe57_type=0</TD>
    <TD>c_probe57_width=8</TD>
    <TD>c_probe58_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe58_width=8</TD>
    <TD>c_probe59_type=0</TD>
    <TD>c_probe59_width=8</TD>
    <TD>c_probe5_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe5_width=8</TD>
    <TD>c_probe60_type=0</TD>
    <TD>c_probe60_width=8</TD>
    <TD>c_probe61_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe61_width=8</TD>
    <TD>c_probe62_type=0</TD>
    <TD>c_probe62_width=8</TD>
    <TD>c_probe63_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe63_width=8</TD>
    <TD>c_probe64_type=0</TD>
    <TD>c_probe64_width=8</TD>
    <TD>c_probe65_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe65_width=8</TD>
    <TD>c_probe66_type=0</TD>
    <TD>c_probe66_width=8</TD>
    <TD>c_probe67_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe67_width=8</TD>
    <TD>c_probe68_type=0</TD>
    <TD>c_probe68_width=8</TD>
    <TD>c_probe69_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe69_width=8</TD>
    <TD>c_probe6_type=0</TD>
    <TD>c_probe6_width=8</TD>
    <TD>c_probe70_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe70_width=8</TD>
    <TD>c_probe71_type=0</TD>
    <TD>c_probe71_width=8</TD>
    <TD>c_probe72_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe72_width=8</TD>
    <TD>c_probe73_type=0</TD>
    <TD>c_probe73_width=8</TD>
    <TD>c_probe74_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe74_width=8</TD>
    <TD>c_probe75_type=0</TD>
    <TD>c_probe75_width=8</TD>
    <TD>c_probe76_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe76_width=8</TD>
    <TD>c_probe77_type=0</TD>
    <TD>c_probe77_width=8</TD>
    <TD>c_probe78_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe78_width=8</TD>
    <TD>c_probe79_type=0</TD>
    <TD>c_probe79_width=8</TD>
    <TD>c_probe7_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe7_width=8</TD>
    <TD>c_probe80_type=0</TD>
    <TD>c_probe80_width=8</TD>
    <TD>c_probe81_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe81_width=8</TD>
    <TD>c_probe82_type=0</TD>
    <TD>c_probe82_width=8</TD>
    <TD>c_probe83_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe83_width=8</TD>
    <TD>c_probe84_type=0</TD>
    <TD>c_probe84_width=8</TD>
    <TD>c_probe85_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe85_width=8</TD>
    <TD>c_probe86_type=0</TD>
    <TD>c_probe86_width=8</TD>
    <TD>c_probe87_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe87_width=8</TD>
    <TD>c_probe88_type=0</TD>
    <TD>c_probe88_width=8</TD>
    <TD>c_probe89_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe89_width=8</TD>
    <TD>c_probe8_type=0</TD>
    <TD>c_probe8_width=8</TD>
    <TD>c_probe90_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe90_width=8</TD>
    <TD>c_probe91_type=0</TD>
    <TD>c_probe91_width=8</TD>
    <TD>c_probe92_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe92_width=8</TD>
    <TD>c_probe93_type=0</TD>
    <TD>c_probe93_width=8</TD>
    <TD>c_probe94_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe94_width=8</TD>
    <TD>c_probe95_type=0</TD>
    <TD>c_probe95_width=8</TD>
    <TD>c_probe96_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe96_width=8</TD>
    <TD>c_probe97_type=0</TD>
    <TD>c_probe97_width=8</TD>
    <TD>c_probe98_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe98_width=8</TD>
    <TD>c_probe99_type=0</TD>
    <TD>c_probe99_width=8</TD>
    <TD>c_probe9_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe9_width=8</TD>
    <TD>c_trigin_en=0</TD>
    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_0_CV</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v3_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bscan_mode=false</TD>
    <TD>c_bscan_mode_with_core=false</TD>
    <TD>c_clk_input_freq_hz=300000000</TD>
    <TD>c_en_bscanid_vec=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_clk_divider=false</TD>
    <TD>c_num_bscan_master_ports=0</TD>
    <TD>c_two_prim_mode=false</TD>
    <TD>c_use_ext_bscan=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_scan_chain=1</TD>
    <TD>c_xsdb_num_slaves=1</TD>
    <TD>component_name=dbg_hub_CV</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xdma_0_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>axi_aclk_loopback=FALSE</TD>
    <TD>axi_addr_width=64</TD>
    <TD>axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_vip_in_exdes=FALSE</TD>
    <TD>axilite_master_aperture_size=0x0D</TD>
    <TD>axilite_master_control=0x4</TD>
    <TD>axis_pipe_line_stage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>axist_bypass_aperture_size=0x0D</TD>
    <TD>axist_bypass_control=0x0</TD>
    <TD>axisten_if_enable_msg_route=0x00000</TD>
    <TD>axsize_byte_access_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite1=1</TD>
    <TD>barlite2=7</TD>
    <TD>barlite_ext_pf0=0x01</TD>
    <TD>barlite_ext_pf1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_ext_pf2=0x00</TD>
    <TD>barlite_ext_pf3=0x00</TD>
    <TD>barlite_int_pf0=0x02</TD>
    <TD>barlite_int_pf1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_int_pf2=0x00</TD>
    <TD>barlite_int_pf3=0x00</TD>
    <TD>c2h_xdma_chnl=0x0F</TD>
    <TD>c_ats_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ats_enable=FALSE</TD>
    <TD>c_ats_switch_unique_bdf=1</TD>
    <TD>c_axibar2pciebar_0=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar2pciebar_2=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_3=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_4=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_0=0x0000000000000000</TD>
    <TD>c_axibar_1=0x0000000000000000</TD>
    <TD>c_axibar_2=0x0000000000000000</TD>
    <TD>c_axibar_3=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_4=0x0000000000000000</TD>
    <TD>c_axibar_5=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_0=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_highaddr_2=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_3=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_4=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_num=1</TD>
    <TD>c_baseaddr=0x00001000</TD>
    <TD>c_c2h_num_chnl=2</TD>
    <TD>c_comp_timeout=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc_enable=0</TD>
    <TD>c_enable_resource_reduction=FALSE</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_h2c_num_chnl=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_highaddr=0x00001FFF</TD>
    <TD>c_include_baroffset_reg=1</TD>
    <TD>c_intx_rx_pin_en=1</TD>
    <TD>c_last_core_cap_addr=0x100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_id_width=4</TD>
    <TD>c_m_axi_num_read=8</TD>
    <TD>c_m_axi_num_write=4</TD>
    <TD>c_metering_on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msi_rx_pin_en=0</TD>
    <TD>c_msix_int_table_en=0</TD>
    <TD>c_msix_rx_pin_en=1</TD>
    <TD>c_num_of_sc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_old_bridge_timeout=0</TD>
    <TD>c_parity_check=0</TD>
    <TD>c_parity_gen=0</TD>
    <TD>c_parity_prop=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_pfs_supported=0</TD>
    <TD>c_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_1=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_2=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_6=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pr_cap_nextptr=0x000</TD>
    <TD>c_pri_enable=FALSE</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_s_axi_num_read=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_num_write=8</TD>
    <TD>c_s_axi_supports_narrow_burst=0</TD>
    <TD>c_sriov_en=0</TD>
    <TD>c_timeout0_sel=0xE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_timeout1_sel=0xF</TD>
    <TD>c_timeout_mult=0x3</TD>
    <TD>c_vsec_cap_addr=0x128</TD>
    <TD>ccix_dvsec=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ccix_enable=FALSE</TD>
    <TD>cfg_ext_if=FALSE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>component_name=xdma_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_clk_freq=2</TD>
    <TD>core_container=NA</TD>
    <TD>dedicate_perst=true</TD>
    <TD>dev_port_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>disable_bram_pipeline=FALSE</TD>
    <TD>disable_eq_synchronizer=FALSE</TD>
    <TD>dma_en=1</TD>
    <TD>dma_mm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dma_reset_source_sel=0</TD>
    <TD>dma_st=0</TD>
    <TD>drp_clk_sel=0</TD>
    <TD>dsc_bypass_rd=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsc_bypass_wr=0</TD>
    <TD>en_axi_master_if=TRUE</TD>
    <TD>en_axi_slave_if=TRUE</TD>
    <TD>en_debug_ports=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_gt_selection=FALSE</TD>
    <TD>en_pcie_debug_ports=FALSE</TD>
    <TD>en_rchnl_0=TRUE</TD>
    <TD>en_rchnl_1=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_rchnl_2=FALSE</TD>
    <TD>en_rchnl_3=FALSE</TD>
    <TD>en_rchnl_4=FALSE</TD>
    <TD>en_rchnl_5=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_rchnl_6=FALSE</TD>
    <TD>en_rchnl_7=FALSE</TD>
    <TD>en_transceiver_status_ports=false</TD>
    <TD>en_wchnl_0=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wchnl_1=TRUE</TD>
    <TD>en_wchnl_2=FALSE</TD>
    <TD>en_wchnl_3=FALSE</TD>
    <TD>en_wchnl_4=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wchnl_5=FALSE</TD>
    <TD>en_wchnl_6=FALSE</TD>
    <TD>en_wchnl_7=FALSE</TD>
    <TD>enable_ats_switch=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_ibert=false</TD>
    <TD>enable_jtag_dbg=FALSE</TD>
    <TD>enable_more=FALSE</TD>
    <TD>ext_ch_gt_drp=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_startup_primitive=false</TD>
    <TD>ext_sys_clk_bufg=FALSE</TD>
    <TD>ext_xvc_vsec_enable=FALSE</TD>
    <TD>firstvf_offset_pf0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>firstvf_offset_pf1=0</TD>
    <TD>firstvf_offset_pf2=0</TD>
    <TD>firstvf_offset_pf3=0</TD>
    <TD>free_run_freq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>func_mode=1</TD>
    <TD>gen4_eieos_0s7=TRUE</TD>
    <TD>gtcom_in_core=2</TD>
    <TD>gtwiz_in_core=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>h2c_xdma_chnl=0x0F</TD>
    <TD>ins_loss_profile=Add-in_Card</TD>
    <TD>interrupt_out_width=1</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>is_board_project=0</TD>
    <TD>legacy_cfg_ext_if=FALSE</TD>
    <TD>mcap_enablement=NONE</TD>
    <TD>mm_slave_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>msi_enabled=TRUE</TD>
    <TD>msix_enabled=FALSE</TD>
    <TD>msix_impl_ext=FALSE</TD>
    <TD>msix_rx_decode_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>mult_pf_des=FALSE</TD>
    <TD>multq_en=0</TD>
    <TD>num_vfs_pf0=0</TD>
    <TD>num_vfs_pf1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>num_vfs_pf2=0</TD>
    <TD>num_vfs_pf3=0</TD>
    <TD>pcie3_drp=false</TD>
    <TD>pcie_blk_locn=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_blk_type=0</TD>
    <TD>pcie_id_if=FALSE</TD>
    <TD>pciebar_num=6</TD>
    <TD>pf0_bar0_aperture_size=0x0A</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar0_control=0x4</TD>
    <TD>pf0_bar1_aperture_size=0x05</TD>
    <TD>pf0_bar1_control=0x0</TD>
    <TD>pf0_bar2_aperture_size=0x05</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar2_control=0x0</TD>
    <TD>pf0_bar3_aperture_size=0x05</TD>
    <TD>pf0_bar3_control=0x0</TD>
    <TD>pf0_bar4_aperture_size=0x05</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar4_control=0x0</TD>
    <TD>pf0_bar5_aperture_size=0x05</TD>
    <TD>pf0_bar5_control=0x0</TD>
    <TD>pf0_class_code=0x070001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_device_id=0x7021</TD>
    <TD>pf0_expansion_rom_aperture_size=0x000</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
    <TD>pf0_interrupt_pin=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msi_cap_multimsgcap=0</TD>
    <TD>pf0_revision_id=0x00</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vendor_id=0x10EE</TD>
    <TD>pf1_bar0_aperture_size=0x12</TD>
    <TD>pf1_bar0_control=0x4</TD>
    <TD>pf1_bar1_aperture_size=0x0A</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar1_control=0x0</TD>
    <TD>pf1_bar2_aperture_size=0x0A</TD>
    <TD>pf1_bar2_control=0x6</TD>
    <TD>pf1_bar3_aperture_size=0x0A</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar3_control=0x0</TD>
    <TD>pf1_bar4_aperture_size=0x0A</TD>
    <TD>pf1_bar4_control=0x6</TD>
    <TD>pf1_bar5_aperture_size=0x0A</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar5_control=0x0</TD>
    <TD>pf1_class_code=0x070001</TD>
    <TD>pf1_device_id=0x9111</TD>
    <TD>pf1_enabled=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_expansion_rom_aperture_size=0x000</TD>
    <TD>pf1_expansion_rom_enable=FALSE</TD>
    <TD>pf1_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pciebar2axibar_2=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pciebar2axibar_6=0x0000000000000000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_subsystem_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_vendor_id=0x10EE</TD>
    <TD>pf2_device_id=0x9211</TD>
    <TD>pf2_revision_id=0x00</TD>
    <TD>pf2_subsystem_id=0x0007</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_device_id=0x9311</TD>
    <TD>pf3_revision_id=0x00</TD>
    <TD>pf3_subsystem_id=0x0007</TD>
    <TD>pf_swap=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pipe_debug_en=FALSE</TD>
    <TD>pipe_line_stage=2</TD>
    <TD>pipe_sim=false</TD>
    <TD>pl_link_cap_max_link_speed=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_link_cap_max_link_width=1</TD>
    <TD>pl_upstream_facing=true</TD>
    <TD>pll_type=2</TD>
    <TD>rbar_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_ch0_enabled=FALSE</TD>
    <TD>rd_ch1_enabled=FALSE</TD>
    <TD>rd_ch2_enabled=FALSE</TD>
    <TD>rd_ch3_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ref_clk_freq=0</TD>
    <TD>rq_seq_num_ignore=0</TD>
    <TD>runbit_fix=FALSE</TD>
    <TD>rx_detect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>select_quad=GTH_Quad_128</TD>
    <TD>shared_logic=0</TD>
    <TD>shared_logic_both=false</TD>
    <TD>shared_logic_both_7xg2=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>shared_logic_clk=false</TD>
    <TD>shared_logic_clk_7xg2=false</TD>
    <TD>shared_logic_gtc=false</TD>
    <TD>shared_logic_gtc_7xg2=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>silicon_rev=Pre-Production</TD>
    <TD>soft_reset_en=FALSE</TD>
    <TD>split_dma=FALSE</TD>
    <TD>split_dma_single_pf=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>sys_reset_polarity=0</TD>
    <TD>tl_legacy_mode_enable=false</TD>
    <TD>tl_pf_enable_reg=0</TD>
    <TD>ultrascale=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ultrascale_plus=FALSE</TD>
    <TD>user_clk_freq=1</TD>
    <TD>usr_irq_exdes=TRUE</TD>
    <TD>v7_gen3=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcu118_board=FALSE</TD>
    <TD>vf_barlite_ext_pf0=0x00</TD>
    <TD>vf_barlite_ext_pf1=0x00</TD>
    <TD>vf_barlite_ext_pf2=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_ext_pf3=0x00</TD>
    <TD>vf_barlite_int_pf0=0x01</TD>
    <TD>vf_barlite_int_pf1=0x01</TD>
    <TD>vf_barlite_int_pf2=0x01</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_int_pf3=0x01</TD>
    <TD>vu9p_board=FALSE</TD>
    <TD>vu9p_tul_ex=FALSE</TD>
    <TD>wr_ch0_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_ch1_enabled=FALSE</TD>
    <TD>wr_ch2_enabled=FALSE</TD>
    <TD>wr_ch3_enabled=FALSE</TD>
    <TD>x_ipcorerevision=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=xdma</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.1</TD>
    <TD>xdma_aperture_size=0x09</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_axi_intf_mm=1</TD>
    <TD>xdma_axilite_master=TRUE</TD>
    <TD>xdma_axilite_slave=FALSE</TD>
    <TD>xdma_axist_bypass=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_control=0x4</TD>
    <TD>xdma_dsc_bypass=FALSE</TD>
    <TD>xdma_non_incremental_exdes=FALSE</TD>
    <TD>xdma_num_pcie_tag=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_num_usr_irq=1</TD>
    <TD>xdma_pcie_64bit_en=xdma_pcie_64bit_en</TD>
    <TD>xdma_rnum_chnl=2</TD>
    <TD>xdma_rnum_rids=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_st_infinite_desc_exdes=FALSE</TD>
    <TD>xdma_sts_ports=FALSE</TD>
    <TD>xdma_wnum_chnl=2</TD>
    <TD>xdma_wnum_rids=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>xlnx_ref_board=KC705</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xdma_0_pcie3_ip_pcie_3_0_7vx/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>ari_cap_enable=FALSE</TD>
    <TD>axisten_if_cc_alignment_mode=TRUE</TD>
    <TD>axisten_if_cq_alignment_mode=TRUE</TD>
    <TD>axisten_if_enable_client_tag=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_enable_msg_route=0x20000</TD>
    <TD>axisten_if_enable_rx_msg_intfc=FALSE</TD>
    <TD>axisten_if_rc_alignment_mode=FALSE</TD>
    <TD>axisten_if_rc_straddle=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_rq_alignment_mode=FALSE</TD>
    <TD>c_data_width=64</TD>
    <TD>cfg_ctl_if=TRUE</TD>
    <TD>cfg_ext_if=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_fc_if=TRUE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>cfg_status_if=TRUE</TD>
    <TD>cfg_tx_msg_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>completion_space=16KB</TD>
    <TD>core_container=NA</TD>
    <TD>dev_port_type=00</TD>
    <TD>enable_jtag_dbg=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>ext_pipe_interface=FALSE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
    <TD>gen_x0y0_ucf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y1_ucf=0</TD>
    <TD>gen_x0y2_ucf=0</TD>
    <TD>gen_x0y3_ucf=0</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>keep_width=2</TD>
    <TD>msi_en=TRUE</TD>
    <TD>msix_en=FALSE</TD>
    <TD>mult_pf_des=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_blk_locn=0</TD>
    <TD>pcie_drp=FALSE</TD>
    <TD>pcie_ext_clk=FALSE</TD>
    <TD>pcie_ext_gt_common=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_fast_config=NONE</TD>
    <TD>pcie_link_speed=3</TD>
    <TD>pcie_use_mode=2.1</TD>
    <TD>per_func_status_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf0_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf0_aer_cap_nextptr=0x000</TD>
    <TD>pf0_ari_cap_next_func=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_ari_cap_nextptr=0x000</TD>
    <TD>pf0_bar0_aperture_size=0b01101</TD>
    <TD>pf0_bar0_control=0b100</TD>
    <TD>pf0_bar1_aperture_size=0b01001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar1_control=0b100</TD>
    <TD>pf0_bar2_aperture_size=0b00000</TD>
    <TD>pf0_bar2_control=0b000</TD>
    <TD>pf0_bar3_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar3_control=0b000</TD>
    <TD>pf0_bar4_aperture_size=0b00000</TD>
    <TD>pf0_bar4_control=0b000</TD>
    <TD>pf0_bar5_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar5_control=0b000</TD>
    <TD>pf0_capability_pointer=0x80</TD>
    <TD>pf0_class_code=0x070001</TD>
    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_ltr_support=FALSE</TD>
    <TD>pf0_dev_cap2_obff_support=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
    <TD>pf0_dev_cap_ext_tag_supported=TRUE</TD>
    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0b010</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_device_id=0x7021</TD>
    <TD>pf0_dpa_cap_nextptr=0x000</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation2=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation5=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation6=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf0_dsn_cap_nextptr=0x000</TD>
    <TD>pf0_expansion_rom_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_expansion_rom_enable=FALSE</TD>
    <TD>pf0_interrupt_pin=0x1</TD>
    <TD>pf0_link_cap_aspm_support=0</TD>
    <TD>pf0_link_status_slot_clock_config=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_ltr_cap_nextptr=0x000</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
    <TD>pf0_msi_cap_nextptr=0xC0</TD>
    <TD>pf0_msix_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_pba_bir=0</TD>
    <TD>pf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_bir=0</TD>
    <TD>pf0_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_table_size=0x000</TD>
    <TD>pf0_pb_cap_nextptr=0x000</TD>
    <TD>pf0_pm_cap_nextptr=0x90</TD>
    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
    <TD>pf0_rbar_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_nextptr=0x000</TD>
    <TD>pf0_rbar_cap_size0=0x00000</TD>
    <TD>pf0_rbar_cap_size1=0x00000</TD>
    <TD>pf0_rbar_cap_size2=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_revision_id=0x00</TD>
    <TD>pf0_sriov_bar0_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar0_control=0b000</TD>
    <TD>pf0_sriov_bar1_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar1_control=0b000</TD>
    <TD>pf0_sriov_bar2_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar2_control=0b000</TD>
    <TD>pf0_sriov_bar3_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar3_control=0b000</TD>
    <TD>pf0_sriov_bar4_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar4_control=0b000</TD>
    <TD>pf0_sriov_bar5_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar5_control=0b000</TD>
    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x000</TD>
    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_ver=0x0</TD>
    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_vf_device_id=0x0000</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_enable=FALSE</TD>
    <TD>pf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf0_tphr_cap_nextptr=0x000</TD>
    <TD>pf0_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
    <TD>pf0_vc_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vendor_id=0x10EE</TD>
    <TD>pf1_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf1_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_ari_cap_nextptr=0x000</TD>
    <TD>pf1_bar0_aperture_size=0b00000</TD>
    <TD>pf1_bar0_control=0b000</TD>
    <TD>pf1_bar1_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar1_control=0b000</TD>
    <TD>pf1_bar2_aperture_size=0b00000</TD>
    <TD>pf1_bar2_control=0b000</TD>
    <TD>pf1_bar3_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar3_control=0b000</TD>
    <TD>pf1_bar4_aperture_size=0b00000</TD>
    <TD>pf1_bar4_control=0b000</TD>
    <TD>pf1_bar5_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar5_control=0b000</TD>
    <TD>pf1_capability_pointer=0x80</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_dev_cap_max_payload_size=0b010</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_device_id=0x7011</TD>
    <TD>pf1_dpa_cap_nextptr=0x000</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation2=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation3=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation5=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation6=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation7=0x00</TD>
    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_expansion_rom_enable=FALSE</TD>
    <TD>pf1_interrupt_pin=0x0</TD>
    <TD>pf1_msi_cap_multimsgcap=0</TD>
    <TD>pf1_msi_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_nextptr=0x00</TD>
    <TD>pf1_msix_cap_pba_bir=0</TD>
    <TD>pf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_table_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_size=0x000</TD>
    <TD>pf1_pb_cap_nextptr=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_enable=FALSE</TD>
    <TD>pf1_rbar_cap_nextptr=0x000</TD>
    <TD>pf1_rbar_cap_size0=0x00000</TD>
    <TD>pf1_rbar_cap_size1=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_size2=0x00000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar0_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar1_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar1_control=0b000</TD>
    <TD>pf1_sriov_bar2_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar2_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar3_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar3_control=0b000</TD>
    <TD>pf1_sriov_bar4_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar4_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar5_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar5_control=0b000</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf1_sriov_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x0</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
    <TD>pf1_sriov_func_dep_link=0x0001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_enable=FALSE</TD>
    <TD>pf1_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf1_tphr_cap_nextptr=0x000</TD>
    <TD>pf1_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf1_tphr_cap_st_table_size=0x000</TD>
    <TD>pf1_tphr_cap_ver=0x1</TD>
    <TD>pipe_sim=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_link_cap_max_link_speed=2</TD>
    <TD>pl_link_cap_max_link_width=1</TD>
    <TD>pl_upstream_facing=TRUE</TD>
    <TD>power_down=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>rcv_msg_if=TRUE</TD>
    <TD>ref_clk_freq=0</TD>
    <TD>shared_logic_in_core=FALSE</TD>
    <TD>silicon_revision=Production</TD>
</TR><TR ALIGN='LEFT'>    <TD>spare_word1=0x00000000</TD>
    <TD>sriov_cap_enable=FALSE</TD>
    <TD>tl_credits_cd=0x000</TD>
    <TD>tl_credits_ch=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_npd=0x028</TD>
    <TD>tl_credits_nph=0x20</TD>
    <TD>tl_credits_pd=0x198</TD>
    <TD>tl_credits_ph=0x20</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>tl_legacy_mode_enable=FALSE</TD>
    <TD>tl_pf_enable_reg=FALSE</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tx_fc_if=TRUE</TD>
    <TD>user_clk2_freq=2</TD>
    <TD>vf0_ari_cap_nextptr=0x000</TD>
    <TD>vf0_capability_pointer=0x80</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_msi_cap_multimsgcap=0</TD>
    <TD>vf0_msix_cap_pba_bir=0</TD>
    <TD>vf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_msix_cap_table_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_size=0x000</TD>
    <TD>vf0_pm_cap_nextptr=00000000</TD>
    <TD>vf0_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf0_tphr_cap_nextptr=0x000</TD>
    <TD>vf0_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf0_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_st_table_size=0x000</TD>
    <TD>vf0_tphr_cap_ver=0x1</TD>
    <TD>vf1_ari_cap_nextptr=0x000</TD>
    <TD>vf1_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_msix_cap_pba_bir=0</TD>
    <TD>vf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf1_msix_cap_table_bir=0</TD>
    <TD>vf1_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_msix_cap_table_size=0x000</TD>
    <TD>vf1_pm_cap_nextptr=00000000</TD>
    <TD>vf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf1_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_nextptr=0x000</TD>
    <TD>vf1_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf1_tphr_cap_st_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_ver=0x1</TD>
    <TD>vf2_ari_cap_nextptr=0x000</TD>
    <TD>vf2_msi_cap_multimsgcap=0</TD>
    <TD>vf2_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_bir=0</TD>
    <TD>vf2_msix_cap_table_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_pm_cap_nextptr=00000000</TD>
    <TD>vf2_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf2_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf2_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf2_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf2_tphr_cap_st_table_size=0x000</TD>
    <TD>vf2_tphr_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_ari_cap_nextptr=0x000</TD>
    <TD>vf3_msi_cap_multimsgcap=0</TD>
    <TD>vf3_msix_cap_pba_bir=0</TD>
    <TD>vf3_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msix_cap_table_bir=0</TD>
    <TD>vf3_msix_cap_table_offset=0x00000000</TD>
    <TD>vf3_msix_cap_table_size=0x000</TD>
    <TD>vf3_pm_cap_nextptr=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf3_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf3_tphr_cap_nextptr=0x000</TD>
    <TD>vf3_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf3_tphr_cap_st_table_size=0x000</TD>
    <TD>vf3_tphr_cap_ver=0x1</TD>
    <TD>vf4_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_msi_cap_multimsgcap=0</TD>
    <TD>vf4_msix_cap_pba_bir=0</TD>
    <TD>vf4_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_msix_cap_table_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_size=0x000</TD>
    <TD>vf4_pm_cap_nextptr=00000000</TD>
    <TD>vf4_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf4_tphr_cap_nextptr=0x000</TD>
    <TD>vf4_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf4_tphr_cap_st_table_loc=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_st_table_size=0x000</TD>
    <TD>vf4_tphr_cap_ver=0x1</TD>
    <TD>vf5_ari_cap_nextptr=0x000</TD>
    <TD>vf5_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_msix_cap_pba_bir=0</TD>
    <TD>vf5_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf5_msix_cap_table_bir=0</TD>
    <TD>vf5_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_msix_cap_table_size=0x000</TD>
    <TD>vf5_pm_cap_nextptr=00000000</TD>
    <TD>vf5_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf5_tphr_cap_int_vec_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_nextptr=0x000</TD>
    <TD>vf5_tphr_cap_st_mode_sel=0x0</TD>
    <TD>vf5_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf5_tphr_cap_st_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_ver=0x1</TD>
    <TD>win10_interop=FALSE</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=pcie3_7x</TD>
    <TD>x_ipproduct=Vivado 2018.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.3</TD>
    <TD>xlnx_ref_board=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cfgbvs-1=1</TD>
    <TD>check-3=2</TD>
    <TD>reqp-165=4</TD>
    <TD>reqp-181=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>reqp-1839=20</TD>
    <TD>reqp-1840=20</TD>
    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lutar-1=5</TD>
    <TD>pdrc-190=10</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-xpe=0.126000</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bidir_output_enable=1.000000</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.164510</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.187453</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>customer_class=TBD</TD>
    <TD>devstatic=0.383882</TD>
    <TD>die=xc7vx690tffg1927-2</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=1.147863</TD>
    <TD>effective_thetaja=0.8</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=virtex7</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>gth=0.290146</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>i/o=0.000325</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=26.3 (C)</TD>
    <TD>logic=0.099092</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_dynamic_current=0.142100</TD>
    <TD>mgtavcc_static_current=0.028392</TD>
    <TD>mgtavcc_total_current=0.170492</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_dynamic_current=0.077796</TD>
    <TD>mgtavtt_static_current=0.007591</TD>
    <TD>mgtavtt_total_current=0.085387</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_dynamic_current=0.010273</TD>
    <TD>mgtvccaux_static_current=0.000021</TD>
    <TD>mgtvccaux_total_current=0.010294</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzavcc_dynamic_current=0.000000</TD>
    <TD>mgtzavcc_static_current=0.000000</TD>
    <TD>mgtzavcc_total_current=0.000000</TD>
    <TD>mgtzavcc_voltage=1.075000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzvcch_dynamic_current=0.000000</TD>
    <TD>mgtzvcch_static_current=0.000000</TD>
    <TD>mgtzvcch_total_current=0.000000</TD>
    <TD>mgtzvcch_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtzvccl_dynamic_current=0.000000</TD>
    <TD>mgtzvccl_static_current=0.000000</TD>
    <TD>mgtzvccl_total_current=0.000000</TD>
    <TD>mgtzvccl_voltage=1.075000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.107904</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=1.531745</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=ffg1927</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_clock_constrained=37.599998</TD>
    <TD>pct_inputs_defined=20</TD>
    <TD>platform=lin64</TD>
    <TD>process=typical</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>signal_rate=False</TD>
    <TD>signals=0.187763</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=False</TD>
    <TD>temp_grade=commercial</TD>
    <TD>thetajb=1.8 (C/W)</TD>
    <TD>thetasa=1.2 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=0.8</TD>
    <TD>user_junc_temp=26.3 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetajb=1.8 (C/W)</TD>
    <TD>user_thetasa=1.2 (C/W)</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.020000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.059058</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_static_current=0.000000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.053131</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_total_current=0.112189</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.009748</TD>
    <TD>vccbram_static_current=0.011722</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_total_current=0.021471</TD>
    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccint_dynamic_current=0.777586</TD>
    <TD>vccint_static_current=0.201184</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_total_current=0.978770</TD>
    <TD>vccint_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000154</TD>
    <TD>vcco18_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_total_current=0.001154</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>version=2018.3</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_used=6</TD>
    <TD>bufgctrl_util_percentage=18.75</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=240</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_used=0</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_available=80</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_used=0</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=40</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=80</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_used=0</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=20</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_util_percentage=5.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=20</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_available=3600</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_used=0</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_18=1</TD>
    <TD>diff_hstl_ii_dci=0</TD>
    <TD>diff_hstl_ii_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>diff_hstl_ii_t_dci_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_t_dci=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_t_dci=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>diff_sstl18_ii_t_dci=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_dci_18=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
    <TD>hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvdci_dv2_15=0</TD>
    <TD>lvdci_dv2_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvds=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl12_t_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_t_dci=0</TD>
    <TD>sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_dci=0</TD>
    <TD>sstl15_t_dci=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_ii=0</TD>
    <TD>sstl18_ii_dci=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_available=1470</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_used=211.5</TD>
    <TD>block_ram_tile_util_percentage=14.39</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=2940</TD>
    <TD>ramb18_fixed=4</TD>
    <TD>ramb18_used=11</TD>
    <TD>ramb18_util_percentage=0.37</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_only_used=11</TD>
    <TD>ramb36_fifo_available=1470</TD>
    <TD>ramb36_fifo_fixed=6</TD>
    <TD>ramb36_fifo_used=206</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_util_percentage=14.01</TD>
    <TD>ramb36e1_only_used=206</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_functional_category=Others</TD>
    <TD>bscane2_used=1</TD>
    <TD>bufg_functional_category=Clock</TD>
    <TD>bufg_used=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgctrl_functional_category=Clock</TD>
    <TD>bufgctrl_used=1</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>carry4_used=5522</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>fdce_used=203</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
    <TD>fdpe_used=94</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>fdre_used=66890</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=139</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_channel_functional_category=IO</TD>
    <TD>gthe2_channel_used=1</TD>
    <TD>gthe2_common_functional_category=IO</TD>
    <TD>gthe2_common_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_functional_category=IO</TD>
    <TD>ibuf_used=5</TD>
    <TD>ibufds_gte2_functional_category=IO</TD>
    <TD>ibufds_gte2_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=LUT</TD>
    <TD>lut1_used=674</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>lut2_used=11765</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=LUT</TD>
    <TD>lut3_used=10922</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>lut4_used=13742</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=LUT</TD>
    <TD>lut5_used=4981</TD>
    <TD>lut6_functional_category=LUT</TD>
    <TD>lut6_used=31015</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_functional_category=Clock</TD>
    <TD>mmcme2_adv_used=1</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>muxf7_used=5605</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>muxf8_used=2052</TD>
    <TD>obuf_functional_category=IO</TD>
    <TD>obuf_used=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_0_functional_category=Specialized Resource</TD>
    <TD>pcie_3_0_used=1</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>ramb18e1_used=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>ramb36e1_used=206</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>ramd32_used=3368</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=Distributed Memory</TD>
    <TD>rams32_used=1089</TD>
    <TD>rams64e_functional_category=Distributed Memory</TD>
    <TD>rams64e_used=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>srl16e_used=4855</TD>
    <TD>srlc16e_functional_category=Distributed Memory</TD>
    <TD>srlc16e_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>srlc32e_used=2107</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>f7_muxes_available=216600</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_used=5605</TD>
    <TD>f7_muxes_util_percentage=2.59</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_available=108300</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_used=2052</TD>
    <TD>f8_muxes_util_percentage=1.89</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=2268</TD>
    <TD>lut_as_logic_available=433200</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=58949</TD>
    <TD>lut_as_logic_util_percentage=13.61</TD>
    <TD>lut_as_memory_available=174200</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=5928</TD>
    <TD>lut_as_memory_util_percentage=3.40</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=3660</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_available=866400</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_used=67326</TD>
    <TD>register_as_flip_flop_util_percentage=7.77</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_available=866400</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_luts_available=433200</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_used=64877</TD>
    <TD>slice_luts_util_percentage=14.98</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_available=866400</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_used=67326</TD>
    <TD>slice_registers_util_percentage=7.77</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=2268</TD>
    <TD>lut_as_logic_available=433200</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=58949</TD>
    <TD>lut_as_logic_util_percentage=13.61</TD>
    <TD>lut_as_memory_available=174200</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=5928</TD>
    <TD>lut_as_memory_util_percentage=3.40</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=3660</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_in_front_of_the_register_is_unused_fixed=3660</TD>
    <TD>lut_in_front_of_the_register_is_unused_used=26208</TD>
    <TD>lut_in_front_of_the_register_is_used_fixed=26208</TD>
    <TD>lut_in_front_of_the_register_is_used_used=10590</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_driven_from_outside_the_slice_fixed=10590</TD>
    <TD>register_driven_from_outside_the_slice_used=36798</TD>
    <TD>register_driven_from_within_the_slice_fixed=36798</TD>
    <TD>register_driven_from_within_the_slice_used=30528</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_available=108300</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_registers_available=866400</TD>
    <TD>slice_registers_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=67326</TD>
    <TD>slice_registers_util_percentage=7.77</TD>
    <TD>slice_used=28570</TD>
    <TD>slice_util_percentage=26.38</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_fixed=0</TD>
    <TD>slicel_used=16640</TD>
    <TD>slicem_fixed=0</TD>
    <TD>slicem_used=11930</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_available=108300</TD>
    <TD>unique_control_sets_fixed=108300</TD>
    <TD>unique_control_sets_used=1368</TD>
    <TD>unique_control_sets_util_percentage=1.26</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_fixed=1.26</TD>
    <TD>using_o5_and_o6_used=3304</TD>
    <TD>using_o5_output_only_fixed=3304</TD>
    <TD>using_o5_output_only_used=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_fixed=5</TD>
    <TD>using_o6_output_only_used=351</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_available=4</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_used=1</TD>
    <TD>bscane2_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_available=1</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_used=0</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_available=1</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_used=0</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_available=2</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_used=0</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_0_available=3</TD>
    <TD>pcie_3_0_fixed=1</TD>
    <TD>pcie_3_0_used=1</TD>
    <TD>pcie_3_0_util_percentage=33.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_available=1</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_used=0</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_available=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_used=0</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xc7vx690tffg1927-2</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=xilinx_dma_pcie_ep</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:05:45s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1841.340MB</TD>
    <TD>memory_peak=3198.316MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=default::behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
