#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan  3 14:29:33 2022
# Process ID: 7667
# Current directory: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.runs/synth_1
# Command line: vivado -log BlackBox.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlackBox.tcl
# Log file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.runs/synth_1/BlackBox.vds
# Journal file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source BlackBox.tcl -notrace
Command: synth_design -top BlackBox -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7693 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.164 ; gain = 152.719 ; free physical = 10304 ; free virtual = 15026
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlackBox' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/BlackBox.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ControlUnit.vhd:25]
INFO: [Synth 8-226] default block is never used [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ControlUnit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'mpg' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/mpg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mpg' (1#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/mpg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (2#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ControlUnit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ExecutionUnit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ModulMicroSD' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ModulMicroSD.vhd:46]
INFO: [Synth 8-638] synthesizing module 'SDinitialise' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDinitialise.vhd:28]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDinitialise.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DivizorFrecventa_SD' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/DivizorFrecventa_SD.vhd:18]
	Parameter fout bound to: 0.400000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'DivizorFrecventa_SD' (3#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/DivizorFrecventa_SD.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'SDinitialise' (4#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDinitialise.vhd:28]
INFO: [Synth 8-638] synthesizing module 'SDControllerRead' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDController.vhd:32]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDController.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DivizorFrecventa_SD__parameterized0' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/DivizorFrecventa_SD.vhd:18]
	Parameter fout bound to: 50.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'DivizorFrecventa_SD__parameterized0' (4#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/DivizorFrecventa_SD.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'SDControllerRead' (5#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDController.vhd:32]
INFO: [Synth 8-638] synthesizing module 'ImageCounter' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ImageCounter.vhd:24]
	Parameter nbImg bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ImageCounter' (6#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ImageCounter.vhd:24]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ModulMicroSD.vhd:151]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/RAM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RAM' (7#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/RAM.vhd:22]
WARNING: [Synth 8-3848] Net an in module/entity ModulMicroSD does not have driver. [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ModulMicroSD.vhd:27]
WARNING: [Synth 8-3848] Net cat in module/entity ModulMicroSD does not have driver. [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ModulMicroSD.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ModulMicroSD' (8#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ModulMicroSD.vhd:46]
INFO: [Synth 8-638] synthesizing module 'sync_generator' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/sync_generator.vhd:26]
INFO: [Synth 8-638] synthesizing module 'fsm_horizontal_sync' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/fsm_horizontal_sync.vhd:19]
INFO: [Synth 8-226] default block is never used [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/fsm_horizontal_sync.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'fsm_horizontal_sync' (9#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/fsm_horizontal_sync.vhd:19]
INFO: [Synth 8-638] synthesizing module 'fsm_vertical_sync' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/fsm_vertical_sync.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'fsm_vertical_sync' (10#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/fsm_vertical_sync.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sync_generator' (11#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/sync_generator.vhd:26]
INFO: [Synth 8-638] synthesizing module 'DivizorFrecventa_25' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/DivizorFrecventa_25.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'DivizorFrecventa_25' (12#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/DivizorFrecventa_25.vhd:21]
INFO: [Synth 8-638] synthesizing module 'memory_address' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Memory_address.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'memory_address' (13#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Memory_address.vhd:28]
WARNING: [Synth 8-549] port width mismatch for port 'x_mem_addr': port width = 8, actual width = 31 [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ExecutionUnit.vhd:135]
WARNING: [Synth 8-549] port width mismatch for port 'y_mem_addr': port width = 7, actual width = 31 [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ExecutionUnit.vhd:136]
INFO: [Synth 8-638] synthesizing module 'controler_vga' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ControllerVGA.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'controler_vga' (14#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ControllerVGA.vhd:21]
INFO: [Synth 8-638] synthesizing module 'offset_counter' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Offset_counter.vhd:27]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Offset_counter.vhd:34]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Offset_counter.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'offset_counter' (15#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Offset_counter.vhd:27]
WARNING: [Synth 8-549] port width mismatch for port 'offset_x': port width = 10, actual width = 32 [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ExecutionUnit.vhd:160]
WARNING: [Synth 8-549] port width mismatch for port 'offset_y': port width = 9, actual width = 32 [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ExecutionUnit.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Effect_generator' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Effect_generator.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Effect_generator' (16#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Effect_generator.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit' (17#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/ExecutionUnit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'BlackBox' (18#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/BlackBox.vhd:57]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[30]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[29]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[28]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[27]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[26]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[25]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[24]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[23]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[22]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[21]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[20]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[19]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[18]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[17]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[16]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[15]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[14]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[13]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[12]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[11]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[10]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[9]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[8]
WARNING: [Synth 8-3331] design RAM has unconnected port r_addry[7]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[30]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[29]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[28]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[27]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[26]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[25]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[24]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[23]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[22]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[21]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[20]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[19]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[18]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[17]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[16]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[15]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[14]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[13]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[12]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[11]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[10]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[9]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[8]
WARNING: [Synth 8-3331] design RAM has unconnected port w_addry[7]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[7]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[6]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[5]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[4]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[3]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[2]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[1]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port an[0]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[7]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[6]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[5]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[4]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[3]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[2]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[1]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port cat[0]
WARNING: [Synth 8-3331] design ModulMicroSD has unconnected port SD_CD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1726.914 ; gain = 208.469 ; free physical = 10314 ; free virtual = 15040
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1741.758 ; gain = 223.312 ; free physical = 10308 ; free virtual = 15034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1741.758 ; gain = 223.312 ; free physical = 10308 ; free virtual = 15034
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlackBox_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlackBox_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.320 ; gain = 0.000 ; free physical = 10179 ; free virtual = 14920
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1931.320 ; gain = 0.000 ; free physical = 10179 ; free virtual = 14920
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1931.320 ; gain = 412.875 ; free physical = 10277 ; free virtual = 15019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1931.320 ; gain = 412.875 ; free physical = 10277 ; free virtual = 15019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1931.320 ; gain = 412.875 ; free physical = 10279 ; free virtual = 15021
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-802] inferred FSM for state register 'state_horizontal_reg' in module 'fsm_horizontal_sync'
INFO: [Synth 8-802] inferred FSM for state register 'state_vertical_reg' in module 'fsm_vertical_sync'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/Effect_generator.vhd:37]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
            change_image |                             0010 |                               01
              move_image |                             0100 |                               10
            effect_image |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    s_hd |                               00 |                               00
                    s_hf |                               01 |                               01
                    s_hr |                               10 |                               10
                    s_hb |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_horizontal_reg' using encoding 'sequential' in module 'fsm_horizontal_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    s_vd |                               00 |                               00
                    s_vf |                               01 |                               01
                    s_vr |                               10 |                               10
                    s_vb |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_vertical_reg' using encoding 'sequential' in module 'fsm_vertical_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1931.320 ; gain = 412.875 ; free physical = 10240 ; free virtual = 14983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |RAM__GB0           |           1|     31566|
|2     |RAM__GB1           |           1|      9180|
|3     |ModulMicroSD__GCB0 |           1|     24398|
|4     |ModulMicroSD__GCB1 |           1|     12906|
|5     |ModulMicroSD__GCB2 |           1|      9180|
|6     |ExecutionUnit__GC0 |           1|      3100|
|7     |ControlUnit        |           1|        94|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDController.vhd:165]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 5     
	   3 Input     31 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 35    
+---RAMs : 
	             225K Bit         RAMs := 1     
+---Muxes : 
	  11 Input     56 Bit        Muxes := 1     
	  22 Input     56 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	  10 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  22 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 15    
	  22 Input      1 Bit        Muxes := 6     
	  24 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.srcs/sources_1/new/SDController.vhd:165]
Hierarchical RTL Component report 
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module DivizorFrecventa_SD__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module SDControllerRead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	             4096 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     56 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module ImageCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module DivizorFrecventa_SD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module SDinitialise 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  22 Input     56 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  22 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 6     
	  24 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ModulMicroSD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     31 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 1     
Module fsm_horizontal_sync 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module fsm_vertical_sync 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module sync_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
Module DivizorFrecventa_25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module memory_address 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module controler_vga 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
Module offset_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Effect_generator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
Module mpg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mpg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mpg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mpg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design BlackBox has port SD_RESET driven by constant 0
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[7]
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[6]
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[5]
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[4]
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[3]
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[2]
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[1]
WARNING: [Synth 8-3331] design BlackBox has unconnected port an[0]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[7]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[6]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[5]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[4]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[3]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[2]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[1]
WARNING: [Synth 8-3331] design BlackBox has unconnected port cat[0]
WARNING: [Synth 8-3331] design BlackBox has unconnected port SD_DAT[2]
WARNING: [Synth 8-3331] design BlackBox has unconnected port SD_DAT[1]
WARNING: [Synth 8-3331] design BlackBox has unconnected port SD_CD
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroSDModuli_2/read_SD_modul/\return_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/return_state_reg[0]' (FDE) to 'MicroSDModuli_2/read_SD_modul/return_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[0]' (FDE) to 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[1] )
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[1]' (FDE) to 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[2] )
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[2]' (FDE) to 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[3] )
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[3]' (FDE) to 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[4] )
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[4]' (FDE) to 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[5] )
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[5]' (FDE) to 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[6] )
INFO: [Synth 8-3886] merging instance 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[6]' (FDE) to 'MicroSDModuli_2/read_SD_modul/currentCMD_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_2/read_SD_modul/\currentCMD_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MicroSDModuli_3/init_SD_modul/\currentCMD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroSDModuli_3/init_SD_modul/\return_state_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1931.320 ; gain = 412.875 ; free physical = 10160 ; free virtual = 14921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------+---------------+----------------+
|Module Name  | RTL Object    | Depth x Width | Implemented As | 
+-------------+---------------+---------------+----------------+
|SDinitialise | type_response | 32x1          | LUT            | 
|SDinitialise | CS_reg        | 32x1          | LUT            | 
|SDinitialise | CS_reg        | 32x1          | LUT            | 
|SDinitialise | type_response | 32x1          | LUT            | 
|SDinitialise | CS_reg        | 32x1          | LUT            | 
|SDinitialise | CS_reg        | 32x1          | LUT            | 
+-------------+---------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+-----------------------------------------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives                                          | 
+------------+----------------+-----------+----------------------+-----------------------------------------------------+
|BlackBox    | ram_memory_reg | Implied   | 128 x 1920           | RAM16X1D x 3840  RAM32X1D x 1920  RAM64X1D x 1920   | 
+------------+----------------+-----------+----------------------+-----------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |RAM__GB0           |           1|     28447|
|2     |RAM__GB1           |           1|       900|
|3     |ModulMicroSD__GCB0 |           1|      7003|
|4     |ModulMicroSD__GCB1 |           1|      2445|
|5     |ModulMicroSD__GCB2 |           1|      1116|
|6     |ExecutionUnit__GC0 |           1|      1574|
|7     |ControlUnit        |           1|        52|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1931.320 ; gain = 412.875 ; free physical = 10053 ; free virtual = 14820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1931.320 ; gain = 412.875 ; free physical = 10053 ; free virtual = 14820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------+-----------+----------------------+-----------------------------------------------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives                                          | 
+------------+----------------+-----------+----------------------+-----------------------------------------------------+
|BlackBox    | ram_memory_reg | Implied   | 128 x 1920           | RAM16X1D x 3840  RAM32X1D x 1920  RAM64X1D x 1920   | 
+------------+----------------+-----------+----------------------+-----------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |RAM__GB0           |           1|     28447|
|2     |RAM__GB1           |           1|       900|
|3     |ModulMicroSD__GCB0 |           1|      7003|
|4     |ModulMicroSD__GCB1 |           1|      2445|
|5     |ModulMicroSD__GCB2 |           1|      1116|
|6     |ExecutionUnit__GC0 |           1|      1574|
|7     |ControlUnit        |           1|        52|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10037 ; free virtual = 14804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10036 ; free virtual = 14804
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10036 ; free virtual = 14804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10036 ; free virtual = 14804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10045 ; free virtual = 14813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10044 ; free virtual = 14812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10044 ; free virtual = 14812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|BlackBox    | UE/MicroSDModul/read_SD_modul/response_reg[2]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBox    | UE/MicroSDModul/read_SD_modul/data_out_reg[4088] | 5      | 511   | NO           | NO                 | YES               | 511    | 0       | 
|BlackBox    | UE/MicroSDModul/init_SD_modul/response_reg[34]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBox    | UE/MicroSDModul/init_SD_modul/response_reg[30]   | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |   221|
|3     |LUT1     |   254|
|4     |LUT2     |   757|
|5     |LUT3     |  1885|
|6     |LUT4     |  2278|
|7     |LUT5     |  2243|
|8     |LUT6     |  3368|
|9     |MUXF7    |   424|
|10    |MUXF8    |   160|
|11    |RAM16X1D |  3840|
|12    |RAM32X1D |  1920|
|13    |RAM64X1D |  1920|
|14    |SRL16E   |   514|
|15    |FDRE     |  2739|
|16    |FDSE     |    36|
|17    |IBUF     |    23|
|18    |OBUF     |    27|
|19    |OBUFT    |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------------------+------+
|      |Instance                         |Module                              |Cells |
+------+---------------------------------+------------------------------------+------+
|1     |top                              |                                    | 22629|
|2     |  UC                             |ControlUnit                         |    38|
|3     |    debounce_btn                 |mpg_3                               |    31|
|4     |  UE                             |ExecutionUnit                       | 22397|
|5     |    ControllerVGA                |controler_vga                       |   175|
|6     |    DebouncerDown                |mpg                                 |     6|
|7     |    DebouncerLeft                |mpg_0                               |    30|
|8     |    DebouncerRight               |mpg_1                               |     6|
|9     |    DebouncerUp                  |mpg_2                               |     3|
|10    |    DivizorFrecventa             |DivizorFrecventa_25                 |     4|
|11    |    MemoryAddress                |memory_address                      |   124|
|12    |    MicroSDModul                 |ModulMicroSD                        | 21882|
|13    |      Image_counter              |ImageCounter                        |    43|
|14    |      VRAM_MEMORY                |RAM                                 | 16979|
|15    |      init_SD_modul              |SDinitialise                        |   432|
|16    |        DivizorFrecventa_SD_inst |DivizorFrecventa_SD                 |    50|
|17    |      read_SD_modul              |SDControllerRead                    |  3930|
|18    |        DivizorFrecventa_SD_inst |DivizorFrecventa_SD__parameterized0 |    50|
|19    |    OffsetCounter                |offset_counter                      |    61|
|20    |    SyncGenerator                |sync_generator                      |   106|
|21    |      fsm_horizontal             |fsm_horizontal_sync                 |    14|
|22    |      fsm_vertical               |fsm_vertical_sync                   |    46|
+------+---------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1950.781 ; gain = 432.336 ; free physical = 10044 ; free virtual = 14812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1950.781 ; gain = 242.773 ; free physical = 10097 ; free virtual = 14864
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1950.789 ; gain = 432.336 ; free physical = 10097 ; free virtual = 14864
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8485 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2014.859 ; gain = 0.000 ; free physical = 10006 ; free virtual = 14774
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7680 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3840 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1920 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 1920 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2014.859 ; gain = 624.727 ; free physical = 10114 ; free virtual = 14883
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2014.859 ; gain = 0.000 ; free physical = 10114 ; free virtual = 14883
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/PROJECT/PROIECT FINAL/BirlutiuClaudiu_VGA/BirlutiuClaudiu_VGA.runs/synth_1/BlackBox.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlackBox_utilization_synth.rpt -pb BlackBox_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  3 14:30:29 2022...
