INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/instructions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructions
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/samarth/processor/processor.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
