XRT Build Version: 2.12.0 (Vitis)
       Build Date: 2021-08-25 21:54:07
          Hash ID: fd8487c065ba77b7e2d8f160f1d53acd8724a1ea
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 408752 bytes
Format : RAW
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Emulation-SW/binary_container_1.build/link/int/binary_container_1.so'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Emulation-SW/binary_container_1.build/link/int/binary_container_1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2484 bytes
Format : JSON
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Emulation-SW/binary_container_1.build/link/int/binary_container_1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 2121 bytes
Format : RAW
File   : '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Emulation-SW/binary_container_1.build/link/int/binary_container_1.xml'

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 0 bytes
Format : RAW
File   : '/dev/null'
Successfully wrote (420593 bytes) to the output file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Emulation-SW/binary_container_1.xclbin
Leaving xclbinutil.
