
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b4c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08001cdc  08001cdc  00002cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d20  08001d20  00003068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001d20  08001d20  00002d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001d28  08001d28  00003068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d28  08001d28  00002d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001d2c  08001d2c  00002d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08001d30  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000068  08001d98  00003068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  08001d98  000031ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000373b  00000000  00000000  00003098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d4f  00000000  00000000  000067d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000458  00000000  00000000  00007528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000315  00000000  00000000  00007980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025879  00000000  00000000  00007c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004d31  00000000  00000000  0002d50e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2f81  00000000  00000000  0003223f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001151c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001744  00000000  00000000  00115204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00116948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001cc4 	.word	0x08001cc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08001cc4 	.word	0x08001cc4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
#include "main.h"
#include "ultrasonic_sensor.h"
#include "stdio.h"

int main() {
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
	HAL_Init();
 80005a2:	f000 fb12 	bl	8000bca <HAL_Init>
	sensor_init();
 80005a6:	f000 f969 	bl	800087c <sensor_init>
	TIM2_init();
 80005aa:	f000 f9f1 	bl	8000990 <TIM2_init>

	uint32_t distance_cm = 0;
 80005ae:	2300      	movs	r3, #0
 80005b0:	607b      	str	r3, [r7, #4]

	while (1) {
		if (measurement_done_flag) {
 80005b2:	4b08      	ldr	r3, [pc, #32]	@ (80005d4 <main+0x38>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0fa      	beq.n	80005b2 <main+0x16>
			distance_cm = measure_distance_cm();
 80005bc:	f000 f9b2 	bl	8000924 <measure_distance_cm>
 80005c0:	6078      	str	r0, [r7, #4]
			measurement_done_flag = 0;
 80005c2:	4b04      	ldr	r3, [pc, #16]	@ (80005d4 <main+0x38>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]
			printf("Distance: %d\n", distance_cm);
 80005c8:	6879      	ldr	r1, [r7, #4]
 80005ca:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <main+0x3c>)
 80005cc:	f000 fd0e 	bl	8000fec <iprintf>
		if (measurement_done_flag) {
 80005d0:	e7ef      	b.n	80005b2 <main+0x16>
 80005d2:	bf00      	nop
 80005d4:	20000098 	.word	0x20000098
 80005d8:	08001cdc 	.word	0x08001cdc

080005dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <HAL_MspInit+0x44>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000620 <HAL_MspInit+0x44>)
 80005e8:	f043 0301 	orr.w	r3, r3, #1
 80005ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80005ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <HAL_MspInit+0x44>)
 80005f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fa:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <HAL_MspInit+0x44>)
 80005fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005fe:	4a08      	ldr	r2, [pc, #32]	@ (8000620 <HAL_MspInit+0x44>)
 8000600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000604:	6593      	str	r3, [r2, #88]	@ 0x58
 8000606:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <HAL_MspInit+0x44>)
 8000608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800060a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800060e:	603b      	str	r3, [r7, #0]
 8000610:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	40021000 	.word	0x40021000

08000624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <NMI_Handler+0x4>

0800062c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <HardFault_Handler+0x4>

08000634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <MemManage_Handler+0x4>

0800063c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <BusFault_Handler+0x4>

08000644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <UsageFault_Handler+0x4>

0800064c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr

0800065a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr

08000668 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr

08000676 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800067a:	f000 fafb 	bl	8000c74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}

08000682 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000682:	b580      	push	{r7, lr}
 8000684:	b086      	sub	sp, #24
 8000686:	af00      	add	r7, sp, #0
 8000688:	60f8      	str	r0, [r7, #12]
 800068a:	60b9      	str	r1, [r7, #8]
 800068c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
 8000692:	e00a      	b.n	80006aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000694:	f3af 8000 	nop.w
 8000698:	4601      	mov	r1, r0
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	1c5a      	adds	r2, r3, #1
 800069e:	60ba      	str	r2, [r7, #8]
 80006a0:	b2ca      	uxtb	r2, r1
 80006a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	3301      	adds	r3, #1
 80006a8:	617b      	str	r3, [r7, #20]
 80006aa:	697a      	ldr	r2, [r7, #20]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	dbf0      	blt.n	8000694 <_read+0x12>
  }

  return len;
 80006b2:	687b      	ldr	r3, [r7, #4]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]
 80006cc:	e009      	b.n	80006e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	1c5a      	adds	r2, r3, #1
 80006d2:	60ba      	str	r2, [r7, #8]
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	3301      	adds	r3, #1
 80006e0:	617b      	str	r3, [r7, #20]
 80006e2:	697a      	ldr	r2, [r7, #20]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	429a      	cmp	r2, r3
 80006e8:	dbf1      	blt.n	80006ce <_write+0x12>
  }
  return len;
 80006ea:	687b      	ldr	r3, [r7, #4]
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	3718      	adds	r7, #24
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <_close>:

int _close(int file)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000700:	4618      	mov	r0, r3
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800071c:	605a      	str	r2, [r3, #4]
  return 0;
 800071e:	2300      	movs	r3, #0
}
 8000720:	4618      	mov	r0, r3
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <_isatty>:

int _isatty(int file)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000734:	2301      	movs	r3, #1
}
 8000736:	4618      	mov	r0, r3
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000742:	b480      	push	{r7}
 8000744:	b085      	sub	sp, #20
 8000746:	af00      	add	r7, sp, #0
 8000748:	60f8      	str	r0, [r7, #12]
 800074a:	60b9      	str	r1, [r7, #8]
 800074c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800074e:	2300      	movs	r3, #0
}
 8000750:	4618      	mov	r0, r3
 8000752:	3714      	adds	r7, #20
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000764:	4a14      	ldr	r2, [pc, #80]	@ (80007b8 <_sbrk+0x5c>)
 8000766:	4b15      	ldr	r3, [pc, #84]	@ (80007bc <_sbrk+0x60>)
 8000768:	1ad3      	subs	r3, r2, r3
 800076a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <_sbrk+0x64>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d102      	bne.n	800077e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <_sbrk+0x64>)
 800077a:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <_sbrk+0x68>)
 800077c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <_sbrk+0x64>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	693a      	ldr	r2, [r7, #16]
 8000788:	429a      	cmp	r2, r3
 800078a:	d207      	bcs.n	800079c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800078c:	f000 fcd2 	bl	8001134 <__errno>
 8000790:	4603      	mov	r3, r0
 8000792:	220c      	movs	r2, #12
 8000794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
 800079a:	e009      	b.n	80007b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <_sbrk+0x64>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007a2:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <_sbrk+0x64>)
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	4a05      	ldr	r2, [pc, #20]	@ (80007c0 <_sbrk+0x64>)
 80007ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007ae:	68fb      	ldr	r3, [r7, #12]
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20018000 	.word	0x20018000
 80007bc:	00000400 	.word	0x00000400
 80007c0:	20000084 	.word	0x20000084
 80007c4:	200001f0 	.word	0x200001f0

080007c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <SystemInit+0x20>)
 80007ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007d2:	4a05      	ldr	r2, [pc, #20]	@ (80007e8 <SystemInit+0x20>)
 80007d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	db0b      	blt.n	8000816 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	f003 021f 	and.w	r2, r3, #31
 8000804:	4907      	ldr	r1, [pc, #28]	@ (8000824 <__NVIC_EnableIRQ+0x38>)
 8000806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080a:	095b      	lsrs	r3, r3, #5
 800080c:	2001      	movs	r0, #1
 800080e:	fa00 f202 	lsl.w	r2, r0, r2
 8000812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000816:	bf00      	nop
 8000818:	370c      	adds	r7, #12
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	e000e100 	.word	0xe000e100

08000828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	6039      	str	r1, [r7, #0]
 8000832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000838:	2b00      	cmp	r3, #0
 800083a:	db0a      	blt.n	8000852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	b2da      	uxtb	r2, r3
 8000840:	490c      	ldr	r1, [pc, #48]	@ (8000874 <__NVIC_SetPriority+0x4c>)
 8000842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000846:	0112      	lsls	r2, r2, #4
 8000848:	b2d2      	uxtb	r2, r2
 800084a:	440b      	add	r3, r1
 800084c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000850:	e00a      	b.n	8000868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	b2da      	uxtb	r2, r3
 8000856:	4908      	ldr	r1, [pc, #32]	@ (8000878 <__NVIC_SetPriority+0x50>)
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	f003 030f 	and.w	r3, r3, #15
 800085e:	3b04      	subs	r3, #4
 8000860:	0112      	lsls	r2, r2, #4
 8000862:	b2d2      	uxtb	r2, r2
 8000864:	440b      	add	r3, r1
 8000866:	761a      	strb	r2, [r3, #24]
}
 8000868:	bf00      	nop
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	e000e100 	.word	0xe000e100
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <sensor_init>:
volatile uint32_t time_one = 0;
volatile uint32_t time_two = 0;
volatile uint32_t echo_pulse_duration_cnt = 0;
volatile uint8_t measurement_done_flag = 0;

void sensor_init(void) {
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOBEN);
 8000880:	4b26      	ldr	r3, [pc, #152]	@ (800091c <sensor_init+0xa0>)
 8000882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000884:	4a25      	ldr	r2, [pc, #148]	@ (800091c <sensor_init+0xa0>)
 8000886:	f043 0302 	orr.w	r3, r3, #2
 800088a:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/*----- Configure PB0 as sensor trigger (Output, Push-Pull) -----*/
	// setup MODER as output (01)
	GPIOB->MODER &= ~(GPIO_MODER_MODE0);
 800088c:	4b24      	ldr	r3, [pc, #144]	@ (8000920 <sensor_init+0xa4>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a23      	ldr	r2, [pc, #140]	@ (8000920 <sensor_init+0xa4>)
 8000892:	f023 0303 	bic.w	r3, r3, #3
 8000896:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE0_0);
 8000898:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <sensor_init+0xa4>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a20      	ldr	r2, [pc, #128]	@ (8000920 <sensor_init+0xa4>)
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	6013      	str	r3, [r2, #0]
	// set push-pull output type (OTYPER bit 0)
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0);
 80008a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <sensor_init+0xa4>)
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	4a1d      	ldr	r2, [pc, #116]	@ (8000920 <sensor_init+0xa4>)
 80008aa:	f023 0301 	bic.w	r3, r3, #1
 80008ae:	6053      	str	r3, [r2, #4]
	// no pull-up/pull-down
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD0);
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <sensor_init+0xa4>)
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	4a1a      	ldr	r2, [pc, #104]	@ (8000920 <sensor_init+0xa4>)
 80008b6:	f023 0303 	bic.w	r3, r3, #3
 80008ba:	60d3      	str	r3, [r2, #12]
	// set to high speed
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED0);
 80008bc:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <sensor_init+0xa4>)
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	4a17      	ldr	r2, [pc, #92]	@ (8000920 <sensor_init+0xa4>)
 80008c2:	f043 0303 	orr.w	r3, r3, #3
 80008c6:	6093      	str	r3, [r2, #8]

	/*----- PB3 setup (Echo, Alternate Function TIM2_CH2) -----*/
	// set to alternate function (10)
	GPIOB->MODER &= ~(GPIO_MODER_MODER3);
 80008c8:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <sensor_init+0xa4>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a14      	ldr	r2, [pc, #80]	@ (8000920 <sensor_init+0xa4>)
 80008ce:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80008d2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE3_1);
 80008d4:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <sensor_init+0xa4>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a11      	ldr	r2, [pc, #68]	@ (8000920 <sensor_init+0xa4>)
 80008da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008de:	6013      	str	r3, [r2, #0]
	// Map PB3 to AF1 (TIM2_CH2)
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFSEL3;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <sensor_init+0xa4>)
 80008e2:	6a1b      	ldr	r3, [r3, #32]
 80008e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000920 <sensor_init+0xa4>)
 80008e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80008ea:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] |= (1 << GPIO_AFRL_AFSEL3_Pos);
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <sensor_init+0xa4>)
 80008ee:	6a1b      	ldr	r3, [r3, #32]
 80008f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000920 <sensor_init+0xa4>)
 80008f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008f6:	6213      	str	r3, [r2, #32]
	// pull-down to ensure defined state before echo
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD3);
 80008f8:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <sensor_init+0xa4>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	4a08      	ldr	r2, [pc, #32]	@ (8000920 <sensor_init+0xa4>)
 80008fe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000902:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (GPIO_PUPDR_PUPD3_1);
 8000904:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <sensor_init+0xa4>)
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	4a05      	ldr	r2, [pc, #20]	@ (8000920 <sensor_init+0xa4>)
 800090a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800090e:	60d3      	str	r3, [r2, #12]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40021000 	.word	0x40021000
 8000920:	48000400 	.word	0x48000400

08000924 <measure_distance_cm>:

uint32_t measure_distance_cm(void) {
 8000924:	b5b0      	push	{r4, r5, r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
	uint32_t duration_counts = echo_pulse_duration_cnt;
 800092a:	4c17      	ldr	r4, [pc, #92]	@ (8000988 <measure_distance_cm+0x64>)
 800092c:	6824      	ldr	r4, [r4, #0]
 800092e:	60fc      	str	r4, [r7, #12]

	// Distance (cm) = (Duration_cnt * 42875) / 10000000
	uint64_t distance = duration_counts;
 8000930:	68fc      	ldr	r4, [r7, #12]
 8000932:	2500      	movs	r5, #0
 8000934:	4620      	mov	r0, r4
 8000936:	4629      	mov	r1, r5
 8000938:	e9c7 0100 	strd	r0, r1, [r7]
	distance = distance * 42875;
 800093c:	6879      	ldr	r1, [r7, #4]
 800093e:	f24a 707b 	movw	r0, #42875	@ 0xa77b
 8000942:	fb01 f000 	mul.w	r0, r1, r0
 8000946:	6839      	ldr	r1, [r7, #0]
 8000948:	2400      	movs	r4, #0
 800094a:	fb04 f101 	mul.w	r1, r4, r1
 800094e:	4401      	add	r1, r0
 8000950:	6838      	ldr	r0, [r7, #0]
 8000952:	f24a 747b 	movw	r4, #42875	@ 0xa77b
 8000956:	fba0 2304 	umull	r2, r3, r0, r4
 800095a:	4419      	add	r1, r3
 800095c:	460b      	mov	r3, r1
 800095e:	e9c7 2300 	strd	r2, r3, [r7]
 8000962:	e9c7 2300 	strd	r2, r3, [r7]
	distance = distance / 10000000;
 8000966:	e9d7 0100 	ldrd	r0, r1, [r7]
 800096a:	4a08      	ldr	r2, [pc, #32]	@ (800098c <measure_distance_cm+0x68>)
 800096c:	f04f 0300 	mov.w	r3, #0
 8000970:	f7ff fc7e 	bl	8000270 <__aeabi_uldivmod>
 8000974:	4602      	mov	r2, r0
 8000976:	460b      	mov	r3, r1
 8000978:	e9c7 2300 	strd	r2, r3, [r7]

	return (uint32_t)distance;
 800097c:	683b      	ldr	r3, [r7, #0]
}
 800097e:	4618      	mov	r0, r3
 8000980:	3710      	adds	r7, #16
 8000982:	46bd      	mov	sp, r7
 8000984:	bdb0      	pop	{r4, r5, r7, pc}
 8000986:	bf00      	nop
 8000988:	20000094 	.word	0x20000094
 800098c:	00989680 	.word	0x00989680

08000990 <TIM2_init>:

void TIM2_init(void) {
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= (RCC_APB1ENR1_TIM2EN);
 8000994:	4b27      	ldr	r3, [pc, #156]	@ (8000a34 <TIM2_init+0xa4>)
 8000996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000998:	4a26      	ldr	r2, [pc, #152]	@ (8000a34 <TIM2_init+0xa4>)
 800099a:	f043 0301 	orr.w	r3, r3, #1
 800099e:	6593      	str	r3, [r2, #88]	@ 0x58

	NVIC_SetPriority(TIM2_IRQn, 0);
 80009a0:	2100      	movs	r1, #0
 80009a2:	201c      	movs	r0, #28
 80009a4:	f7ff ff40 	bl	8000828 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 80009a8:	201c      	movs	r0, #28
 80009aa:	f7ff ff1f 	bl	80007ec <__NVIC_EnableIRQ>

	// TIM2 in up mode
	TIM2->CR1 &= ~(TIM_CR1_DIR);
 80009ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009b8:	f023 0310 	bic.w	r3, r3, #16
 80009bc:	6013      	str	r3, [r2, #0]

	TIM2->ARR = MEASUREMENT_TIME;
 80009be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009c2:	4a1d      	ldr	r2, [pc, #116]	@ (8000a38 <TIM2_init+0xa8>)
 80009c4:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2->CCR1 = TRIGGER_TIME;
 80009c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009ca:	2228      	movs	r2, #40	@ 0x28
 80009cc:	635a      	str	r2, [r3, #52]	@ 0x34

	// Configure channel 2 (PB3/ECHO) as Input Capture
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;
 80009ce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009dc:	6193      	str	r3, [r2, #24]

	// Set initial polarity to rising edge
	TIM2->CCER &= ~TIM_CCER_CC2P;
 80009de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009e2:	6a1b      	ldr	r3, [r3, #32]
 80009e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009e8:	f023 0320 	bic.w	r3, r3, #32
 80009ec:	6213      	str	r3, [r2, #32]

	TIM2->CCER |= TIM_CCER_CC2E;
 80009ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80009f2:	6a1b      	ldr	r3, [r3, #32]
 80009f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009f8:	f043 0310 	orr.w	r3, r3, #16
 80009fc:	6213      	str	r3, [r2, #32]

	TIM2->DIER |= (TIM_DIER_UIE | TIM_DIER_CC1IE | TIM_DIER_CC2IE);
 80009fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a08:	f043 0307 	orr.w	r3, r3, #7
 8000a0c:	60d3      	str	r3, [r2, #12]

	TIM2->SR &= ~(TIM_SR_UIF | TIM_SR_CC1IF | TIM_SR_CC2IF);
 8000a0e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a12:	691b      	ldr	r3, [r3, #16]
 8000a14:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a18:	f023 0307 	bic.w	r3, r3, #7
 8000a1c:	6113      	str	r3, [r2, #16]

	// Start Timer
	TIM2->CR1 |= TIM_CR1_CEN;
 8000a1e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6013      	str	r3, [r2, #0]
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40021000 	.word	0x40021000
 8000a38:	0003a980 	.word	0x0003a980

08000a3c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_CC1IF) {
 8000a42:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a46:	691b      	ldr	r3, [r3, #16]
 8000a48:	f003 0302 	and.w	r3, r3, #2
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d00e      	beq.n	8000a6e <TIM2_IRQHandler+0x32>
		// end of 10us pulse
		GPIOB->ODR &= ~(GPIO_ODR_OD0); // Turn off TRIG pin (PB0 LOW)
 8000a50:	4b43      	ldr	r3, [pc, #268]	@ (8000b60 <TIM2_IRQHandler+0x124>)
 8000a52:	695b      	ldr	r3, [r3, #20]
 8000a54:	4a42      	ldr	r2, [pc, #264]	@ (8000b60 <TIM2_IRQHandler+0x124>)
 8000a56:	f023 0301 	bic.w	r3, r3, #1
 8000a5a:	6153      	str	r3, [r2, #20]
		TIM2->SR &= ~(TIM_SR_CC1IF);
 8000a5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a60:	691b      	ldr	r3, [r3, #16]
 8000a62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a66:	f023 0302 	bic.w	r3, r3, #2
 8000a6a:	6113      	str	r3, [r2, #16]
		}
		// start of 10us pulse every 60ms
		GPIOB->ODR |= (GPIO_ODR_OD0); // Turn on TRIG pin (PB0 High)
		TIM2->SR &= ~(TIM_SR_UIF);
	}
}
 8000a6c:	e072      	b.n	8000b54 <TIM2_IRQHandler+0x118>
	else if (TIM2->SR & TIM_SR_CC2IF) {
 8000a6e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a72:	691b      	ldr	r3, [r3, #16]
 8000a74:	f003 0304 	and.w	r3, r3, #4
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d043      	beq.n	8000b04 <TIM2_IRQHandler+0xc8>
		uint32_t current_time = TIM2->CNT;
 8000a7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a82:	607b      	str	r3, [r7, #4]
		if (sample == FIRST_SAMPLE) {
 8000a84:	4b37      	ldr	r3, [pc, #220]	@ (8000b64 <TIM2_IRQHandler+0x128>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d10e      	bne.n	8000aac <TIM2_IRQHandler+0x70>
			time_one = current_time;
 8000a8e:	4a36      	ldr	r2, [pc, #216]	@ (8000b68 <TIM2_IRQHandler+0x12c>)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	6013      	str	r3, [r2, #0]
			sample = SECOND_SAMPLE;
 8000a94:	4b33      	ldr	r3, [pc, #204]	@ (8000b64 <TIM2_IRQHandler+0x128>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
			TIM2->CCER |= TIM_CCER_CC2P; // Switch polarity to look for Falling Edge
 8000a9a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a9e:	6a1b      	ldr	r3, [r3, #32]
 8000aa0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000aa4:	f043 0320 	orr.w	r3, r3, #32
 8000aa8:	6213      	str	r3, [r2, #32]
 8000aaa:	e022      	b.n	8000af2 <TIM2_IRQHandler+0xb6>
		} else if (sample == SECOND_SAMPLE) {
 8000aac:	4b2d      	ldr	r3, [pc, #180]	@ (8000b64 <TIM2_IRQHandler+0x128>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d11d      	bne.n	8000af2 <TIM2_IRQHandler+0xb6>
			time_two = current_time;
 8000ab6:	4a2d      	ldr	r2, [pc, #180]	@ (8000b6c <TIM2_IRQHandler+0x130>)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6013      	str	r3, [r2, #0]
			if (time_two >= time_one) {
 8000abc:	4b2b      	ldr	r3, [pc, #172]	@ (8000b6c <TIM2_IRQHandler+0x130>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	4b29      	ldr	r3, [pc, #164]	@ (8000b68 <TIM2_IRQHandler+0x12c>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d306      	bcc.n	8000ad6 <TIM2_IRQHandler+0x9a>
				echo_pulse_duration_cnt = time_two - time_one;
 8000ac8:	4b28      	ldr	r3, [pc, #160]	@ (8000b6c <TIM2_IRQHandler+0x130>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	4b26      	ldr	r3, [pc, #152]	@ (8000b68 <TIM2_IRQHandler+0x12c>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	4a27      	ldr	r2, [pc, #156]	@ (8000b70 <TIM2_IRQHandler+0x134>)
 8000ad4:	6013      	str	r3, [r2, #0]
			measurement_done_flag = 1;
 8000ad6:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <TIM2_IRQHandler+0x138>)
 8000ad8:	2201      	movs	r2, #1
 8000ada:	701a      	strb	r2, [r3, #0]
			sample = FIRST_SAMPLE;
 8000adc:	4b21      	ldr	r3, [pc, #132]	@ (8000b64 <TIM2_IRQHandler+0x128>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
			TIM2->CCER &= ~TIM_CCER_CC2P; // Switch polarity back to Rising Edge
 8000ae2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ae6:	6a1b      	ldr	r3, [r3, #32]
 8000ae8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000aec:	f023 0320 	bic.w	r3, r3, #32
 8000af0:	6213      	str	r3, [r2, #32]
		TIM2->SR &= ~(TIM_SR_CC2IF);
 8000af2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000af6:	691b      	ldr	r3, [r3, #16]
 8000af8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000afc:	f023 0304 	bic.w	r3, r3, #4
 8000b00:	6113      	str	r3, [r2, #16]
}
 8000b02:	e027      	b.n	8000b54 <TIM2_IRQHandler+0x118>
	else if (TIM2->SR & TIM_SR_UIF) {
 8000b04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b08:	691b      	ldr	r3, [r3, #16]
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d020      	beq.n	8000b54 <TIM2_IRQHandler+0x118>
		if (sample == SECOND_SAMPLE) {
 8000b12:	4b14      	ldr	r3, [pc, #80]	@ (8000b64 <TIM2_IRQHandler+0x128>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d10d      	bne.n	8000b38 <TIM2_IRQHandler+0xfc>
			echo_pulse_duration_cnt = 0;
 8000b1c:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <TIM2_IRQHandler+0x134>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
			sample = FIRST_SAMPLE;
 8000b22:	4b10      	ldr	r3, [pc, #64]	@ (8000b64 <TIM2_IRQHandler+0x128>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	701a      	strb	r2, [r3, #0]
			TIM2->CCER &= ~TIM_CCER_CC2P; // Switch polarity to Rising Edge
 8000b28:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b2c:	6a1b      	ldr	r3, [r3, #32]
 8000b2e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b32:	f023 0320 	bic.w	r3, r3, #32
 8000b36:	6213      	str	r3, [r2, #32]
		GPIOB->ODR |= (GPIO_ODR_OD0); // Turn on TRIG pin (PB0 High)
 8000b38:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <TIM2_IRQHandler+0x124>)
 8000b3a:	695b      	ldr	r3, [r3, #20]
 8000b3c:	4a08      	ldr	r2, [pc, #32]	@ (8000b60 <TIM2_IRQHandler+0x124>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	6153      	str	r3, [r2, #20]
		TIM2->SR &= ~(TIM_SR_UIF);
 8000b44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b48:	691b      	ldr	r3, [r3, #16]
 8000b4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b4e:	f023 0301 	bic.w	r3, r3, #1
 8000b52:	6113      	str	r3, [r2, #16]
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	48000400 	.word	0x48000400
 8000b64:	20000088 	.word	0x20000088
 8000b68:	2000008c 	.word	0x2000008c
 8000b6c:	20000090 	.word	0x20000090
 8000b70:	20000094 	.word	0x20000094
 8000b74:	20000098 	.word	0x20000098

08000b78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b7c:	f7ff fe24 	bl	80007c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b80:	480c      	ldr	r0, [pc, #48]	@ (8000bb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b82:	490d      	ldr	r1, [pc, #52]	@ (8000bb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b84:	4a0d      	ldr	r2, [pc, #52]	@ (8000bbc <LoopForever+0xe>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b88:	e002      	b.n	8000b90 <LoopCopyDataInit>

08000b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b8e:	3304      	adds	r3, #4

08000b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b94:	d3f9      	bcc.n	8000b8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b96:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b98:	4c0a      	ldr	r4, [pc, #40]	@ (8000bc4 <LoopForever+0x16>)
  movs r3, #0
 8000b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b9c:	e001      	b.n	8000ba2 <LoopFillZerobss>

08000b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba0:	3204      	adds	r2, #4

08000ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba4:	d3fb      	bcc.n	8000b9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ba6:	f000 facb 	bl	8001140 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000baa:	f7ff fcf7 	bl	800059c <main>

08000bae <LoopForever>:

LoopForever:
    b LoopForever
 8000bae:	e7fe      	b.n	8000bae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bb0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bbc:	08001d30 	.word	0x08001d30
  ldr r2, =_sbss
 8000bc0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bc4:	200001ec 	.word	0x200001ec

08000bc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bc8:	e7fe      	b.n	8000bc8 <ADC1_2_IRQHandler>

08000bca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	f000 f913 	bl	8000e00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bda:	200f      	movs	r0, #15
 8000bdc:	f000 f80e 	bl	8000bfc <HAL_InitTick>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d002      	beq.n	8000bec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	71fb      	strb	r3, [r7, #7]
 8000bea:	e001      	b.n	8000bf0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bec:	f7ff fcf6 	bl	80005dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c04:	2300      	movs	r3, #0
 8000c06:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c08:	4b17      	ldr	r3, [pc, #92]	@ (8000c68 <HAL_InitTick+0x6c>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d023      	beq.n	8000c58 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c10:	4b16      	ldr	r3, [pc, #88]	@ (8000c6c <HAL_InitTick+0x70>)
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <HAL_InitTick+0x6c>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	4619      	mov	r1, r3
 8000c1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c26:	4618      	mov	r0, r3
 8000c28:	f000 f911 	bl	8000e4e <HAL_SYSTICK_Config>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d10f      	bne.n	8000c52 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2b0f      	cmp	r3, #15
 8000c36:	d809      	bhi.n	8000c4c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	6879      	ldr	r1, [r7, #4]
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	f000 f8e9 	bl	8000e16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c44:	4a0a      	ldr	r2, [pc, #40]	@ (8000c70 <HAL_InitTick+0x74>)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	e007      	b.n	8000c5c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	73fb      	strb	r3, [r7, #15]
 8000c50:	e004      	b.n	8000c5c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	73fb      	strb	r3, [r7, #15]
 8000c56:	e001      	b.n	8000c5c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20000008 	.word	0x20000008
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	20000004 	.word	0x20000004

08000c74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c78:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <HAL_IncTick+0x20>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <HAL_IncTick+0x24>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4413      	add	r3, r2
 8000c84:	4a04      	ldr	r2, [pc, #16]	@ (8000c98 <HAL_IncTick+0x24>)
 8000c86:	6013      	str	r3, [r2, #0]
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	20000008 	.word	0x20000008
 8000c98:	2000009c 	.word	0x2000009c

08000c9c <__NVIC_SetPriorityGrouping>:
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb2:	68ba      	ldr	r2, [r7, #8]
 8000cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cce:	4a04      	ldr	r2, [pc, #16]	@ (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	60d3      	str	r3, [r2, #12]
}
 8000cd4:	bf00      	nop
 8000cd6:	3714      	adds	r7, #20
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_GetPriorityGrouping>:
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce8:	4b04      	ldr	r3, [pc, #16]	@ (8000cfc <__NVIC_GetPriorityGrouping+0x18>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	0a1b      	lsrs	r3, r3, #8
 8000cee:	f003 0307 	and.w	r3, r3, #7
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_SetPriority>:
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db0a      	blt.n	8000d2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	490c      	ldr	r1, [pc, #48]	@ (8000d4c <__NVIC_SetPriority+0x4c>)
 8000d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	b2d2      	uxtb	r2, r2
 8000d22:	440b      	add	r3, r1
 8000d24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d28:	e00a      	b.n	8000d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4908      	ldr	r1, [pc, #32]	@ (8000d50 <__NVIC_SetPriority+0x50>)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	3b04      	subs	r3, #4
 8000d38:	0112      	lsls	r2, r2, #4
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	761a      	strb	r2, [r3, #24]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000e100 	.word	0xe000e100
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b089      	sub	sp, #36	@ 0x24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	f1c3 0307 	rsb	r3, r3, #7
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	bf28      	it	cs
 8000d72:	2304      	movcs	r3, #4
 8000d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	2b06      	cmp	r3, #6
 8000d7c:	d902      	bls.n	8000d84 <NVIC_EncodePriority+0x30>
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3b03      	subs	r3, #3
 8000d82:	e000      	b.n	8000d86 <NVIC_EncodePriority+0x32>
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d88:	f04f 32ff 	mov.w	r2, #4294967295
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	43da      	mvns	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	401a      	ands	r2, r3
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	fa01 f303 	lsl.w	r3, r1, r3
 8000da6:	43d9      	mvns	r1, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dac:	4313      	orrs	r3, r2
         );
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3724      	adds	r7, #36	@ 0x24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
	...

08000dbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dcc:	d301      	bcc.n	8000dd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e00f      	b.n	8000df2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dfc <SysTick_Config+0x40>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dda:	210f      	movs	r1, #15
 8000ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8000de0:	f7ff ff8e 	bl	8000d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de4:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <SysTick_Config+0x40>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dea:	4b04      	ldr	r3, [pc, #16]	@ (8000dfc <SysTick_Config+0x40>)
 8000dec:	2207      	movs	r2, #7
 8000dee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	e000e010 	.word	0xe000e010

08000e00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f7ff ff47 	bl	8000c9c <__NVIC_SetPriorityGrouping>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b086      	sub	sp, #24
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	60b9      	str	r1, [r7, #8]
 8000e20:	607a      	str	r2, [r7, #4]
 8000e22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e28:	f7ff ff5c 	bl	8000ce4 <__NVIC_GetPriorityGrouping>
 8000e2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	68b9      	ldr	r1, [r7, #8]
 8000e32:	6978      	ldr	r0, [r7, #20]
 8000e34:	f7ff ff8e 	bl	8000d54 <NVIC_EncodePriority>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3e:	4611      	mov	r1, r2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff ff5d 	bl	8000d00 <__NVIC_SetPriority>
}
 8000e46:	bf00      	nop
 8000e48:	3718      	adds	r7, #24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff ffb0 	bl	8000dbc <SysTick_Config>
 8000e5c:	4603      	mov	r3, r0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <std>:
 8000e68:	2300      	movs	r3, #0
 8000e6a:	b510      	push	{r4, lr}
 8000e6c:	4604      	mov	r4, r0
 8000e6e:	e9c0 3300 	strd	r3, r3, [r0]
 8000e72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000e76:	6083      	str	r3, [r0, #8]
 8000e78:	8181      	strh	r1, [r0, #12]
 8000e7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8000e7c:	81c2      	strh	r2, [r0, #14]
 8000e7e:	6183      	str	r3, [r0, #24]
 8000e80:	4619      	mov	r1, r3
 8000e82:	2208      	movs	r2, #8
 8000e84:	305c      	adds	r0, #92	@ 0x5c
 8000e86:	f000 f906 	bl	8001096 <memset>
 8000e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <std+0x58>)
 8000e8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8000e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec4 <std+0x5c>)
 8000e90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000e92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <std+0x60>)
 8000e94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000e96:	4b0d      	ldr	r3, [pc, #52]	@ (8000ecc <std+0x64>)
 8000e98:	6323      	str	r3, [r4, #48]	@ 0x30
 8000e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed0 <std+0x68>)
 8000e9c:	6224      	str	r4, [r4, #32]
 8000e9e:	429c      	cmp	r4, r3
 8000ea0:	d006      	beq.n	8000eb0 <std+0x48>
 8000ea2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8000ea6:	4294      	cmp	r4, r2
 8000ea8:	d002      	beq.n	8000eb0 <std+0x48>
 8000eaa:	33d0      	adds	r3, #208	@ 0xd0
 8000eac:	429c      	cmp	r4, r3
 8000eae:	d105      	bne.n	8000ebc <std+0x54>
 8000eb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8000eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000eb8:	f000 b966 	b.w	8001188 <__retarget_lock_init_recursive>
 8000ebc:	bd10      	pop	{r4, pc}
 8000ebe:	bf00      	nop
 8000ec0:	08001011 	.word	0x08001011
 8000ec4:	08001033 	.word	0x08001033
 8000ec8:	0800106b 	.word	0x0800106b
 8000ecc:	0800108f 	.word	0x0800108f
 8000ed0:	200000a0 	.word	0x200000a0

08000ed4 <stdio_exit_handler>:
 8000ed4:	4a02      	ldr	r2, [pc, #8]	@ (8000ee0 <stdio_exit_handler+0xc>)
 8000ed6:	4903      	ldr	r1, [pc, #12]	@ (8000ee4 <stdio_exit_handler+0x10>)
 8000ed8:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <stdio_exit_handler+0x14>)
 8000eda:	f000 b869 	b.w	8000fb0 <_fwalk_sglue>
 8000ede:	bf00      	nop
 8000ee0:	2000000c 	.word	0x2000000c
 8000ee4:	08001a25 	.word	0x08001a25
 8000ee8:	2000001c 	.word	0x2000001c

08000eec <cleanup_stdio>:
 8000eec:	6841      	ldr	r1, [r0, #4]
 8000eee:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <cleanup_stdio+0x34>)
 8000ef0:	4299      	cmp	r1, r3
 8000ef2:	b510      	push	{r4, lr}
 8000ef4:	4604      	mov	r4, r0
 8000ef6:	d001      	beq.n	8000efc <cleanup_stdio+0x10>
 8000ef8:	f000 fd94 	bl	8001a24 <_fflush_r>
 8000efc:	68a1      	ldr	r1, [r4, #8]
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <cleanup_stdio+0x38>)
 8000f00:	4299      	cmp	r1, r3
 8000f02:	d002      	beq.n	8000f0a <cleanup_stdio+0x1e>
 8000f04:	4620      	mov	r0, r4
 8000f06:	f000 fd8d 	bl	8001a24 <_fflush_r>
 8000f0a:	68e1      	ldr	r1, [r4, #12]
 8000f0c:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <cleanup_stdio+0x3c>)
 8000f0e:	4299      	cmp	r1, r3
 8000f10:	d004      	beq.n	8000f1c <cleanup_stdio+0x30>
 8000f12:	4620      	mov	r0, r4
 8000f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f18:	f000 bd84 	b.w	8001a24 <_fflush_r>
 8000f1c:	bd10      	pop	{r4, pc}
 8000f1e:	bf00      	nop
 8000f20:	200000a0 	.word	0x200000a0
 8000f24:	20000108 	.word	0x20000108
 8000f28:	20000170 	.word	0x20000170

08000f2c <global_stdio_init.part.0>:
 8000f2c:	b510      	push	{r4, lr}
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <global_stdio_init.part.0+0x30>)
 8000f30:	4c0b      	ldr	r4, [pc, #44]	@ (8000f60 <global_stdio_init.part.0+0x34>)
 8000f32:	4a0c      	ldr	r2, [pc, #48]	@ (8000f64 <global_stdio_init.part.0+0x38>)
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	4620      	mov	r0, r4
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	f7ff ff94 	bl	8000e68 <std>
 8000f40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8000f44:	2201      	movs	r2, #1
 8000f46:	2109      	movs	r1, #9
 8000f48:	f7ff ff8e 	bl	8000e68 <std>
 8000f4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8000f50:	2202      	movs	r2, #2
 8000f52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f56:	2112      	movs	r1, #18
 8000f58:	f7ff bf86 	b.w	8000e68 <std>
 8000f5c:	200001d8 	.word	0x200001d8
 8000f60:	200000a0 	.word	0x200000a0
 8000f64:	08000ed5 	.word	0x08000ed5

08000f68 <__sfp_lock_acquire>:
 8000f68:	4801      	ldr	r0, [pc, #4]	@ (8000f70 <__sfp_lock_acquire+0x8>)
 8000f6a:	f000 b90e 	b.w	800118a <__retarget_lock_acquire_recursive>
 8000f6e:	bf00      	nop
 8000f70:	200001e1 	.word	0x200001e1

08000f74 <__sfp_lock_release>:
 8000f74:	4801      	ldr	r0, [pc, #4]	@ (8000f7c <__sfp_lock_release+0x8>)
 8000f76:	f000 b909 	b.w	800118c <__retarget_lock_release_recursive>
 8000f7a:	bf00      	nop
 8000f7c:	200001e1 	.word	0x200001e1

08000f80 <__sinit>:
 8000f80:	b510      	push	{r4, lr}
 8000f82:	4604      	mov	r4, r0
 8000f84:	f7ff fff0 	bl	8000f68 <__sfp_lock_acquire>
 8000f88:	6a23      	ldr	r3, [r4, #32]
 8000f8a:	b11b      	cbz	r3, 8000f94 <__sinit+0x14>
 8000f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f90:	f7ff bff0 	b.w	8000f74 <__sfp_lock_release>
 8000f94:	4b04      	ldr	r3, [pc, #16]	@ (8000fa8 <__sinit+0x28>)
 8000f96:	6223      	str	r3, [r4, #32]
 8000f98:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <__sinit+0x2c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1f5      	bne.n	8000f8c <__sinit+0xc>
 8000fa0:	f7ff ffc4 	bl	8000f2c <global_stdio_init.part.0>
 8000fa4:	e7f2      	b.n	8000f8c <__sinit+0xc>
 8000fa6:	bf00      	nop
 8000fa8:	08000eed 	.word	0x08000eed
 8000fac:	200001d8 	.word	0x200001d8

08000fb0 <_fwalk_sglue>:
 8000fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000fb4:	4607      	mov	r7, r0
 8000fb6:	4688      	mov	r8, r1
 8000fb8:	4614      	mov	r4, r2
 8000fba:	2600      	movs	r6, #0
 8000fbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8000fc0:	f1b9 0901 	subs.w	r9, r9, #1
 8000fc4:	d505      	bpl.n	8000fd2 <_fwalk_sglue+0x22>
 8000fc6:	6824      	ldr	r4, [r4, #0]
 8000fc8:	2c00      	cmp	r4, #0
 8000fca:	d1f7      	bne.n	8000fbc <_fwalk_sglue+0xc>
 8000fcc:	4630      	mov	r0, r6
 8000fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000fd2:	89ab      	ldrh	r3, [r5, #12]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d907      	bls.n	8000fe8 <_fwalk_sglue+0x38>
 8000fd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	d003      	beq.n	8000fe8 <_fwalk_sglue+0x38>
 8000fe0:	4629      	mov	r1, r5
 8000fe2:	4638      	mov	r0, r7
 8000fe4:	47c0      	blx	r8
 8000fe6:	4306      	orrs	r6, r0
 8000fe8:	3568      	adds	r5, #104	@ 0x68
 8000fea:	e7e9      	b.n	8000fc0 <_fwalk_sglue+0x10>

08000fec <iprintf>:
 8000fec:	b40f      	push	{r0, r1, r2, r3}
 8000fee:	b507      	push	{r0, r1, r2, lr}
 8000ff0:	4906      	ldr	r1, [pc, #24]	@ (800100c <iprintf+0x20>)
 8000ff2:	ab04      	add	r3, sp, #16
 8000ff4:	6808      	ldr	r0, [r1, #0]
 8000ff6:	f853 2b04 	ldr.w	r2, [r3], #4
 8000ffa:	6881      	ldr	r1, [r0, #8]
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	f000 f9e9 	bl	80013d4 <_vfiprintf_r>
 8001002:	b003      	add	sp, #12
 8001004:	f85d eb04 	ldr.w	lr, [sp], #4
 8001008:	b004      	add	sp, #16
 800100a:	4770      	bx	lr
 800100c:	20000018 	.word	0x20000018

08001010 <__sread>:
 8001010:	b510      	push	{r4, lr}
 8001012:	460c      	mov	r4, r1
 8001014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001018:	f000 f868 	bl	80010ec <_read_r>
 800101c:	2800      	cmp	r0, #0
 800101e:	bfab      	itete	ge
 8001020:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001022:	89a3      	ldrhlt	r3, [r4, #12]
 8001024:	181b      	addge	r3, r3, r0
 8001026:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800102a:	bfac      	ite	ge
 800102c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800102e:	81a3      	strhlt	r3, [r4, #12]
 8001030:	bd10      	pop	{r4, pc}

08001032 <__swrite>:
 8001032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001036:	461f      	mov	r7, r3
 8001038:	898b      	ldrh	r3, [r1, #12]
 800103a:	05db      	lsls	r3, r3, #23
 800103c:	4605      	mov	r5, r0
 800103e:	460c      	mov	r4, r1
 8001040:	4616      	mov	r6, r2
 8001042:	d505      	bpl.n	8001050 <__swrite+0x1e>
 8001044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001048:	2302      	movs	r3, #2
 800104a:	2200      	movs	r2, #0
 800104c:	f000 f83c 	bl	80010c8 <_lseek_r>
 8001050:	89a3      	ldrh	r3, [r4, #12]
 8001052:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001056:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800105a:	81a3      	strh	r3, [r4, #12]
 800105c:	4632      	mov	r2, r6
 800105e:	463b      	mov	r3, r7
 8001060:	4628      	mov	r0, r5
 8001062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001066:	f000 b853 	b.w	8001110 <_write_r>

0800106a <__sseek>:
 800106a:	b510      	push	{r4, lr}
 800106c:	460c      	mov	r4, r1
 800106e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001072:	f000 f829 	bl	80010c8 <_lseek_r>
 8001076:	1c43      	adds	r3, r0, #1
 8001078:	89a3      	ldrh	r3, [r4, #12]
 800107a:	bf15      	itete	ne
 800107c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800107e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001082:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001086:	81a3      	strheq	r3, [r4, #12]
 8001088:	bf18      	it	ne
 800108a:	81a3      	strhne	r3, [r4, #12]
 800108c:	bd10      	pop	{r4, pc}

0800108e <__sclose>:
 800108e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001092:	f000 b809 	b.w	80010a8 <_close_r>

08001096 <memset>:
 8001096:	4402      	add	r2, r0
 8001098:	4603      	mov	r3, r0
 800109a:	4293      	cmp	r3, r2
 800109c:	d100      	bne.n	80010a0 <memset+0xa>
 800109e:	4770      	bx	lr
 80010a0:	f803 1b01 	strb.w	r1, [r3], #1
 80010a4:	e7f9      	b.n	800109a <memset+0x4>
	...

080010a8 <_close_r>:
 80010a8:	b538      	push	{r3, r4, r5, lr}
 80010aa:	4d06      	ldr	r5, [pc, #24]	@ (80010c4 <_close_r+0x1c>)
 80010ac:	2300      	movs	r3, #0
 80010ae:	4604      	mov	r4, r0
 80010b0:	4608      	mov	r0, r1
 80010b2:	602b      	str	r3, [r5, #0]
 80010b4:	f7ff fb1e 	bl	80006f4 <_close>
 80010b8:	1c43      	adds	r3, r0, #1
 80010ba:	d102      	bne.n	80010c2 <_close_r+0x1a>
 80010bc:	682b      	ldr	r3, [r5, #0]
 80010be:	b103      	cbz	r3, 80010c2 <_close_r+0x1a>
 80010c0:	6023      	str	r3, [r4, #0]
 80010c2:	bd38      	pop	{r3, r4, r5, pc}
 80010c4:	200001dc 	.word	0x200001dc

080010c8 <_lseek_r>:
 80010c8:	b538      	push	{r3, r4, r5, lr}
 80010ca:	4d07      	ldr	r5, [pc, #28]	@ (80010e8 <_lseek_r+0x20>)
 80010cc:	4604      	mov	r4, r0
 80010ce:	4608      	mov	r0, r1
 80010d0:	4611      	mov	r1, r2
 80010d2:	2200      	movs	r2, #0
 80010d4:	602a      	str	r2, [r5, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	f7ff fb33 	bl	8000742 <_lseek>
 80010dc:	1c43      	adds	r3, r0, #1
 80010de:	d102      	bne.n	80010e6 <_lseek_r+0x1e>
 80010e0:	682b      	ldr	r3, [r5, #0]
 80010e2:	b103      	cbz	r3, 80010e6 <_lseek_r+0x1e>
 80010e4:	6023      	str	r3, [r4, #0]
 80010e6:	bd38      	pop	{r3, r4, r5, pc}
 80010e8:	200001dc 	.word	0x200001dc

080010ec <_read_r>:
 80010ec:	b538      	push	{r3, r4, r5, lr}
 80010ee:	4d07      	ldr	r5, [pc, #28]	@ (800110c <_read_r+0x20>)
 80010f0:	4604      	mov	r4, r0
 80010f2:	4608      	mov	r0, r1
 80010f4:	4611      	mov	r1, r2
 80010f6:	2200      	movs	r2, #0
 80010f8:	602a      	str	r2, [r5, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	f7ff fac1 	bl	8000682 <_read>
 8001100:	1c43      	adds	r3, r0, #1
 8001102:	d102      	bne.n	800110a <_read_r+0x1e>
 8001104:	682b      	ldr	r3, [r5, #0]
 8001106:	b103      	cbz	r3, 800110a <_read_r+0x1e>
 8001108:	6023      	str	r3, [r4, #0]
 800110a:	bd38      	pop	{r3, r4, r5, pc}
 800110c:	200001dc 	.word	0x200001dc

08001110 <_write_r>:
 8001110:	b538      	push	{r3, r4, r5, lr}
 8001112:	4d07      	ldr	r5, [pc, #28]	@ (8001130 <_write_r+0x20>)
 8001114:	4604      	mov	r4, r0
 8001116:	4608      	mov	r0, r1
 8001118:	4611      	mov	r1, r2
 800111a:	2200      	movs	r2, #0
 800111c:	602a      	str	r2, [r5, #0]
 800111e:	461a      	mov	r2, r3
 8001120:	f7ff facc 	bl	80006bc <_write>
 8001124:	1c43      	adds	r3, r0, #1
 8001126:	d102      	bne.n	800112e <_write_r+0x1e>
 8001128:	682b      	ldr	r3, [r5, #0]
 800112a:	b103      	cbz	r3, 800112e <_write_r+0x1e>
 800112c:	6023      	str	r3, [r4, #0]
 800112e:	bd38      	pop	{r3, r4, r5, pc}
 8001130:	200001dc 	.word	0x200001dc

08001134 <__errno>:
 8001134:	4b01      	ldr	r3, [pc, #4]	@ (800113c <__errno+0x8>)
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	20000018 	.word	0x20000018

08001140 <__libc_init_array>:
 8001140:	b570      	push	{r4, r5, r6, lr}
 8001142:	4d0d      	ldr	r5, [pc, #52]	@ (8001178 <__libc_init_array+0x38>)
 8001144:	4c0d      	ldr	r4, [pc, #52]	@ (800117c <__libc_init_array+0x3c>)
 8001146:	1b64      	subs	r4, r4, r5
 8001148:	10a4      	asrs	r4, r4, #2
 800114a:	2600      	movs	r6, #0
 800114c:	42a6      	cmp	r6, r4
 800114e:	d109      	bne.n	8001164 <__libc_init_array+0x24>
 8001150:	4d0b      	ldr	r5, [pc, #44]	@ (8001180 <__libc_init_array+0x40>)
 8001152:	4c0c      	ldr	r4, [pc, #48]	@ (8001184 <__libc_init_array+0x44>)
 8001154:	f000 fdb6 	bl	8001cc4 <_init>
 8001158:	1b64      	subs	r4, r4, r5
 800115a:	10a4      	asrs	r4, r4, #2
 800115c:	2600      	movs	r6, #0
 800115e:	42a6      	cmp	r6, r4
 8001160:	d105      	bne.n	800116e <__libc_init_array+0x2e>
 8001162:	bd70      	pop	{r4, r5, r6, pc}
 8001164:	f855 3b04 	ldr.w	r3, [r5], #4
 8001168:	4798      	blx	r3
 800116a:	3601      	adds	r6, #1
 800116c:	e7ee      	b.n	800114c <__libc_init_array+0xc>
 800116e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001172:	4798      	blx	r3
 8001174:	3601      	adds	r6, #1
 8001176:	e7f2      	b.n	800115e <__libc_init_array+0x1e>
 8001178:	08001d28 	.word	0x08001d28
 800117c:	08001d28 	.word	0x08001d28
 8001180:	08001d28 	.word	0x08001d28
 8001184:	08001d2c 	.word	0x08001d2c

08001188 <__retarget_lock_init_recursive>:
 8001188:	4770      	bx	lr

0800118a <__retarget_lock_acquire_recursive>:
 800118a:	4770      	bx	lr

0800118c <__retarget_lock_release_recursive>:
 800118c:	4770      	bx	lr
	...

08001190 <_free_r>:
 8001190:	b538      	push	{r3, r4, r5, lr}
 8001192:	4605      	mov	r5, r0
 8001194:	2900      	cmp	r1, #0
 8001196:	d041      	beq.n	800121c <_free_r+0x8c>
 8001198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800119c:	1f0c      	subs	r4, r1, #4
 800119e:	2b00      	cmp	r3, #0
 80011a0:	bfb8      	it	lt
 80011a2:	18e4      	addlt	r4, r4, r3
 80011a4:	f000 f8e0 	bl	8001368 <__malloc_lock>
 80011a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001220 <_free_r+0x90>)
 80011aa:	6813      	ldr	r3, [r2, #0]
 80011ac:	b933      	cbnz	r3, 80011bc <_free_r+0x2c>
 80011ae:	6063      	str	r3, [r4, #4]
 80011b0:	6014      	str	r4, [r2, #0]
 80011b2:	4628      	mov	r0, r5
 80011b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011b8:	f000 b8dc 	b.w	8001374 <__malloc_unlock>
 80011bc:	42a3      	cmp	r3, r4
 80011be:	d908      	bls.n	80011d2 <_free_r+0x42>
 80011c0:	6820      	ldr	r0, [r4, #0]
 80011c2:	1821      	adds	r1, r4, r0
 80011c4:	428b      	cmp	r3, r1
 80011c6:	bf01      	itttt	eq
 80011c8:	6819      	ldreq	r1, [r3, #0]
 80011ca:	685b      	ldreq	r3, [r3, #4]
 80011cc:	1809      	addeq	r1, r1, r0
 80011ce:	6021      	streq	r1, [r4, #0]
 80011d0:	e7ed      	b.n	80011ae <_free_r+0x1e>
 80011d2:	461a      	mov	r2, r3
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	b10b      	cbz	r3, 80011dc <_free_r+0x4c>
 80011d8:	42a3      	cmp	r3, r4
 80011da:	d9fa      	bls.n	80011d2 <_free_r+0x42>
 80011dc:	6811      	ldr	r1, [r2, #0]
 80011de:	1850      	adds	r0, r2, r1
 80011e0:	42a0      	cmp	r0, r4
 80011e2:	d10b      	bne.n	80011fc <_free_r+0x6c>
 80011e4:	6820      	ldr	r0, [r4, #0]
 80011e6:	4401      	add	r1, r0
 80011e8:	1850      	adds	r0, r2, r1
 80011ea:	4283      	cmp	r3, r0
 80011ec:	6011      	str	r1, [r2, #0]
 80011ee:	d1e0      	bne.n	80011b2 <_free_r+0x22>
 80011f0:	6818      	ldr	r0, [r3, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	6053      	str	r3, [r2, #4]
 80011f6:	4408      	add	r0, r1
 80011f8:	6010      	str	r0, [r2, #0]
 80011fa:	e7da      	b.n	80011b2 <_free_r+0x22>
 80011fc:	d902      	bls.n	8001204 <_free_r+0x74>
 80011fe:	230c      	movs	r3, #12
 8001200:	602b      	str	r3, [r5, #0]
 8001202:	e7d6      	b.n	80011b2 <_free_r+0x22>
 8001204:	6820      	ldr	r0, [r4, #0]
 8001206:	1821      	adds	r1, r4, r0
 8001208:	428b      	cmp	r3, r1
 800120a:	bf04      	itt	eq
 800120c:	6819      	ldreq	r1, [r3, #0]
 800120e:	685b      	ldreq	r3, [r3, #4]
 8001210:	6063      	str	r3, [r4, #4]
 8001212:	bf04      	itt	eq
 8001214:	1809      	addeq	r1, r1, r0
 8001216:	6021      	streq	r1, [r4, #0]
 8001218:	6054      	str	r4, [r2, #4]
 800121a:	e7ca      	b.n	80011b2 <_free_r+0x22>
 800121c:	bd38      	pop	{r3, r4, r5, pc}
 800121e:	bf00      	nop
 8001220:	200001e8 	.word	0x200001e8

08001224 <sbrk_aligned>:
 8001224:	b570      	push	{r4, r5, r6, lr}
 8001226:	4e0f      	ldr	r6, [pc, #60]	@ (8001264 <sbrk_aligned+0x40>)
 8001228:	460c      	mov	r4, r1
 800122a:	6831      	ldr	r1, [r6, #0]
 800122c:	4605      	mov	r5, r0
 800122e:	b911      	cbnz	r1, 8001236 <sbrk_aligned+0x12>
 8001230:	f000 fcb4 	bl	8001b9c <_sbrk_r>
 8001234:	6030      	str	r0, [r6, #0]
 8001236:	4621      	mov	r1, r4
 8001238:	4628      	mov	r0, r5
 800123a:	f000 fcaf 	bl	8001b9c <_sbrk_r>
 800123e:	1c43      	adds	r3, r0, #1
 8001240:	d103      	bne.n	800124a <sbrk_aligned+0x26>
 8001242:	f04f 34ff 	mov.w	r4, #4294967295
 8001246:	4620      	mov	r0, r4
 8001248:	bd70      	pop	{r4, r5, r6, pc}
 800124a:	1cc4      	adds	r4, r0, #3
 800124c:	f024 0403 	bic.w	r4, r4, #3
 8001250:	42a0      	cmp	r0, r4
 8001252:	d0f8      	beq.n	8001246 <sbrk_aligned+0x22>
 8001254:	1a21      	subs	r1, r4, r0
 8001256:	4628      	mov	r0, r5
 8001258:	f000 fca0 	bl	8001b9c <_sbrk_r>
 800125c:	3001      	adds	r0, #1
 800125e:	d1f2      	bne.n	8001246 <sbrk_aligned+0x22>
 8001260:	e7ef      	b.n	8001242 <sbrk_aligned+0x1e>
 8001262:	bf00      	nop
 8001264:	200001e4 	.word	0x200001e4

08001268 <_malloc_r>:
 8001268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800126c:	1ccd      	adds	r5, r1, #3
 800126e:	f025 0503 	bic.w	r5, r5, #3
 8001272:	3508      	adds	r5, #8
 8001274:	2d0c      	cmp	r5, #12
 8001276:	bf38      	it	cc
 8001278:	250c      	movcc	r5, #12
 800127a:	2d00      	cmp	r5, #0
 800127c:	4606      	mov	r6, r0
 800127e:	db01      	blt.n	8001284 <_malloc_r+0x1c>
 8001280:	42a9      	cmp	r1, r5
 8001282:	d904      	bls.n	800128e <_malloc_r+0x26>
 8001284:	230c      	movs	r3, #12
 8001286:	6033      	str	r3, [r6, #0]
 8001288:	2000      	movs	r0, #0
 800128a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800128e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001364 <_malloc_r+0xfc>
 8001292:	f000 f869 	bl	8001368 <__malloc_lock>
 8001296:	f8d8 3000 	ldr.w	r3, [r8]
 800129a:	461c      	mov	r4, r3
 800129c:	bb44      	cbnz	r4, 80012f0 <_malloc_r+0x88>
 800129e:	4629      	mov	r1, r5
 80012a0:	4630      	mov	r0, r6
 80012a2:	f7ff ffbf 	bl	8001224 <sbrk_aligned>
 80012a6:	1c43      	adds	r3, r0, #1
 80012a8:	4604      	mov	r4, r0
 80012aa:	d158      	bne.n	800135e <_malloc_r+0xf6>
 80012ac:	f8d8 4000 	ldr.w	r4, [r8]
 80012b0:	4627      	mov	r7, r4
 80012b2:	2f00      	cmp	r7, #0
 80012b4:	d143      	bne.n	800133e <_malloc_r+0xd6>
 80012b6:	2c00      	cmp	r4, #0
 80012b8:	d04b      	beq.n	8001352 <_malloc_r+0xea>
 80012ba:	6823      	ldr	r3, [r4, #0]
 80012bc:	4639      	mov	r1, r7
 80012be:	4630      	mov	r0, r6
 80012c0:	eb04 0903 	add.w	r9, r4, r3
 80012c4:	f000 fc6a 	bl	8001b9c <_sbrk_r>
 80012c8:	4581      	cmp	r9, r0
 80012ca:	d142      	bne.n	8001352 <_malloc_r+0xea>
 80012cc:	6821      	ldr	r1, [r4, #0]
 80012ce:	1a6d      	subs	r5, r5, r1
 80012d0:	4629      	mov	r1, r5
 80012d2:	4630      	mov	r0, r6
 80012d4:	f7ff ffa6 	bl	8001224 <sbrk_aligned>
 80012d8:	3001      	adds	r0, #1
 80012da:	d03a      	beq.n	8001352 <_malloc_r+0xea>
 80012dc:	6823      	ldr	r3, [r4, #0]
 80012de:	442b      	add	r3, r5
 80012e0:	6023      	str	r3, [r4, #0]
 80012e2:	f8d8 3000 	ldr.w	r3, [r8]
 80012e6:	685a      	ldr	r2, [r3, #4]
 80012e8:	bb62      	cbnz	r2, 8001344 <_malloc_r+0xdc>
 80012ea:	f8c8 7000 	str.w	r7, [r8]
 80012ee:	e00f      	b.n	8001310 <_malloc_r+0xa8>
 80012f0:	6822      	ldr	r2, [r4, #0]
 80012f2:	1b52      	subs	r2, r2, r5
 80012f4:	d420      	bmi.n	8001338 <_malloc_r+0xd0>
 80012f6:	2a0b      	cmp	r2, #11
 80012f8:	d917      	bls.n	800132a <_malloc_r+0xc2>
 80012fa:	1961      	adds	r1, r4, r5
 80012fc:	42a3      	cmp	r3, r4
 80012fe:	6025      	str	r5, [r4, #0]
 8001300:	bf18      	it	ne
 8001302:	6059      	strne	r1, [r3, #4]
 8001304:	6863      	ldr	r3, [r4, #4]
 8001306:	bf08      	it	eq
 8001308:	f8c8 1000 	streq.w	r1, [r8]
 800130c:	5162      	str	r2, [r4, r5]
 800130e:	604b      	str	r3, [r1, #4]
 8001310:	4630      	mov	r0, r6
 8001312:	f000 f82f 	bl	8001374 <__malloc_unlock>
 8001316:	f104 000b 	add.w	r0, r4, #11
 800131a:	1d23      	adds	r3, r4, #4
 800131c:	f020 0007 	bic.w	r0, r0, #7
 8001320:	1ac2      	subs	r2, r0, r3
 8001322:	bf1c      	itt	ne
 8001324:	1a1b      	subne	r3, r3, r0
 8001326:	50a3      	strne	r3, [r4, r2]
 8001328:	e7af      	b.n	800128a <_malloc_r+0x22>
 800132a:	6862      	ldr	r2, [r4, #4]
 800132c:	42a3      	cmp	r3, r4
 800132e:	bf0c      	ite	eq
 8001330:	f8c8 2000 	streq.w	r2, [r8]
 8001334:	605a      	strne	r2, [r3, #4]
 8001336:	e7eb      	b.n	8001310 <_malloc_r+0xa8>
 8001338:	4623      	mov	r3, r4
 800133a:	6864      	ldr	r4, [r4, #4]
 800133c:	e7ae      	b.n	800129c <_malloc_r+0x34>
 800133e:	463c      	mov	r4, r7
 8001340:	687f      	ldr	r7, [r7, #4]
 8001342:	e7b6      	b.n	80012b2 <_malloc_r+0x4a>
 8001344:	461a      	mov	r2, r3
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	42a3      	cmp	r3, r4
 800134a:	d1fb      	bne.n	8001344 <_malloc_r+0xdc>
 800134c:	2300      	movs	r3, #0
 800134e:	6053      	str	r3, [r2, #4]
 8001350:	e7de      	b.n	8001310 <_malloc_r+0xa8>
 8001352:	230c      	movs	r3, #12
 8001354:	6033      	str	r3, [r6, #0]
 8001356:	4630      	mov	r0, r6
 8001358:	f000 f80c 	bl	8001374 <__malloc_unlock>
 800135c:	e794      	b.n	8001288 <_malloc_r+0x20>
 800135e:	6005      	str	r5, [r0, #0]
 8001360:	e7d6      	b.n	8001310 <_malloc_r+0xa8>
 8001362:	bf00      	nop
 8001364:	200001e8 	.word	0x200001e8

08001368 <__malloc_lock>:
 8001368:	4801      	ldr	r0, [pc, #4]	@ (8001370 <__malloc_lock+0x8>)
 800136a:	f7ff bf0e 	b.w	800118a <__retarget_lock_acquire_recursive>
 800136e:	bf00      	nop
 8001370:	200001e0 	.word	0x200001e0

08001374 <__malloc_unlock>:
 8001374:	4801      	ldr	r0, [pc, #4]	@ (800137c <__malloc_unlock+0x8>)
 8001376:	f7ff bf09 	b.w	800118c <__retarget_lock_release_recursive>
 800137a:	bf00      	nop
 800137c:	200001e0 	.word	0x200001e0

08001380 <__sfputc_r>:
 8001380:	6893      	ldr	r3, [r2, #8]
 8001382:	3b01      	subs	r3, #1
 8001384:	2b00      	cmp	r3, #0
 8001386:	b410      	push	{r4}
 8001388:	6093      	str	r3, [r2, #8]
 800138a:	da08      	bge.n	800139e <__sfputc_r+0x1e>
 800138c:	6994      	ldr	r4, [r2, #24]
 800138e:	42a3      	cmp	r3, r4
 8001390:	db01      	blt.n	8001396 <__sfputc_r+0x16>
 8001392:	290a      	cmp	r1, #10
 8001394:	d103      	bne.n	800139e <__sfputc_r+0x1e>
 8001396:	f85d 4b04 	ldr.w	r4, [sp], #4
 800139a:	f000 bb6b 	b.w	8001a74 <__swbuf_r>
 800139e:	6813      	ldr	r3, [r2, #0]
 80013a0:	1c58      	adds	r0, r3, #1
 80013a2:	6010      	str	r0, [r2, #0]
 80013a4:	7019      	strb	r1, [r3, #0]
 80013a6:	4608      	mov	r0, r1
 80013a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80013ac:	4770      	bx	lr

080013ae <__sfputs_r>:
 80013ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013b0:	4606      	mov	r6, r0
 80013b2:	460f      	mov	r7, r1
 80013b4:	4614      	mov	r4, r2
 80013b6:	18d5      	adds	r5, r2, r3
 80013b8:	42ac      	cmp	r4, r5
 80013ba:	d101      	bne.n	80013c0 <__sfputs_r+0x12>
 80013bc:	2000      	movs	r0, #0
 80013be:	e007      	b.n	80013d0 <__sfputs_r+0x22>
 80013c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80013c4:	463a      	mov	r2, r7
 80013c6:	4630      	mov	r0, r6
 80013c8:	f7ff ffda 	bl	8001380 <__sfputc_r>
 80013cc:	1c43      	adds	r3, r0, #1
 80013ce:	d1f3      	bne.n	80013b8 <__sfputs_r+0xa>
 80013d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080013d4 <_vfiprintf_r>:
 80013d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013d8:	460d      	mov	r5, r1
 80013da:	b09d      	sub	sp, #116	@ 0x74
 80013dc:	4614      	mov	r4, r2
 80013de:	4698      	mov	r8, r3
 80013e0:	4606      	mov	r6, r0
 80013e2:	b118      	cbz	r0, 80013ec <_vfiprintf_r+0x18>
 80013e4:	6a03      	ldr	r3, [r0, #32]
 80013e6:	b90b      	cbnz	r3, 80013ec <_vfiprintf_r+0x18>
 80013e8:	f7ff fdca 	bl	8000f80 <__sinit>
 80013ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80013ee:	07d9      	lsls	r1, r3, #31
 80013f0:	d405      	bmi.n	80013fe <_vfiprintf_r+0x2a>
 80013f2:	89ab      	ldrh	r3, [r5, #12]
 80013f4:	059a      	lsls	r2, r3, #22
 80013f6:	d402      	bmi.n	80013fe <_vfiprintf_r+0x2a>
 80013f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80013fa:	f7ff fec6 	bl	800118a <__retarget_lock_acquire_recursive>
 80013fe:	89ab      	ldrh	r3, [r5, #12]
 8001400:	071b      	lsls	r3, r3, #28
 8001402:	d501      	bpl.n	8001408 <_vfiprintf_r+0x34>
 8001404:	692b      	ldr	r3, [r5, #16]
 8001406:	b99b      	cbnz	r3, 8001430 <_vfiprintf_r+0x5c>
 8001408:	4629      	mov	r1, r5
 800140a:	4630      	mov	r0, r6
 800140c:	f000 fb70 	bl	8001af0 <__swsetup_r>
 8001410:	b170      	cbz	r0, 8001430 <_vfiprintf_r+0x5c>
 8001412:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001414:	07dc      	lsls	r4, r3, #31
 8001416:	d504      	bpl.n	8001422 <_vfiprintf_r+0x4e>
 8001418:	f04f 30ff 	mov.w	r0, #4294967295
 800141c:	b01d      	add	sp, #116	@ 0x74
 800141e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001422:	89ab      	ldrh	r3, [r5, #12]
 8001424:	0598      	lsls	r0, r3, #22
 8001426:	d4f7      	bmi.n	8001418 <_vfiprintf_r+0x44>
 8001428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800142a:	f7ff feaf 	bl	800118c <__retarget_lock_release_recursive>
 800142e:	e7f3      	b.n	8001418 <_vfiprintf_r+0x44>
 8001430:	2300      	movs	r3, #0
 8001432:	9309      	str	r3, [sp, #36]	@ 0x24
 8001434:	2320      	movs	r3, #32
 8001436:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800143a:	f8cd 800c 	str.w	r8, [sp, #12]
 800143e:	2330      	movs	r3, #48	@ 0x30
 8001440:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80015f0 <_vfiprintf_r+0x21c>
 8001444:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001448:	f04f 0901 	mov.w	r9, #1
 800144c:	4623      	mov	r3, r4
 800144e:	469a      	mov	sl, r3
 8001450:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001454:	b10a      	cbz	r2, 800145a <_vfiprintf_r+0x86>
 8001456:	2a25      	cmp	r2, #37	@ 0x25
 8001458:	d1f9      	bne.n	800144e <_vfiprintf_r+0x7a>
 800145a:	ebba 0b04 	subs.w	fp, sl, r4
 800145e:	d00b      	beq.n	8001478 <_vfiprintf_r+0xa4>
 8001460:	465b      	mov	r3, fp
 8001462:	4622      	mov	r2, r4
 8001464:	4629      	mov	r1, r5
 8001466:	4630      	mov	r0, r6
 8001468:	f7ff ffa1 	bl	80013ae <__sfputs_r>
 800146c:	3001      	adds	r0, #1
 800146e:	f000 80a7 	beq.w	80015c0 <_vfiprintf_r+0x1ec>
 8001472:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001474:	445a      	add	r2, fp
 8001476:	9209      	str	r2, [sp, #36]	@ 0x24
 8001478:	f89a 3000 	ldrb.w	r3, [sl]
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 809f 	beq.w	80015c0 <_vfiprintf_r+0x1ec>
 8001482:	2300      	movs	r3, #0
 8001484:	f04f 32ff 	mov.w	r2, #4294967295
 8001488:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800148c:	f10a 0a01 	add.w	sl, sl, #1
 8001490:	9304      	str	r3, [sp, #16]
 8001492:	9307      	str	r3, [sp, #28]
 8001494:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001498:	931a      	str	r3, [sp, #104]	@ 0x68
 800149a:	4654      	mov	r4, sl
 800149c:	2205      	movs	r2, #5
 800149e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80014a2:	4853      	ldr	r0, [pc, #332]	@ (80015f0 <_vfiprintf_r+0x21c>)
 80014a4:	f7fe fe94 	bl	80001d0 <memchr>
 80014a8:	9a04      	ldr	r2, [sp, #16]
 80014aa:	b9d8      	cbnz	r0, 80014e4 <_vfiprintf_r+0x110>
 80014ac:	06d1      	lsls	r1, r2, #27
 80014ae:	bf44      	itt	mi
 80014b0:	2320      	movmi	r3, #32
 80014b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80014b6:	0713      	lsls	r3, r2, #28
 80014b8:	bf44      	itt	mi
 80014ba:	232b      	movmi	r3, #43	@ 0x2b
 80014bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80014c0:	f89a 3000 	ldrb.w	r3, [sl]
 80014c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80014c6:	d015      	beq.n	80014f4 <_vfiprintf_r+0x120>
 80014c8:	9a07      	ldr	r2, [sp, #28]
 80014ca:	4654      	mov	r4, sl
 80014cc:	2000      	movs	r0, #0
 80014ce:	f04f 0c0a 	mov.w	ip, #10
 80014d2:	4621      	mov	r1, r4
 80014d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80014d8:	3b30      	subs	r3, #48	@ 0x30
 80014da:	2b09      	cmp	r3, #9
 80014dc:	d94b      	bls.n	8001576 <_vfiprintf_r+0x1a2>
 80014de:	b1b0      	cbz	r0, 800150e <_vfiprintf_r+0x13a>
 80014e0:	9207      	str	r2, [sp, #28]
 80014e2:	e014      	b.n	800150e <_vfiprintf_r+0x13a>
 80014e4:	eba0 0308 	sub.w	r3, r0, r8
 80014e8:	fa09 f303 	lsl.w	r3, r9, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	9304      	str	r3, [sp, #16]
 80014f0:	46a2      	mov	sl, r4
 80014f2:	e7d2      	b.n	800149a <_vfiprintf_r+0xc6>
 80014f4:	9b03      	ldr	r3, [sp, #12]
 80014f6:	1d19      	adds	r1, r3, #4
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	9103      	str	r1, [sp, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	bfbb      	ittet	lt
 8001500:	425b      	neglt	r3, r3
 8001502:	f042 0202 	orrlt.w	r2, r2, #2
 8001506:	9307      	strge	r3, [sp, #28]
 8001508:	9307      	strlt	r3, [sp, #28]
 800150a:	bfb8      	it	lt
 800150c:	9204      	strlt	r2, [sp, #16]
 800150e:	7823      	ldrb	r3, [r4, #0]
 8001510:	2b2e      	cmp	r3, #46	@ 0x2e
 8001512:	d10a      	bne.n	800152a <_vfiprintf_r+0x156>
 8001514:	7863      	ldrb	r3, [r4, #1]
 8001516:	2b2a      	cmp	r3, #42	@ 0x2a
 8001518:	d132      	bne.n	8001580 <_vfiprintf_r+0x1ac>
 800151a:	9b03      	ldr	r3, [sp, #12]
 800151c:	1d1a      	adds	r2, r3, #4
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	9203      	str	r2, [sp, #12]
 8001522:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001526:	3402      	adds	r4, #2
 8001528:	9305      	str	r3, [sp, #20]
 800152a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001600 <_vfiprintf_r+0x22c>
 800152e:	7821      	ldrb	r1, [r4, #0]
 8001530:	2203      	movs	r2, #3
 8001532:	4650      	mov	r0, sl
 8001534:	f7fe fe4c 	bl	80001d0 <memchr>
 8001538:	b138      	cbz	r0, 800154a <_vfiprintf_r+0x176>
 800153a:	9b04      	ldr	r3, [sp, #16]
 800153c:	eba0 000a 	sub.w	r0, r0, sl
 8001540:	2240      	movs	r2, #64	@ 0x40
 8001542:	4082      	lsls	r2, r0
 8001544:	4313      	orrs	r3, r2
 8001546:	3401      	adds	r4, #1
 8001548:	9304      	str	r3, [sp, #16]
 800154a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800154e:	4829      	ldr	r0, [pc, #164]	@ (80015f4 <_vfiprintf_r+0x220>)
 8001550:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001554:	2206      	movs	r2, #6
 8001556:	f7fe fe3b 	bl	80001d0 <memchr>
 800155a:	2800      	cmp	r0, #0
 800155c:	d03f      	beq.n	80015de <_vfiprintf_r+0x20a>
 800155e:	4b26      	ldr	r3, [pc, #152]	@ (80015f8 <_vfiprintf_r+0x224>)
 8001560:	bb1b      	cbnz	r3, 80015aa <_vfiprintf_r+0x1d6>
 8001562:	9b03      	ldr	r3, [sp, #12]
 8001564:	3307      	adds	r3, #7
 8001566:	f023 0307 	bic.w	r3, r3, #7
 800156a:	3308      	adds	r3, #8
 800156c:	9303      	str	r3, [sp, #12]
 800156e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001570:	443b      	add	r3, r7
 8001572:	9309      	str	r3, [sp, #36]	@ 0x24
 8001574:	e76a      	b.n	800144c <_vfiprintf_r+0x78>
 8001576:	fb0c 3202 	mla	r2, ip, r2, r3
 800157a:	460c      	mov	r4, r1
 800157c:	2001      	movs	r0, #1
 800157e:	e7a8      	b.n	80014d2 <_vfiprintf_r+0xfe>
 8001580:	2300      	movs	r3, #0
 8001582:	3401      	adds	r4, #1
 8001584:	9305      	str	r3, [sp, #20]
 8001586:	4619      	mov	r1, r3
 8001588:	f04f 0c0a 	mov.w	ip, #10
 800158c:	4620      	mov	r0, r4
 800158e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001592:	3a30      	subs	r2, #48	@ 0x30
 8001594:	2a09      	cmp	r2, #9
 8001596:	d903      	bls.n	80015a0 <_vfiprintf_r+0x1cc>
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0c6      	beq.n	800152a <_vfiprintf_r+0x156>
 800159c:	9105      	str	r1, [sp, #20]
 800159e:	e7c4      	b.n	800152a <_vfiprintf_r+0x156>
 80015a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80015a4:	4604      	mov	r4, r0
 80015a6:	2301      	movs	r3, #1
 80015a8:	e7f0      	b.n	800158c <_vfiprintf_r+0x1b8>
 80015aa:	ab03      	add	r3, sp, #12
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	462a      	mov	r2, r5
 80015b0:	4b12      	ldr	r3, [pc, #72]	@ (80015fc <_vfiprintf_r+0x228>)
 80015b2:	a904      	add	r1, sp, #16
 80015b4:	4630      	mov	r0, r6
 80015b6:	f3af 8000 	nop.w
 80015ba:	4607      	mov	r7, r0
 80015bc:	1c78      	adds	r0, r7, #1
 80015be:	d1d6      	bne.n	800156e <_vfiprintf_r+0x19a>
 80015c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80015c2:	07d9      	lsls	r1, r3, #31
 80015c4:	d405      	bmi.n	80015d2 <_vfiprintf_r+0x1fe>
 80015c6:	89ab      	ldrh	r3, [r5, #12]
 80015c8:	059a      	lsls	r2, r3, #22
 80015ca:	d402      	bmi.n	80015d2 <_vfiprintf_r+0x1fe>
 80015cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80015ce:	f7ff fddd 	bl	800118c <__retarget_lock_release_recursive>
 80015d2:	89ab      	ldrh	r3, [r5, #12]
 80015d4:	065b      	lsls	r3, r3, #25
 80015d6:	f53f af1f 	bmi.w	8001418 <_vfiprintf_r+0x44>
 80015da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80015dc:	e71e      	b.n	800141c <_vfiprintf_r+0x48>
 80015de:	ab03      	add	r3, sp, #12
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	462a      	mov	r2, r5
 80015e4:	4b05      	ldr	r3, [pc, #20]	@ (80015fc <_vfiprintf_r+0x228>)
 80015e6:	a904      	add	r1, sp, #16
 80015e8:	4630      	mov	r0, r6
 80015ea:	f000 f879 	bl	80016e0 <_printf_i>
 80015ee:	e7e4      	b.n	80015ba <_vfiprintf_r+0x1e6>
 80015f0:	08001cea 	.word	0x08001cea
 80015f4:	08001cf4 	.word	0x08001cf4
 80015f8:	00000000 	.word	0x00000000
 80015fc:	080013af 	.word	0x080013af
 8001600:	08001cf0 	.word	0x08001cf0

08001604 <_printf_common>:
 8001604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001608:	4616      	mov	r6, r2
 800160a:	4698      	mov	r8, r3
 800160c:	688a      	ldr	r2, [r1, #8]
 800160e:	690b      	ldr	r3, [r1, #16]
 8001610:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001614:	4293      	cmp	r3, r2
 8001616:	bfb8      	it	lt
 8001618:	4613      	movlt	r3, r2
 800161a:	6033      	str	r3, [r6, #0]
 800161c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001620:	4607      	mov	r7, r0
 8001622:	460c      	mov	r4, r1
 8001624:	b10a      	cbz	r2, 800162a <_printf_common+0x26>
 8001626:	3301      	adds	r3, #1
 8001628:	6033      	str	r3, [r6, #0]
 800162a:	6823      	ldr	r3, [r4, #0]
 800162c:	0699      	lsls	r1, r3, #26
 800162e:	bf42      	ittt	mi
 8001630:	6833      	ldrmi	r3, [r6, #0]
 8001632:	3302      	addmi	r3, #2
 8001634:	6033      	strmi	r3, [r6, #0]
 8001636:	6825      	ldr	r5, [r4, #0]
 8001638:	f015 0506 	ands.w	r5, r5, #6
 800163c:	d106      	bne.n	800164c <_printf_common+0x48>
 800163e:	f104 0a19 	add.w	sl, r4, #25
 8001642:	68e3      	ldr	r3, [r4, #12]
 8001644:	6832      	ldr	r2, [r6, #0]
 8001646:	1a9b      	subs	r3, r3, r2
 8001648:	42ab      	cmp	r3, r5
 800164a:	dc26      	bgt.n	800169a <_printf_common+0x96>
 800164c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001650:	6822      	ldr	r2, [r4, #0]
 8001652:	3b00      	subs	r3, #0
 8001654:	bf18      	it	ne
 8001656:	2301      	movne	r3, #1
 8001658:	0692      	lsls	r2, r2, #26
 800165a:	d42b      	bmi.n	80016b4 <_printf_common+0xb0>
 800165c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001660:	4641      	mov	r1, r8
 8001662:	4638      	mov	r0, r7
 8001664:	47c8      	blx	r9
 8001666:	3001      	adds	r0, #1
 8001668:	d01e      	beq.n	80016a8 <_printf_common+0xa4>
 800166a:	6823      	ldr	r3, [r4, #0]
 800166c:	6922      	ldr	r2, [r4, #16]
 800166e:	f003 0306 	and.w	r3, r3, #6
 8001672:	2b04      	cmp	r3, #4
 8001674:	bf02      	ittt	eq
 8001676:	68e5      	ldreq	r5, [r4, #12]
 8001678:	6833      	ldreq	r3, [r6, #0]
 800167a:	1aed      	subeq	r5, r5, r3
 800167c:	68a3      	ldr	r3, [r4, #8]
 800167e:	bf0c      	ite	eq
 8001680:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001684:	2500      	movne	r5, #0
 8001686:	4293      	cmp	r3, r2
 8001688:	bfc4      	itt	gt
 800168a:	1a9b      	subgt	r3, r3, r2
 800168c:	18ed      	addgt	r5, r5, r3
 800168e:	2600      	movs	r6, #0
 8001690:	341a      	adds	r4, #26
 8001692:	42b5      	cmp	r5, r6
 8001694:	d11a      	bne.n	80016cc <_printf_common+0xc8>
 8001696:	2000      	movs	r0, #0
 8001698:	e008      	b.n	80016ac <_printf_common+0xa8>
 800169a:	2301      	movs	r3, #1
 800169c:	4652      	mov	r2, sl
 800169e:	4641      	mov	r1, r8
 80016a0:	4638      	mov	r0, r7
 80016a2:	47c8      	blx	r9
 80016a4:	3001      	adds	r0, #1
 80016a6:	d103      	bne.n	80016b0 <_printf_common+0xac>
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80016b0:	3501      	adds	r5, #1
 80016b2:	e7c6      	b.n	8001642 <_printf_common+0x3e>
 80016b4:	18e1      	adds	r1, r4, r3
 80016b6:	1c5a      	adds	r2, r3, #1
 80016b8:	2030      	movs	r0, #48	@ 0x30
 80016ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80016be:	4422      	add	r2, r4
 80016c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80016c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80016c8:	3302      	adds	r3, #2
 80016ca:	e7c7      	b.n	800165c <_printf_common+0x58>
 80016cc:	2301      	movs	r3, #1
 80016ce:	4622      	mov	r2, r4
 80016d0:	4641      	mov	r1, r8
 80016d2:	4638      	mov	r0, r7
 80016d4:	47c8      	blx	r9
 80016d6:	3001      	adds	r0, #1
 80016d8:	d0e6      	beq.n	80016a8 <_printf_common+0xa4>
 80016da:	3601      	adds	r6, #1
 80016dc:	e7d9      	b.n	8001692 <_printf_common+0x8e>
	...

080016e0 <_printf_i>:
 80016e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80016e4:	7e0f      	ldrb	r7, [r1, #24]
 80016e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80016e8:	2f78      	cmp	r7, #120	@ 0x78
 80016ea:	4691      	mov	r9, r2
 80016ec:	4680      	mov	r8, r0
 80016ee:	460c      	mov	r4, r1
 80016f0:	469a      	mov	sl, r3
 80016f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80016f6:	d807      	bhi.n	8001708 <_printf_i+0x28>
 80016f8:	2f62      	cmp	r7, #98	@ 0x62
 80016fa:	d80a      	bhi.n	8001712 <_printf_i+0x32>
 80016fc:	2f00      	cmp	r7, #0
 80016fe:	f000 80d1 	beq.w	80018a4 <_printf_i+0x1c4>
 8001702:	2f58      	cmp	r7, #88	@ 0x58
 8001704:	f000 80b8 	beq.w	8001878 <_printf_i+0x198>
 8001708:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800170c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001710:	e03a      	b.n	8001788 <_printf_i+0xa8>
 8001712:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001716:	2b15      	cmp	r3, #21
 8001718:	d8f6      	bhi.n	8001708 <_printf_i+0x28>
 800171a:	a101      	add	r1, pc, #4	@ (adr r1, 8001720 <_printf_i+0x40>)
 800171c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001720:	08001779 	.word	0x08001779
 8001724:	0800178d 	.word	0x0800178d
 8001728:	08001709 	.word	0x08001709
 800172c:	08001709 	.word	0x08001709
 8001730:	08001709 	.word	0x08001709
 8001734:	08001709 	.word	0x08001709
 8001738:	0800178d 	.word	0x0800178d
 800173c:	08001709 	.word	0x08001709
 8001740:	08001709 	.word	0x08001709
 8001744:	08001709 	.word	0x08001709
 8001748:	08001709 	.word	0x08001709
 800174c:	0800188b 	.word	0x0800188b
 8001750:	080017b7 	.word	0x080017b7
 8001754:	08001845 	.word	0x08001845
 8001758:	08001709 	.word	0x08001709
 800175c:	08001709 	.word	0x08001709
 8001760:	080018ad 	.word	0x080018ad
 8001764:	08001709 	.word	0x08001709
 8001768:	080017b7 	.word	0x080017b7
 800176c:	08001709 	.word	0x08001709
 8001770:	08001709 	.word	0x08001709
 8001774:	0800184d 	.word	0x0800184d
 8001778:	6833      	ldr	r3, [r6, #0]
 800177a:	1d1a      	adds	r2, r3, #4
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6032      	str	r2, [r6, #0]
 8001780:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001784:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001788:	2301      	movs	r3, #1
 800178a:	e09c      	b.n	80018c6 <_printf_i+0x1e6>
 800178c:	6833      	ldr	r3, [r6, #0]
 800178e:	6820      	ldr	r0, [r4, #0]
 8001790:	1d19      	adds	r1, r3, #4
 8001792:	6031      	str	r1, [r6, #0]
 8001794:	0606      	lsls	r6, r0, #24
 8001796:	d501      	bpl.n	800179c <_printf_i+0xbc>
 8001798:	681d      	ldr	r5, [r3, #0]
 800179a:	e003      	b.n	80017a4 <_printf_i+0xc4>
 800179c:	0645      	lsls	r5, r0, #25
 800179e:	d5fb      	bpl.n	8001798 <_printf_i+0xb8>
 80017a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80017a4:	2d00      	cmp	r5, #0
 80017a6:	da03      	bge.n	80017b0 <_printf_i+0xd0>
 80017a8:	232d      	movs	r3, #45	@ 0x2d
 80017aa:	426d      	negs	r5, r5
 80017ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80017b0:	4858      	ldr	r0, [pc, #352]	@ (8001914 <_printf_i+0x234>)
 80017b2:	230a      	movs	r3, #10
 80017b4:	e011      	b.n	80017da <_printf_i+0xfa>
 80017b6:	6821      	ldr	r1, [r4, #0]
 80017b8:	6833      	ldr	r3, [r6, #0]
 80017ba:	0608      	lsls	r0, r1, #24
 80017bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80017c0:	d402      	bmi.n	80017c8 <_printf_i+0xe8>
 80017c2:	0649      	lsls	r1, r1, #25
 80017c4:	bf48      	it	mi
 80017c6:	b2ad      	uxthmi	r5, r5
 80017c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80017ca:	4852      	ldr	r0, [pc, #328]	@ (8001914 <_printf_i+0x234>)
 80017cc:	6033      	str	r3, [r6, #0]
 80017ce:	bf14      	ite	ne
 80017d0:	230a      	movne	r3, #10
 80017d2:	2308      	moveq	r3, #8
 80017d4:	2100      	movs	r1, #0
 80017d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80017da:	6866      	ldr	r6, [r4, #4]
 80017dc:	60a6      	str	r6, [r4, #8]
 80017de:	2e00      	cmp	r6, #0
 80017e0:	db05      	blt.n	80017ee <_printf_i+0x10e>
 80017e2:	6821      	ldr	r1, [r4, #0]
 80017e4:	432e      	orrs	r6, r5
 80017e6:	f021 0104 	bic.w	r1, r1, #4
 80017ea:	6021      	str	r1, [r4, #0]
 80017ec:	d04b      	beq.n	8001886 <_printf_i+0x1a6>
 80017ee:	4616      	mov	r6, r2
 80017f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80017f4:	fb03 5711 	mls	r7, r3, r1, r5
 80017f8:	5dc7      	ldrb	r7, [r0, r7]
 80017fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80017fe:	462f      	mov	r7, r5
 8001800:	42bb      	cmp	r3, r7
 8001802:	460d      	mov	r5, r1
 8001804:	d9f4      	bls.n	80017f0 <_printf_i+0x110>
 8001806:	2b08      	cmp	r3, #8
 8001808:	d10b      	bne.n	8001822 <_printf_i+0x142>
 800180a:	6823      	ldr	r3, [r4, #0]
 800180c:	07df      	lsls	r7, r3, #31
 800180e:	d508      	bpl.n	8001822 <_printf_i+0x142>
 8001810:	6923      	ldr	r3, [r4, #16]
 8001812:	6861      	ldr	r1, [r4, #4]
 8001814:	4299      	cmp	r1, r3
 8001816:	bfde      	ittt	le
 8001818:	2330      	movle	r3, #48	@ 0x30
 800181a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800181e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001822:	1b92      	subs	r2, r2, r6
 8001824:	6122      	str	r2, [r4, #16]
 8001826:	f8cd a000 	str.w	sl, [sp]
 800182a:	464b      	mov	r3, r9
 800182c:	aa03      	add	r2, sp, #12
 800182e:	4621      	mov	r1, r4
 8001830:	4640      	mov	r0, r8
 8001832:	f7ff fee7 	bl	8001604 <_printf_common>
 8001836:	3001      	adds	r0, #1
 8001838:	d14a      	bne.n	80018d0 <_printf_i+0x1f0>
 800183a:	f04f 30ff 	mov.w	r0, #4294967295
 800183e:	b004      	add	sp, #16
 8001840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001844:	6823      	ldr	r3, [r4, #0]
 8001846:	f043 0320 	orr.w	r3, r3, #32
 800184a:	6023      	str	r3, [r4, #0]
 800184c:	4832      	ldr	r0, [pc, #200]	@ (8001918 <_printf_i+0x238>)
 800184e:	2778      	movs	r7, #120	@ 0x78
 8001850:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001854:	6823      	ldr	r3, [r4, #0]
 8001856:	6831      	ldr	r1, [r6, #0]
 8001858:	061f      	lsls	r7, r3, #24
 800185a:	f851 5b04 	ldr.w	r5, [r1], #4
 800185e:	d402      	bmi.n	8001866 <_printf_i+0x186>
 8001860:	065f      	lsls	r7, r3, #25
 8001862:	bf48      	it	mi
 8001864:	b2ad      	uxthmi	r5, r5
 8001866:	6031      	str	r1, [r6, #0]
 8001868:	07d9      	lsls	r1, r3, #31
 800186a:	bf44      	itt	mi
 800186c:	f043 0320 	orrmi.w	r3, r3, #32
 8001870:	6023      	strmi	r3, [r4, #0]
 8001872:	b11d      	cbz	r5, 800187c <_printf_i+0x19c>
 8001874:	2310      	movs	r3, #16
 8001876:	e7ad      	b.n	80017d4 <_printf_i+0xf4>
 8001878:	4826      	ldr	r0, [pc, #152]	@ (8001914 <_printf_i+0x234>)
 800187a:	e7e9      	b.n	8001850 <_printf_i+0x170>
 800187c:	6823      	ldr	r3, [r4, #0]
 800187e:	f023 0320 	bic.w	r3, r3, #32
 8001882:	6023      	str	r3, [r4, #0]
 8001884:	e7f6      	b.n	8001874 <_printf_i+0x194>
 8001886:	4616      	mov	r6, r2
 8001888:	e7bd      	b.n	8001806 <_printf_i+0x126>
 800188a:	6833      	ldr	r3, [r6, #0]
 800188c:	6825      	ldr	r5, [r4, #0]
 800188e:	6961      	ldr	r1, [r4, #20]
 8001890:	1d18      	adds	r0, r3, #4
 8001892:	6030      	str	r0, [r6, #0]
 8001894:	062e      	lsls	r6, r5, #24
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	d501      	bpl.n	800189e <_printf_i+0x1be>
 800189a:	6019      	str	r1, [r3, #0]
 800189c:	e002      	b.n	80018a4 <_printf_i+0x1c4>
 800189e:	0668      	lsls	r0, r5, #25
 80018a0:	d5fb      	bpl.n	800189a <_printf_i+0x1ba>
 80018a2:	8019      	strh	r1, [r3, #0]
 80018a4:	2300      	movs	r3, #0
 80018a6:	6123      	str	r3, [r4, #16]
 80018a8:	4616      	mov	r6, r2
 80018aa:	e7bc      	b.n	8001826 <_printf_i+0x146>
 80018ac:	6833      	ldr	r3, [r6, #0]
 80018ae:	1d1a      	adds	r2, r3, #4
 80018b0:	6032      	str	r2, [r6, #0]
 80018b2:	681e      	ldr	r6, [r3, #0]
 80018b4:	6862      	ldr	r2, [r4, #4]
 80018b6:	2100      	movs	r1, #0
 80018b8:	4630      	mov	r0, r6
 80018ba:	f7fe fc89 	bl	80001d0 <memchr>
 80018be:	b108      	cbz	r0, 80018c4 <_printf_i+0x1e4>
 80018c0:	1b80      	subs	r0, r0, r6
 80018c2:	6060      	str	r0, [r4, #4]
 80018c4:	6863      	ldr	r3, [r4, #4]
 80018c6:	6123      	str	r3, [r4, #16]
 80018c8:	2300      	movs	r3, #0
 80018ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80018ce:	e7aa      	b.n	8001826 <_printf_i+0x146>
 80018d0:	6923      	ldr	r3, [r4, #16]
 80018d2:	4632      	mov	r2, r6
 80018d4:	4649      	mov	r1, r9
 80018d6:	4640      	mov	r0, r8
 80018d8:	47d0      	blx	sl
 80018da:	3001      	adds	r0, #1
 80018dc:	d0ad      	beq.n	800183a <_printf_i+0x15a>
 80018de:	6823      	ldr	r3, [r4, #0]
 80018e0:	079b      	lsls	r3, r3, #30
 80018e2:	d413      	bmi.n	800190c <_printf_i+0x22c>
 80018e4:	68e0      	ldr	r0, [r4, #12]
 80018e6:	9b03      	ldr	r3, [sp, #12]
 80018e8:	4298      	cmp	r0, r3
 80018ea:	bfb8      	it	lt
 80018ec:	4618      	movlt	r0, r3
 80018ee:	e7a6      	b.n	800183e <_printf_i+0x15e>
 80018f0:	2301      	movs	r3, #1
 80018f2:	4632      	mov	r2, r6
 80018f4:	4649      	mov	r1, r9
 80018f6:	4640      	mov	r0, r8
 80018f8:	47d0      	blx	sl
 80018fa:	3001      	adds	r0, #1
 80018fc:	d09d      	beq.n	800183a <_printf_i+0x15a>
 80018fe:	3501      	adds	r5, #1
 8001900:	68e3      	ldr	r3, [r4, #12]
 8001902:	9903      	ldr	r1, [sp, #12]
 8001904:	1a5b      	subs	r3, r3, r1
 8001906:	42ab      	cmp	r3, r5
 8001908:	dcf2      	bgt.n	80018f0 <_printf_i+0x210>
 800190a:	e7eb      	b.n	80018e4 <_printf_i+0x204>
 800190c:	2500      	movs	r5, #0
 800190e:	f104 0619 	add.w	r6, r4, #25
 8001912:	e7f5      	b.n	8001900 <_printf_i+0x220>
 8001914:	08001cfb 	.word	0x08001cfb
 8001918:	08001d0c 	.word	0x08001d0c

0800191c <__sflush_r>:
 800191c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001924:	0716      	lsls	r6, r2, #28
 8001926:	4605      	mov	r5, r0
 8001928:	460c      	mov	r4, r1
 800192a:	d454      	bmi.n	80019d6 <__sflush_r+0xba>
 800192c:	684b      	ldr	r3, [r1, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	dc02      	bgt.n	8001938 <__sflush_r+0x1c>
 8001932:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001934:	2b00      	cmp	r3, #0
 8001936:	dd48      	ble.n	80019ca <__sflush_r+0xae>
 8001938:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800193a:	2e00      	cmp	r6, #0
 800193c:	d045      	beq.n	80019ca <__sflush_r+0xae>
 800193e:	2300      	movs	r3, #0
 8001940:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001944:	682f      	ldr	r7, [r5, #0]
 8001946:	6a21      	ldr	r1, [r4, #32]
 8001948:	602b      	str	r3, [r5, #0]
 800194a:	d030      	beq.n	80019ae <__sflush_r+0x92>
 800194c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800194e:	89a3      	ldrh	r3, [r4, #12]
 8001950:	0759      	lsls	r1, r3, #29
 8001952:	d505      	bpl.n	8001960 <__sflush_r+0x44>
 8001954:	6863      	ldr	r3, [r4, #4]
 8001956:	1ad2      	subs	r2, r2, r3
 8001958:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800195a:	b10b      	cbz	r3, 8001960 <__sflush_r+0x44>
 800195c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800195e:	1ad2      	subs	r2, r2, r3
 8001960:	2300      	movs	r3, #0
 8001962:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001964:	6a21      	ldr	r1, [r4, #32]
 8001966:	4628      	mov	r0, r5
 8001968:	47b0      	blx	r6
 800196a:	1c43      	adds	r3, r0, #1
 800196c:	89a3      	ldrh	r3, [r4, #12]
 800196e:	d106      	bne.n	800197e <__sflush_r+0x62>
 8001970:	6829      	ldr	r1, [r5, #0]
 8001972:	291d      	cmp	r1, #29
 8001974:	d82b      	bhi.n	80019ce <__sflush_r+0xb2>
 8001976:	4a2a      	ldr	r2, [pc, #168]	@ (8001a20 <__sflush_r+0x104>)
 8001978:	40ca      	lsrs	r2, r1
 800197a:	07d6      	lsls	r6, r2, #31
 800197c:	d527      	bpl.n	80019ce <__sflush_r+0xb2>
 800197e:	2200      	movs	r2, #0
 8001980:	6062      	str	r2, [r4, #4]
 8001982:	04d9      	lsls	r1, r3, #19
 8001984:	6922      	ldr	r2, [r4, #16]
 8001986:	6022      	str	r2, [r4, #0]
 8001988:	d504      	bpl.n	8001994 <__sflush_r+0x78>
 800198a:	1c42      	adds	r2, r0, #1
 800198c:	d101      	bne.n	8001992 <__sflush_r+0x76>
 800198e:	682b      	ldr	r3, [r5, #0]
 8001990:	b903      	cbnz	r3, 8001994 <__sflush_r+0x78>
 8001992:	6560      	str	r0, [r4, #84]	@ 0x54
 8001994:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001996:	602f      	str	r7, [r5, #0]
 8001998:	b1b9      	cbz	r1, 80019ca <__sflush_r+0xae>
 800199a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800199e:	4299      	cmp	r1, r3
 80019a0:	d002      	beq.n	80019a8 <__sflush_r+0x8c>
 80019a2:	4628      	mov	r0, r5
 80019a4:	f7ff fbf4 	bl	8001190 <_free_r>
 80019a8:	2300      	movs	r3, #0
 80019aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80019ac:	e00d      	b.n	80019ca <__sflush_r+0xae>
 80019ae:	2301      	movs	r3, #1
 80019b0:	4628      	mov	r0, r5
 80019b2:	47b0      	blx	r6
 80019b4:	4602      	mov	r2, r0
 80019b6:	1c50      	adds	r0, r2, #1
 80019b8:	d1c9      	bne.n	800194e <__sflush_r+0x32>
 80019ba:	682b      	ldr	r3, [r5, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0c6      	beq.n	800194e <__sflush_r+0x32>
 80019c0:	2b1d      	cmp	r3, #29
 80019c2:	d001      	beq.n	80019c8 <__sflush_r+0xac>
 80019c4:	2b16      	cmp	r3, #22
 80019c6:	d11e      	bne.n	8001a06 <__sflush_r+0xea>
 80019c8:	602f      	str	r7, [r5, #0]
 80019ca:	2000      	movs	r0, #0
 80019cc:	e022      	b.n	8001a14 <__sflush_r+0xf8>
 80019ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019d2:	b21b      	sxth	r3, r3
 80019d4:	e01b      	b.n	8001a0e <__sflush_r+0xf2>
 80019d6:	690f      	ldr	r7, [r1, #16]
 80019d8:	2f00      	cmp	r7, #0
 80019da:	d0f6      	beq.n	80019ca <__sflush_r+0xae>
 80019dc:	0793      	lsls	r3, r2, #30
 80019de:	680e      	ldr	r6, [r1, #0]
 80019e0:	bf08      	it	eq
 80019e2:	694b      	ldreq	r3, [r1, #20]
 80019e4:	600f      	str	r7, [r1, #0]
 80019e6:	bf18      	it	ne
 80019e8:	2300      	movne	r3, #0
 80019ea:	eba6 0807 	sub.w	r8, r6, r7
 80019ee:	608b      	str	r3, [r1, #8]
 80019f0:	f1b8 0f00 	cmp.w	r8, #0
 80019f4:	dde9      	ble.n	80019ca <__sflush_r+0xae>
 80019f6:	6a21      	ldr	r1, [r4, #32]
 80019f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80019fa:	4643      	mov	r3, r8
 80019fc:	463a      	mov	r2, r7
 80019fe:	4628      	mov	r0, r5
 8001a00:	47b0      	blx	r6
 8001a02:	2800      	cmp	r0, #0
 8001a04:	dc08      	bgt.n	8001a18 <__sflush_r+0xfc>
 8001a06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a0e:	81a3      	strh	r3, [r4, #12]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a18:	4407      	add	r7, r0
 8001a1a:	eba8 0800 	sub.w	r8, r8, r0
 8001a1e:	e7e7      	b.n	80019f0 <__sflush_r+0xd4>
 8001a20:	20400001 	.word	0x20400001

08001a24 <_fflush_r>:
 8001a24:	b538      	push	{r3, r4, r5, lr}
 8001a26:	690b      	ldr	r3, [r1, #16]
 8001a28:	4605      	mov	r5, r0
 8001a2a:	460c      	mov	r4, r1
 8001a2c:	b913      	cbnz	r3, 8001a34 <_fflush_r+0x10>
 8001a2e:	2500      	movs	r5, #0
 8001a30:	4628      	mov	r0, r5
 8001a32:	bd38      	pop	{r3, r4, r5, pc}
 8001a34:	b118      	cbz	r0, 8001a3e <_fflush_r+0x1a>
 8001a36:	6a03      	ldr	r3, [r0, #32]
 8001a38:	b90b      	cbnz	r3, 8001a3e <_fflush_r+0x1a>
 8001a3a:	f7ff faa1 	bl	8000f80 <__sinit>
 8001a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f3      	beq.n	8001a2e <_fflush_r+0xa>
 8001a46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001a48:	07d0      	lsls	r0, r2, #31
 8001a4a:	d404      	bmi.n	8001a56 <_fflush_r+0x32>
 8001a4c:	0599      	lsls	r1, r3, #22
 8001a4e:	d402      	bmi.n	8001a56 <_fflush_r+0x32>
 8001a50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a52:	f7ff fb9a 	bl	800118a <__retarget_lock_acquire_recursive>
 8001a56:	4628      	mov	r0, r5
 8001a58:	4621      	mov	r1, r4
 8001a5a:	f7ff ff5f 	bl	800191c <__sflush_r>
 8001a5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001a60:	07da      	lsls	r2, r3, #31
 8001a62:	4605      	mov	r5, r0
 8001a64:	d4e4      	bmi.n	8001a30 <_fflush_r+0xc>
 8001a66:	89a3      	ldrh	r3, [r4, #12]
 8001a68:	059b      	lsls	r3, r3, #22
 8001a6a:	d4e1      	bmi.n	8001a30 <_fflush_r+0xc>
 8001a6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001a6e:	f7ff fb8d 	bl	800118c <__retarget_lock_release_recursive>
 8001a72:	e7dd      	b.n	8001a30 <_fflush_r+0xc>

08001a74 <__swbuf_r>:
 8001a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a76:	460e      	mov	r6, r1
 8001a78:	4614      	mov	r4, r2
 8001a7a:	4605      	mov	r5, r0
 8001a7c:	b118      	cbz	r0, 8001a86 <__swbuf_r+0x12>
 8001a7e:	6a03      	ldr	r3, [r0, #32]
 8001a80:	b90b      	cbnz	r3, 8001a86 <__swbuf_r+0x12>
 8001a82:	f7ff fa7d 	bl	8000f80 <__sinit>
 8001a86:	69a3      	ldr	r3, [r4, #24]
 8001a88:	60a3      	str	r3, [r4, #8]
 8001a8a:	89a3      	ldrh	r3, [r4, #12]
 8001a8c:	071a      	lsls	r2, r3, #28
 8001a8e:	d501      	bpl.n	8001a94 <__swbuf_r+0x20>
 8001a90:	6923      	ldr	r3, [r4, #16]
 8001a92:	b943      	cbnz	r3, 8001aa6 <__swbuf_r+0x32>
 8001a94:	4621      	mov	r1, r4
 8001a96:	4628      	mov	r0, r5
 8001a98:	f000 f82a 	bl	8001af0 <__swsetup_r>
 8001a9c:	b118      	cbz	r0, 8001aa6 <__swbuf_r+0x32>
 8001a9e:	f04f 37ff 	mov.w	r7, #4294967295
 8001aa2:	4638      	mov	r0, r7
 8001aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001aa6:	6823      	ldr	r3, [r4, #0]
 8001aa8:	6922      	ldr	r2, [r4, #16]
 8001aaa:	1a98      	subs	r0, r3, r2
 8001aac:	6963      	ldr	r3, [r4, #20]
 8001aae:	b2f6      	uxtb	r6, r6
 8001ab0:	4283      	cmp	r3, r0
 8001ab2:	4637      	mov	r7, r6
 8001ab4:	dc05      	bgt.n	8001ac2 <__swbuf_r+0x4e>
 8001ab6:	4621      	mov	r1, r4
 8001ab8:	4628      	mov	r0, r5
 8001aba:	f7ff ffb3 	bl	8001a24 <_fflush_r>
 8001abe:	2800      	cmp	r0, #0
 8001ac0:	d1ed      	bne.n	8001a9e <__swbuf_r+0x2a>
 8001ac2:	68a3      	ldr	r3, [r4, #8]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	60a3      	str	r3, [r4, #8]
 8001ac8:	6823      	ldr	r3, [r4, #0]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	6022      	str	r2, [r4, #0]
 8001ace:	701e      	strb	r6, [r3, #0]
 8001ad0:	6962      	ldr	r2, [r4, #20]
 8001ad2:	1c43      	adds	r3, r0, #1
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d004      	beq.n	8001ae2 <__swbuf_r+0x6e>
 8001ad8:	89a3      	ldrh	r3, [r4, #12]
 8001ada:	07db      	lsls	r3, r3, #31
 8001adc:	d5e1      	bpl.n	8001aa2 <__swbuf_r+0x2e>
 8001ade:	2e0a      	cmp	r6, #10
 8001ae0:	d1df      	bne.n	8001aa2 <__swbuf_r+0x2e>
 8001ae2:	4621      	mov	r1, r4
 8001ae4:	4628      	mov	r0, r5
 8001ae6:	f7ff ff9d 	bl	8001a24 <_fflush_r>
 8001aea:	2800      	cmp	r0, #0
 8001aec:	d0d9      	beq.n	8001aa2 <__swbuf_r+0x2e>
 8001aee:	e7d6      	b.n	8001a9e <__swbuf_r+0x2a>

08001af0 <__swsetup_r>:
 8001af0:	b538      	push	{r3, r4, r5, lr}
 8001af2:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <__swsetup_r+0xa8>)
 8001af4:	4605      	mov	r5, r0
 8001af6:	6818      	ldr	r0, [r3, #0]
 8001af8:	460c      	mov	r4, r1
 8001afa:	b118      	cbz	r0, 8001b04 <__swsetup_r+0x14>
 8001afc:	6a03      	ldr	r3, [r0, #32]
 8001afe:	b90b      	cbnz	r3, 8001b04 <__swsetup_r+0x14>
 8001b00:	f7ff fa3e 	bl	8000f80 <__sinit>
 8001b04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001b08:	0719      	lsls	r1, r3, #28
 8001b0a:	d422      	bmi.n	8001b52 <__swsetup_r+0x62>
 8001b0c:	06da      	lsls	r2, r3, #27
 8001b0e:	d407      	bmi.n	8001b20 <__swsetup_r+0x30>
 8001b10:	2209      	movs	r2, #9
 8001b12:	602a      	str	r2, [r5, #0]
 8001b14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b18:	81a3      	strh	r3, [r4, #12]
 8001b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8001b1e:	e033      	b.n	8001b88 <__swsetup_r+0x98>
 8001b20:	0758      	lsls	r0, r3, #29
 8001b22:	d512      	bpl.n	8001b4a <__swsetup_r+0x5a>
 8001b24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001b26:	b141      	cbz	r1, 8001b3a <__swsetup_r+0x4a>
 8001b28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001b2c:	4299      	cmp	r1, r3
 8001b2e:	d002      	beq.n	8001b36 <__swsetup_r+0x46>
 8001b30:	4628      	mov	r0, r5
 8001b32:	f7ff fb2d 	bl	8001190 <_free_r>
 8001b36:	2300      	movs	r3, #0
 8001b38:	6363      	str	r3, [r4, #52]	@ 0x34
 8001b3a:	89a3      	ldrh	r3, [r4, #12]
 8001b3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001b40:	81a3      	strh	r3, [r4, #12]
 8001b42:	2300      	movs	r3, #0
 8001b44:	6063      	str	r3, [r4, #4]
 8001b46:	6923      	ldr	r3, [r4, #16]
 8001b48:	6023      	str	r3, [r4, #0]
 8001b4a:	89a3      	ldrh	r3, [r4, #12]
 8001b4c:	f043 0308 	orr.w	r3, r3, #8
 8001b50:	81a3      	strh	r3, [r4, #12]
 8001b52:	6923      	ldr	r3, [r4, #16]
 8001b54:	b94b      	cbnz	r3, 8001b6a <__swsetup_r+0x7a>
 8001b56:	89a3      	ldrh	r3, [r4, #12]
 8001b58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001b5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b60:	d003      	beq.n	8001b6a <__swsetup_r+0x7a>
 8001b62:	4621      	mov	r1, r4
 8001b64:	4628      	mov	r0, r5
 8001b66:	f000 f84f 	bl	8001c08 <__smakebuf_r>
 8001b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001b6e:	f013 0201 	ands.w	r2, r3, #1
 8001b72:	d00a      	beq.n	8001b8a <__swsetup_r+0x9a>
 8001b74:	2200      	movs	r2, #0
 8001b76:	60a2      	str	r2, [r4, #8]
 8001b78:	6962      	ldr	r2, [r4, #20]
 8001b7a:	4252      	negs	r2, r2
 8001b7c:	61a2      	str	r2, [r4, #24]
 8001b7e:	6922      	ldr	r2, [r4, #16]
 8001b80:	b942      	cbnz	r2, 8001b94 <__swsetup_r+0xa4>
 8001b82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001b86:	d1c5      	bne.n	8001b14 <__swsetup_r+0x24>
 8001b88:	bd38      	pop	{r3, r4, r5, pc}
 8001b8a:	0799      	lsls	r1, r3, #30
 8001b8c:	bf58      	it	pl
 8001b8e:	6962      	ldrpl	r2, [r4, #20]
 8001b90:	60a2      	str	r2, [r4, #8]
 8001b92:	e7f4      	b.n	8001b7e <__swsetup_r+0x8e>
 8001b94:	2000      	movs	r0, #0
 8001b96:	e7f7      	b.n	8001b88 <__swsetup_r+0x98>
 8001b98:	20000018 	.word	0x20000018

08001b9c <_sbrk_r>:
 8001b9c:	b538      	push	{r3, r4, r5, lr}
 8001b9e:	4d06      	ldr	r5, [pc, #24]	@ (8001bb8 <_sbrk_r+0x1c>)
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	4604      	mov	r4, r0
 8001ba4:	4608      	mov	r0, r1
 8001ba6:	602b      	str	r3, [r5, #0]
 8001ba8:	f7fe fdd8 	bl	800075c <_sbrk>
 8001bac:	1c43      	adds	r3, r0, #1
 8001bae:	d102      	bne.n	8001bb6 <_sbrk_r+0x1a>
 8001bb0:	682b      	ldr	r3, [r5, #0]
 8001bb2:	b103      	cbz	r3, 8001bb6 <_sbrk_r+0x1a>
 8001bb4:	6023      	str	r3, [r4, #0]
 8001bb6:	bd38      	pop	{r3, r4, r5, pc}
 8001bb8:	200001dc 	.word	0x200001dc

08001bbc <__swhatbuf_r>:
 8001bbc:	b570      	push	{r4, r5, r6, lr}
 8001bbe:	460c      	mov	r4, r1
 8001bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001bc4:	2900      	cmp	r1, #0
 8001bc6:	b096      	sub	sp, #88	@ 0x58
 8001bc8:	4615      	mov	r5, r2
 8001bca:	461e      	mov	r6, r3
 8001bcc:	da0d      	bge.n	8001bea <__swhatbuf_r+0x2e>
 8001bce:	89a3      	ldrh	r3, [r4, #12]
 8001bd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001bd4:	f04f 0100 	mov.w	r1, #0
 8001bd8:	bf14      	ite	ne
 8001bda:	2340      	movne	r3, #64	@ 0x40
 8001bdc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001be0:	2000      	movs	r0, #0
 8001be2:	6031      	str	r1, [r6, #0]
 8001be4:	602b      	str	r3, [r5, #0]
 8001be6:	b016      	add	sp, #88	@ 0x58
 8001be8:	bd70      	pop	{r4, r5, r6, pc}
 8001bea:	466a      	mov	r2, sp
 8001bec:	f000 f848 	bl	8001c80 <_fstat_r>
 8001bf0:	2800      	cmp	r0, #0
 8001bf2:	dbec      	blt.n	8001bce <__swhatbuf_r+0x12>
 8001bf4:	9901      	ldr	r1, [sp, #4]
 8001bf6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001bfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001bfe:	4259      	negs	r1, r3
 8001c00:	4159      	adcs	r1, r3
 8001c02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c06:	e7eb      	b.n	8001be0 <__swhatbuf_r+0x24>

08001c08 <__smakebuf_r>:
 8001c08:	898b      	ldrh	r3, [r1, #12]
 8001c0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c0c:	079d      	lsls	r5, r3, #30
 8001c0e:	4606      	mov	r6, r0
 8001c10:	460c      	mov	r4, r1
 8001c12:	d507      	bpl.n	8001c24 <__smakebuf_r+0x1c>
 8001c14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001c18:	6023      	str	r3, [r4, #0]
 8001c1a:	6123      	str	r3, [r4, #16]
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	6163      	str	r3, [r4, #20]
 8001c20:	b003      	add	sp, #12
 8001c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c24:	ab01      	add	r3, sp, #4
 8001c26:	466a      	mov	r2, sp
 8001c28:	f7ff ffc8 	bl	8001bbc <__swhatbuf_r>
 8001c2c:	9f00      	ldr	r7, [sp, #0]
 8001c2e:	4605      	mov	r5, r0
 8001c30:	4639      	mov	r1, r7
 8001c32:	4630      	mov	r0, r6
 8001c34:	f7ff fb18 	bl	8001268 <_malloc_r>
 8001c38:	b948      	cbnz	r0, 8001c4e <__smakebuf_r+0x46>
 8001c3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c3e:	059a      	lsls	r2, r3, #22
 8001c40:	d4ee      	bmi.n	8001c20 <__smakebuf_r+0x18>
 8001c42:	f023 0303 	bic.w	r3, r3, #3
 8001c46:	f043 0302 	orr.w	r3, r3, #2
 8001c4a:	81a3      	strh	r3, [r4, #12]
 8001c4c:	e7e2      	b.n	8001c14 <__smakebuf_r+0xc>
 8001c4e:	89a3      	ldrh	r3, [r4, #12]
 8001c50:	6020      	str	r0, [r4, #0]
 8001c52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c56:	81a3      	strh	r3, [r4, #12]
 8001c58:	9b01      	ldr	r3, [sp, #4]
 8001c5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8001c5e:	b15b      	cbz	r3, 8001c78 <__smakebuf_r+0x70>
 8001c60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001c64:	4630      	mov	r0, r6
 8001c66:	f000 f81d 	bl	8001ca4 <_isatty_r>
 8001c6a:	b128      	cbz	r0, 8001c78 <__smakebuf_r+0x70>
 8001c6c:	89a3      	ldrh	r3, [r4, #12]
 8001c6e:	f023 0303 	bic.w	r3, r3, #3
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	81a3      	strh	r3, [r4, #12]
 8001c78:	89a3      	ldrh	r3, [r4, #12]
 8001c7a:	431d      	orrs	r5, r3
 8001c7c:	81a5      	strh	r5, [r4, #12]
 8001c7e:	e7cf      	b.n	8001c20 <__smakebuf_r+0x18>

08001c80 <_fstat_r>:
 8001c80:	b538      	push	{r3, r4, r5, lr}
 8001c82:	4d07      	ldr	r5, [pc, #28]	@ (8001ca0 <_fstat_r+0x20>)
 8001c84:	2300      	movs	r3, #0
 8001c86:	4604      	mov	r4, r0
 8001c88:	4608      	mov	r0, r1
 8001c8a:	4611      	mov	r1, r2
 8001c8c:	602b      	str	r3, [r5, #0]
 8001c8e:	f7fe fd3d 	bl	800070c <_fstat>
 8001c92:	1c43      	adds	r3, r0, #1
 8001c94:	d102      	bne.n	8001c9c <_fstat_r+0x1c>
 8001c96:	682b      	ldr	r3, [r5, #0]
 8001c98:	b103      	cbz	r3, 8001c9c <_fstat_r+0x1c>
 8001c9a:	6023      	str	r3, [r4, #0]
 8001c9c:	bd38      	pop	{r3, r4, r5, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200001dc 	.word	0x200001dc

08001ca4 <_isatty_r>:
 8001ca4:	b538      	push	{r3, r4, r5, lr}
 8001ca6:	4d06      	ldr	r5, [pc, #24]	@ (8001cc0 <_isatty_r+0x1c>)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	4604      	mov	r4, r0
 8001cac:	4608      	mov	r0, r1
 8001cae:	602b      	str	r3, [r5, #0]
 8001cb0:	f7fe fd3c 	bl	800072c <_isatty>
 8001cb4:	1c43      	adds	r3, r0, #1
 8001cb6:	d102      	bne.n	8001cbe <_isatty_r+0x1a>
 8001cb8:	682b      	ldr	r3, [r5, #0]
 8001cba:	b103      	cbz	r3, 8001cbe <_isatty_r+0x1a>
 8001cbc:	6023      	str	r3, [r4, #0]
 8001cbe:	bd38      	pop	{r3, r4, r5, pc}
 8001cc0:	200001dc 	.word	0x200001dc

08001cc4 <_init>:
 8001cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cc6:	bf00      	nop
 8001cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cca:	bc08      	pop	{r3}
 8001ccc:	469e      	mov	lr, r3
 8001cce:	4770      	bx	lr

08001cd0 <_fini>:
 8001cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cd2:	bf00      	nop
 8001cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cd6:	bc08      	pop	{r3}
 8001cd8:	469e      	mov	lr, r3
 8001cda:	4770      	bx	lr
