# ğŸ”¢ 2x4 Decoder (Verilog HDL)

## ğŸ“˜ Overview
This project implements a **2-to-4 Line Decoder** in **Verilog HDL**, along with a **testbench** for simulation and verification.  
A decoder is a **combinational logic circuit** that converts binary-encoded input data into a corresponding one-hot output.  
The design includes an **enable input** (`en`) to control when the decoder is active.

---

## âš™ï¸ Features
- 2-bit binary input (`a[1:0]`)  
- 4-bit one-hot output (`y[3:0]`)  
- Enable signal (`en`) to control output activation  
- Verified with a testbench  
- Generates `dump.vcd` for waveform analysis  
- Compatible with **Icarus Verilog**, **GTKWave**, and **Xilinx ISim**

---

## ğŸ“‚ Files
- **Decoder_2x4.v** â†’ RTL code for the 2x4 decoder  
- **Decoder_2x4_tb.v** â†’ Testbench for simulation  

---

## ğŸ§® Functionality
### ğŸ”¹ Inputs:
- `a[1:0]` â†’ 2-bit input (selects which output line is activated)  
- `en` â†’ enable signal (decoder is active only when `en = 1`)  

### ğŸ”¹ Outputs:
- `y[3:0]` â†’ 4-bit one-hot encoded output (only one line goes high at a time)  

---

## ğŸ—‚ Truth Table

| en | a1 | a0 | y3 | y2 | y1 | y0 |
|----|----|----|----|----|----|----|
| 0  |  X |  X |  0 |  0 |  0 |  0 |
| 1  |  0 |  0 |  0 |  0 |  0 |  1 |
| 1  |  0 |  1 |  0 |  0 |  1 |  0 |
| 1  |  1 |  0 |  0 |  1 |  0 |  0 |
| 1  |  1 |  1 |  1 |  0 |  0 |  0 |

> When `en = 0`, all outputs remain low (`0`).  
> When `en = 1`, one output line corresponding to the binary input combination becomes `1`.

---

## âš™ï¸ Working Principle
The **decoder** activates a single output line corresponding to the binary input combination:
- The **2-bit input (`a1 a0`)** determines which of the four outputs is high.  
- When **`en = 0`**, the decoder is disabled and all outputs remain `0`.  
- This is commonly used in **memory address decoding**, **data selection**, and **control signal generation**.

---

## ğŸ—ï¸ Project Structure

â”œâ”€â”€ Decoder_2x4.v # RTL Design (2x4 Decoder)
â”œâ”€â”€ Decoder_2x4_tb.v # Testbench for simulation
â”œâ”€â”€ dump.vcd # Generated waveform file
â””â”€â”€ README.md # Documentation


---

## ğŸ”‘ Decoder I/O
- **Inputs**
  - `a[1:0]` â†’ 2-bit binary input
  - `en` â†’ Enable control
- **Outputs**
  - `y[3:0]` â†’ One-hot 4-bit output

---

## ğŸ§ª Simulation Procedure

### ğŸ§° Requirements
Install the following tools:

```bash
sudo apt install iverilog gtkwave

## â–¶ï¸ Steps to Simulate

Using Icarus Verilog

iverilog -o dec_sim Decoder_2x4.v Decoder_2x4_tb.v
vvp dec_sim
gtkwave dump.vcd &

---

Using Xilinx ISE (ISim)

Create a new project in Xilinx ISE.

Add Decoder_2x4.v and Decoder_2x4_tb.v to the project.

Set Decoder_2x4_tb.v as the top module.

Run Behavioral Simulation.

## ğŸ“Š Example Output (Console Example)

----- 2x4 Decoder Simulation -----
# en=0, a=00 â†’ y=0000
# en=1, a=00 â†’ y=0001
# en=1, a=01 â†’ y=0010
# en=1, a=10 â†’ y=0100
# en=1, a=11 â†’ y=1000

## ğŸ§  Applications

    Memory address decoding

    Chip enable control

    Instruction decoding in processors

    Signal demultiplexing

    Microcontroller peripheral selection

## âœ… Future Improvements

    Add 3x8 or 4x16 decoder using parameterized design

    Include enable chaining for cascading decoders

    Add test vector automation in the testbench

    Extend for BCD-to-decimal decoding

## ğŸ Conclusion

This project demonstrates the design and verification of a 2x4 Decoder using Verilog HDL.
The decoder converts a 2-bit binary input into one of four unique outputs, ensuring only a single active line at any time.
The design is simple, scalable, and fundamental to digital systems such as memory addressing and control circuits.
