{"Source Block": ["oh/elink/hdl/erx_arbiter.v@55:65@HdlIdDef", "   output [PW-1:0] rxrr_packet;   \n   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n"], "Clone Blocks": [["oh/elink/hdl/ecfg_if.v@52:62", "   output [PW-1:0]   packet_out;\n   input \t     wait_in;       //incoming wait \n   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n"], ["oh/elink/hdl/erx_arbiter.v@56:66", "   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n"], ["oh/edma/dv/dv_emmu.v@105:115", "   wire [3:0]\t\temmu_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temmu_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temmu_datamode_out;\t// From emmu of emmu.v\n   wire [63:0]\t\temmu_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temmu_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temmu_write_out;\t\t// From emmu of emmu.v\n   wire [31:0]\t\tmi_dout;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n   \n   //DUT\n"], ["oh/elink/hdl/erx_arbiter.v@59:69", "   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n   wire [3:0]      erx_ctrlmode;\n"], ["oh/emmu/dv/dv_emmu.v@105:115", "   wire [3:0]\t\temmu_ctrlmode_out;\t// From emmu of emmu.v\n   wire [DW-1:0]\temmu_data_out;\t\t// From emmu of emmu.v\n   wire [1:0]\t\temmu_datamode_out;\t// From emmu of emmu.v\n   wire [63:0]\t\temmu_dstaddr_out;\t// From emmu of emmu.v\n   wire [AW-1:0]\temmu_srcaddr_out;\t// From emmu of emmu.v\n   wire\t\t\temmu_write_out;\t\t// From emmu of emmu.v\n   wire [31:0]\t\tmi_dout;\t\t// From emmu of emmu.v\n   // End of automatics\n   /*AUTOWIRE*/\n   \n   //DUT\n"], ["oh/elink/hdl/erx_arbiter.v@54:64", "   output \t   rxrr_access;\n   output [PW-1:0] rxrr_packet;   \n   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n"], ["oh/elink/hdl/erx_arbiter.v@58:68", "   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n"], ["oh/elink/hdl/erx_arbiter.v@57:67", "\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n"]], "Diff Content": {"Delete": [[60, "   wire [1:0]      emmu_datamode;\n"]], "Add": []}}