// Seed: 1228034054
`define pp_7 0
module module_0 (
    input reg id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  assign id_6 = id_3;
  initial begin
    id_2 = 1;
    #1 begin
      id_2 <= id_0;
    end
    id_6 <= #1 1;
    id_6 <= id_3 && 1'b0;
    id_4 = id_5;
  end
endmodule
