<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://sam.zeloof.xyz/second-ic/">Original</a>
    <h1>Z2 – Lithographically fabricated IC in a garage fab</h1>
    
    <div id="readability-page-1" class="page"><article id="post-2342">
	
	<!-- .entry-header -->

	<div>
		<p><em>Homemade 1000+ transistor array chip </em></p>
<p>In 2018 I made the <a href="https://sam.zeloof.xyz/first-ic/">first lithographically fabricated integrated circuits</a> in my garage fab. I was a senior in high school when I made the Z1 amplifier, and now I’m a senior in college so there are some long overdue improvements to the amateur silicon process.<a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9414_an.jpg"><br/>
</a><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9414ano.jpg"><img fetchpriority="high" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9414ano-1024x759.jpg" alt="DSC_9414ano" width="660" height="489" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9414ano-1024x759.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9414ano-300x222.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9414ano-768x569.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a></p>
<p><iframe title="YouTube video player" src="https://www.youtube.com/embed/IS5ycm7VfXg" width="560" height="315" frameborder="0" allowfullscreen="allowfullscreen"></iframe></p>
<p><img decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Screen-Shot-2021-08-12-at-4.28.35-PM-1024x628.png" alt="Screen Shot 2021-08-12 at 4.28.35 PM" width="660" height="405" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Screen-Shot-2021-08-12-at-4.28.35-PM-1024x628.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/Screen-Shot-2021-08-12-at-4.28.35-PM-300x184.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/Screen-Shot-2021-08-12-at-4.28.35-PM-768x471.png 768w" sizes="(max-width: 660px) 100vw, 660px"/></p>
<figure id="attachment_2440" aria-describedby="caption-attachment-2440"><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/mooreslaw-2.png"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/mooreslaw-2-1024x768.png" alt="Only half joking" width="660" height="495" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/mooreslaw-2-1024x768.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/mooreslaw-2-300x225.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/mooreslaw-2-768x576.png 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/mooreslaw-2.png 1280w" sizes="(max-width: 660px) 100vw, 660px"/></a><figcaption id="caption-attachment-2440">Only half joking</figcaption></figure>
<p>Previously, I made chips with a <a href="https://en.wikipedia.org/wiki/Metal_gate">metal gate process</a>. The aluminum gate has a large work function difference with the silicon channel beneath it which results in a high threshold voltage (&gt;10V). I used these metal gate transistors in a few fun projects like a <a href="https://twitter.com/szeloof/status/1280249239495479297">guitar distortion pedal</a> and a <a href="https://twitter.com/szeloof/status/1263940735923093505">ring oscillator LED blinker</a> but both of these required one or two 9V batteries to run the circuit due to high Vth. By switching to a polysilicon gate process, I get a ton of performance benefits (self aligned gate means lower overlap capacitances) including a much lower Vth which makes these chips compatible with 2.5V and 3.3V logic levels. The new FETs have excellent characteristics:</p>
<pre><strong>NMOS Electrical Properties:</strong>
Vth             = 1.1 V
Vgs MAX         = 8 V
Cgs             = &lt;0.9 pF
Rise/fall time  = &lt;10 ns
On/off ratio    = 4.3e6
Leakage current = 932 pA (Vds=2.5V)
</pre>
<p>I was particularly surprised by the super low leakage current. This value goes up about 100x in ambient room lighting.</p>
<div id="gallery-1"><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9375.jpg"><img loading="lazy" decoding="async" width="660" height="505" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9375-1024x784.jpg" alt="" aria-describedby="gallery-1-2394" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9375-1024x784.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9375-300x230.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9375-768x588.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-1-2394">
				NMOS, 0.5V Vgs steps
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9439.jpg"><img loading="lazy" decoding="async" width="660" height="517" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9439-1024x802.jpg" alt="" aria-describedby="gallery-1-2395" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9439-1024x802.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9439-300x235.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9439-768x601.jpg 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9439.jpg 1979w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-1-2395">
				Diode curve
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9442.jpg"><img loading="lazy" decoding="async" width="660" height="524" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9442-1024x813.jpg" alt="" aria-describedby="gallery-1-2396" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9442-1024x813.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9442-300x238.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9442-768x609.jpg 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9442.jpg 1879w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-1-2396">
				C-V showing Vth = 1.1V
				</figcaption></figure>
		</div>

<p>Now we know that it’s possible to make really good transistors with impure chemicals, no cleanroom, and homemade equipment. Of course, yield and process repeatability are diminished. I’ll do more testing to collect data on the statistics and variability of FET properties but it’s looking good!</p>
<div id="gallery-2"><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9447-e1628800541548.jpg"><img loading="lazy" decoding="async" width="660" height="493" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9447-e1628800541548-1024x765.jpg" alt="" aria-describedby="gallery-2-2398" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9447-e1628800541548-1024x765.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9447-e1628800541548-300x224.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9447-e1628800541548-768x574.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-2-2398">
				1MHz into 50Ω load
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9446.jpg"><img loading="lazy" decoding="async" width="660" height="492" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9446-1024x763.jpg" alt="" aria-describedby="gallery-2-2397" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9446-1024x763.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9446-300x224.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9446-768x572.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-2-2397">
				20MHz into 50Ω load
				</figcaption></figure>
		</div>

<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9419-1.jpg"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9419-1-1024x678.jpg" alt="DSC_9419" width="660" height="437" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9419-1-1024x678.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9419-1-300x199.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/DSC_9419-1-768x509.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a></p>
<p>The chip is small, about one quarter the die area of my previous ICs (2.4mm^2) which makes it hard to probe. There’s a simple 10×10 array of N-channel FETs on each chip which will give me a lot of characterization data. Since it’s such a simple design, I was able to lay it out using Photoshop. Columns of 10 transistors share a common gate connection and each row is strung together in series with adjacent transistors sharing a source/drain terminal. It’s similar to NAND flash but I only did this to keep the metal pads large enough so I can reasonably probe them, if every FET had 3 pads for itself they would be too small.</p>

<p>It’s hard to convey the excitement of seeing a good FET curve displayed on the curve tracer after dipping a shard of rock into chemicals all day.</p>
<div id="gallery-3"><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/1r.png"><img loading="lazy" decoding="async" width="300" height="169" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/1r-300x169.png" alt="" aria-describedby="gallery-3-2362" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/1r-300x169.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/1r-768x432.png 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/1r-1024x576.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/1r.png 1920w" sizes="(max-width: 300px) 100vw, 300px"/></a>
			</p>
				<figcaption id="gallery-3-2362">
				Source/drain
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/2r.png"><img loading="lazy" decoding="async" width="300" height="169" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/2r-300x169.png" alt="" aria-describedby="gallery-3-2363" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/2r-300x169.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/2r-768x432.png 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/2r-1024x576.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/2r.png 1920w" sizes="(max-width: 300px) 100vw, 300px"/></a>
			</p>
				<figcaption id="gallery-3-2363">
				Poly gate
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/3r.png"><img loading="lazy" decoding="async" width="300" height="169" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/3r-300x169.png" alt="" aria-describedby="gallery-3-2364" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/3r-300x169.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/3r-768x432.png 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/3r-1024x576.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/3r.png 1920w" sizes="(max-width: 300px) 100vw, 300px"/></a>
			</p>
				<figcaption id="gallery-3-2364">
				Contact
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/4r.png"><img loading="lazy" decoding="async" width="300" height="169" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/4r-300x169.png" alt="" aria-describedby="gallery-3-2365" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/4r-300x169.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/4r-768x432.png 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/4r-1024x576.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/4r.png 1920w" sizes="(max-width: 300px) 100vw, 300px"/></a>
			</p>
				<figcaption id="gallery-3-2365">
				Metal
				</figcaption></figure>
		</div>

<p>A single 10µm NMOS transistor can be see below, with slight misalignment in the metal layer (part of the left contact is uncovered). Red outline is polycrystalline silicon, blue is the source/drain.</p>
<div id="gallery-4"><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002.jpg"><img loading="lazy" decoding="async" width="660" height="495" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-1024x768.jpg" alt="" aria-describedby="gallery-4-2403" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-1024x768.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-300x225.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-768x576.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-4-2403">
				Single NMOS transistor
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-copy.jpg"><img loading="lazy" decoding="async" width="660" height="495" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-copy-1024x768.jpg" alt="" aria-describedby="gallery-4-2402" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-copy-1024x768.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-copy-300x225.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0002-copy-768x576.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-4-2402">
				Single NMOS transistor
				</figcaption></figure>
		</div>

<p>So far I’ve made an opamp (Z1) and a memory-like array (Z2). More interesting circuits are definitely possible even with this low transistor density. The process needs some tweaking but now that I’m able to consistently make good quality transistors I should be able to design more complex digital and analog circuits. Testing each chip is very tedious so I am trying to automate the process and I’ll post more data then. I’ve made 15 chips (1,500 transistors) and know there’s at least one completely functional chip and at least two “mostly functional”, meaning ~80% of the transistors work instead of 100%. No proper yield data yet. The most common defect is a drain or source shorted to the bulk silicon channel, not a leaky or shorted gate like on my Z1 process.</p>
<figure id="attachment_2409" aria-describedby="caption-attachment-2409"><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/IMG_5821.jpg"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/IMG_5821.jpg" alt="Profilometer scan of gate" width="772" height="590" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/IMG_5821.jpg 772w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/IMG_5821-300x229.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/IMG_5821-768x587.jpg 768w" sizes="(max-width: 772px) 100vw, 772px"/></a><figcaption id="caption-attachment-2409">Profilometer scan of gate layer (y axis in angstrom, x axis is micron)</figcaption></figure>
<p>I said before that the gate used to be made out of aluminum and now it’s silicon which makes the chips work a lot better. Silicon comes in three varieties that we care about: amorphous, polycrystalline, and monocrystalline. From left to right, these become more electrically conductive but also much harder to deposit. In fact, monocrystalline Si can’t be deposited, you can only grow it in contact with another mono-Si layer as a seed (epitaxy). Since the gate must be deposited on top of an insulating dielectric, poly is the best we can do. We can heavily dope the polysilicon anyway to make it more conductive.</p>
<div id="gallery-5"><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0003.jpg"><img loading="lazy" decoding="async" width="660" height="495" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0003-1024x768.jpg" alt="" aria-describedby="gallery-5-2404" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0003-1024x768.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0003-300x225.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0003-768x576.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-5-2404">
				2 FETs sharing gate
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001.jpg"><img loading="lazy" decoding="async" width="660" height="495" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001-1024x768.jpg" alt="" aria-describedby="gallery-5-2405" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001-1024x768.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001-300x225.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001-768x576.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-5-2405">
				Neighbors share source/drain
				</figcaption></figure>
		</div>

<p>A typical self-aligned polysilicon gate process requires silane, a toxic and explosive gas, to deposit polycrystalline silicon layers. It may also be possible by sputtering or <a href="https://sci-hub.st/https://sid.onlinelibrary.wiley.com/doi/abs/10.1002/sdtp.10835">evaporating amorphous silicon and annealing with a laser</a>. A major theme of this DIY silicon process is to circumvent expensive, difficult, or dangerous steps. So, I came up with a modified process flow. It’s a variation on the standard self-aligned methods to allow doping via high temperature diffusion rather than ion implantation. The effect is that I’m able to buy a silicon wafer with the polysilicon already deposited on it from the factory and pattern it to make transistors instead of putting my own polysilicon down halfway through the process. This is a nice short term workaround but it would be best to design a polysilicon deposition process using the laser anneal method mentioned above.</p>
<p>Wafers are available with all kinds of materials deposited on them already, so I just had to find one with a thin layer of SiO2 (gate oxide, ~10nm) followed by a thicker polysilicon (300nm). I found a lot of 25 200mm (EPI, prime, [1-0-0], p-type) wafers on eBay for $45 which is essentially a lifetime supply, so email me if you want one. The gate oxide is the most fragile layer and requires the most care during fabrication. Since I bought the wafer with a nice high quality oxide on it already that was capped off and kept clean by the thick polysilicon layer, I was able to eliminate all the aggressive cleaning chemicals (sulfuric acid, etc) from the process and still make great transistors. Minimal process chemicals and tools are listed below.</p>
<pre><strong>Chemicals used in home poly-gate process:
</strong>-Water
-Alcohol
-Acetone
-Phosphoric acid
-Photoresist
-Developer (2% KOH)
-N type dopant (filmtronics P509)
-HF (1%) or CF4/CHF3 RIE
-HNO3 for poly etch or SF6 RIE</pre>
<pre><strong>Equipment used in home poly-gate process:</strong>
-Hotplate
-Tube furnace
-<a href="https://sam.zeloof.xyz/maskless-photolithography/">Lithography apparatus
</a>-Microscope
-Vacuum chamber to deposit metal</pre>
<p>Z2 “gate first” process (similar to standard self-aligned process but without a field oxide):</p>
<div id="gallery-6"><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p1-1024x669.png" alt="" aria-describedby="gallery-6-2412" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p1-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p1-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p1-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2412">
				Buy wafer
				</figcaption></figure><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p2-1024x669.png" alt="" aria-describedby="gallery-6-2413" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p2-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p2-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p2-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2413">
				Etch active
				</figcaption></figure><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p3-1024x669.png" alt="" aria-describedby="gallery-6-2414" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p3-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p3-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p3-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2414">
				Dope source/drain
				</figcaption></figure><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p4-1024x669.png" alt="" aria-describedby="gallery-6-2415" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p4-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p4-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p4-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2415">
				Etch poly gate
				</figcaption></figure><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p5-1024x669.png" alt="" aria-describedby="gallery-6-2416" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p5-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p5-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p5-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2416">
				Deposit dielectric
				</figcaption></figure><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p6-1024x669.png" alt="" aria-describedby="gallery-6-2417" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p6-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p6-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p6-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2417">
				Etch contact
				</figcaption></figure><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p7-1024x669.png" alt="" aria-describedby="gallery-6-2418" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p7-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p7-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p7-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2418">
				Deposit metal
				</figcaption></figure><figure>
			<p><img loading="lazy" decoding="async" width="660" height="431" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p8-1024x669.png" alt="" aria-describedby="gallery-6-2419" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/p8-1024x669.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p8-300x196.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/p8-768x502.png 768w" sizes="(max-width: 660px) 100vw, 660px"/>
			</p>
				<figcaption id="gallery-6-2419">
				Etch metal
				</figcaption></figure>
		</div>

<p>I snapped one of the test chips in half (functional Z2 but with bad layer alignment and thin metal, about 300nm) and put it in my <a href="https://sam.zeloof.xyz/category/electron-microscope/">SEM</a> for a cross section:</p>
<div id="gallery-7"><figure>
			<p><a href="https://sam.zeloof.xyz/second-ic/snap1/"><img loading="lazy" decoding="async" width="660" height="987" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/snap1-e1629399647701-685x1024.jpg" alt="" aria-describedby="gallery-7-2451" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/snap1-e1629399647701-685x1024.jpg 685w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/snap1-e1629399647701-201x300.jpg 201w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/snap1-e1629399647701-768x1149.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-7-2451">
				…snap
				</figcaption></figure><figure>
			<p><a href="https://sam.zeloof.xyz/second-ic/s/"><img loading="lazy" decoding="async" width="660" height="977" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/s-692x1024.jpg" alt="" aria-describedby="gallery-7-2450" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/s-692x1024.jpg 692w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/s-203x300.jpg 203w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/s-768x1137.jpg 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/s.jpg 925w" sizes="(max-width: 660px) 100vw, 660px"/></a>
			</p>
				<figcaption id="gallery-7-2450">
				Tilted SEM view
				</figcaption></figure>
		</div>

<p>Find the dust particle in the red circle below, use that to get oriented in the coming cross section views.</p>
<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/xsecloc.jpg"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/xsecloc-1024x515.jpg" alt="xsecloc" width="660" height="332" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/xsecloc-1024x515.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/xsecloc-300x151.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/xsecloc-768x387.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a></p>
<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection-1.png"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection-1-1024x550.png" alt="Xsection (1)" width="660" height="354" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection-1-1024x550.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection-1-300x161.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection-1-768x412.png 768w" sizes="(max-width: 660px) 100vw, 660px"/></a></p>
<figure id="attachment_2453" aria-describedby="caption-attachment-2453"><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection_ano.png"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection_ano-1024x550.png" alt="NMOS cross section" width="660" height="354" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection_ano-1024x550.png 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection_ano-300x161.png 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/Xsection_ano-768x412.png 768w" sizes="(max-width: 660px) 100vw, 660px"/></a><figcaption id="caption-attachment-2453">NMOS cross section</figcaption></figure>
<p>Because I bought the wafer already with gate oxide and polysilicon on it, I can’t grow a field oxide. These thick oxide layers are typically used to mask dopants and require a long high temperature step which would oxidize all of my poly and there would be none remaining. So, my modified process uses an additional masking step (the “gate” mask is typically not found in a self-aligned process) that allows me to use the polysilicon itself as a dopant mask and hard-baked photoresist as the field dielectric. This alternative processing results in the stepped structure you can see in the orange region on the NMOS cross section above. This process subtlety is mentioned here, <a href="https://twitter.com/szeloof/status/1426534655197646857?s=20">read this twitter thread</a>.</p>
<figure id="attachment_2460" aria-describedby="caption-attachment-2460"><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/gatemeasure-1.jpg"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/gatemeasure-1-1024x692.jpg" alt="Gate length measurement" width="660" height="446" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/gatemeasure-1-1024x692.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/gatemeasure-1-300x203.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/gatemeasure-1-768x519.jpg 768w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/gatemeasure-1.jpg 1370w" sizes="(max-width: 660px) 100vw, 660px"/></a><figcaption id="caption-attachment-2460">Gate length measurement</figcaption></figure>
<p>This process isn’t ideal and I want to make some changes so it’s CMOS compatible but it simplifies fabrication and makes it possible with a minimal set of tools. The 1µm dielectric layer (orange) would ideally be CVD SiO2 (it’s possible to build a TEOS oxide reactor at home) but I used a photoresist instead. Most photoresists can be baked around 250°C to form a hard permanent dielectric layer that is an easy alternative to CVD or PECVD oxide. A spin-on-glass/sol-gel could also be used here. SiO2 etching is done with a <a href="https://sam.zeloof.xyz/sio2-patterning/">buffered HF solution made from rust stain remover</a> or RIE.</p>
<p>Huge composite stitched die image:</p>
<p><a href="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001_stitch.jpg"><img loading="lazy" decoding="async" src="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001_stitch-1024x958.jpg" alt="0001_stitch" width="660" height="617" srcset="https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001_stitch-1024x958.jpg 1024w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001_stitch-300x281.jpg 300w, https://sam.zeloof.xyz/wp-content/uploads/2021/08/0001_stitch-768x718.jpg 768w" sizes="(max-width: 660px) 100vw, 660px"/></a></p>
<p>Thanks for following my work and feel free to contact me with your thoughts!</p>
	</div><!-- .entry-content -->

	
	<!-- .entry-footer -->

</article></div>
  </body>
</html>
