#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 16 04:32:09 2021
# Process ID: 871858
# Current directory: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src
# Command line: vivado -mode batch -source ../Project/Vivado/TargetBoards/Zedboard/scripts/synthesis/generate_bitstream.tcl
# Log file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/vivado.log
# Journal file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/vivado.jou
#-----------------------------------------------------------
source ../Project/Vivado/TargetBoards/Zedboard/scripts/synthesis/generate_bitstream.tcl
# open_project $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_ip/Vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
# reset_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block RSD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Dec 16 04:32:34 2021] Launched design_1_proc_sys_reset_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_RSD_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_proc_sys_reset_0_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_RSD_0_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_RSD_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_xbar_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_xbar_0_synth_1/runme.log
synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/synth_1/runme.log
[Thu Dec 16 04:32:34 2021] Launched impl_1...
Run output will be captured here: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2340.344 ; gain = 223.996 ; free physical = 6696 ; free virtual = 10029
# wait_on_run impl_1
[Thu Dec 16 04:32:34 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_ip/Vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_RSD_0_0/design_1_RSD_0_0.dcp' for cell 'design_1_i/RSD_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2116.512 ; gain = 0.000 ; free physical = 5780 ; free virtual = 9274
INFO: [Netlist 29-17] Analyzing 2111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/project_src/zedboard.xdc]
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2300.465 ; gain = 0.000 ; free physical = 5644 ; free virtual = 9137
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1065 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 12 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 412 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 15 instances
  RAM64M => RAM64M (RAMD64E(x4)): 602 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances

16 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2300.465 ; gain = 184.090 ; free physical = 5644 ; free virtual = 9137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2300.465 ; gain = 0.000 ; free physical = 5632 ; free virtual = 9126

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1acb23f09

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2635.441 ; gain = 334.977 ; free physical = 5226 ; free virtual = 8720

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2712c68f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5098 ; free virtual = 8592
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 99 cells
INFO: [Opt 31-1021] In phase Retarget, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 25510c8a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5098 ; free virtual = 8592
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 357 cells
INFO: [Opt 31-1021] In phase Constant propagation, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22c614427

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5093 ; free virtual = 8587
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 336 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22c614427

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5093 ; free virtual = 8587
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22c614427

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5093 ; free virtual = 8587
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22c614427

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5093 ; free virtual = 8587
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              99  |                                             25  |
|  Constant propagation         |              18  |             357  |                                             25  |
|  Sweep                        |               0  |             336  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5093 ; free virtual = 8588
Ending Logic Optimization Task | Checksum: 19d25b8f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2802.348 ; gain = 0.000 ; free physical = 5093 ; free virtual = 8588

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 253519692

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5018 ; free virtual = 8513
Ending Power Optimization Task | Checksum: 253519692

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3215.238 ; gain = 412.891 ; free physical = 5041 ; free virtual = 8536

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 253519692

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5041 ; free virtual = 8536

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5041 ; free virtual = 8536
Ending Netlist Obfuscation Task | Checksum: 2347466ea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5041 ; free virtual = 8536
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3215.238 ; gain = 914.773 ; free physical = 5041 ; free virtual = 8536
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5041 ; free virtual = 8538
INFO: [Common 17-1381] The checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_46) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_45) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_44) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_43) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[6] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_50) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[7] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_49) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_48) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_47) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[4]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[5]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[6] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[0]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[7] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[1]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[2]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[3]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[6] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[6] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[7] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[7] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[8]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[9]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[4] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[0]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[5] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[1]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[6] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[2]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[7] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[3]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[4]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[5]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[8]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[4]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[5]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ENARDEN (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg_1) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[8]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[9]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5036 ; free virtual = 8542
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 168ef53e9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5036 ; free virtual = 8542
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 5036 ; free virtual = 8542

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 81875e3e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4966 ; free virtual = 8478

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c487eb29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8429

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c487eb29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4915 ; free virtual = 8429
Phase 1 Placer Initialization | Checksum: 1c487eb29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4913 ; free virtual = 8428

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bb30424e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4882 ; free virtual = 8392

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 1205 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 1, total 6, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 545 nets or cells. Created 6 new cells, deleted 539 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4875 ; free virtual = 8384

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            539  |                   545  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            539  |                   545  |           0  |           8  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12633bc01

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4868 ; free virtual = 8381
Phase 2.2 Global Placement Core | Checksum: 121bcd311

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4865 ; free virtual = 8379
Phase 2 Global Placement | Checksum: 121bcd311

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4877 ; free virtual = 8390

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 194205401

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4866 ; free virtual = 8379

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1335535a6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4837 ; free virtual = 8349

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 192b0961b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4833 ; free virtual = 8346

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a1acd347

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4833 ; free virtual = 8345

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dce2bb3d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4809 ; free virtual = 8319

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1817598bf

Time (s): cpu = 00:01:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4804 ; free virtual = 8318

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 166091d14

Time (s): cpu = 00:01:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4804 ; free virtual = 8317
Phase 3 Detail Placement | Checksum: 166091d14

Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4804 ; free virtual = 8317

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1709ed65c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.242 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1be2dd215

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4809 ; free virtual = 8320
INFO: [Place 46-33] Processed net design_1_i/RSD_0/inst/main/main/rstController/rst0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/RSD_0/inst/main/main/rstController/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 23a1a9411

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4808 ; free virtual = 8319
Phase 4.1.1.1 BUFG Insertion | Checksum: 1709ed65c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4807 ; free virtual = 8318
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.671. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1db38e399

Time (s): cpu = 00:01:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4816 ; free virtual = 8326
Phase 4.1 Post Commit Optimization | Checksum: 1db38e399

Time (s): cpu = 00:01:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4798 ; free virtual = 8311

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1db38e399

Time (s): cpu = 00:01:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4790 ; free virtual = 8304

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1db38e399

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4791 ; free virtual = 8305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4791 ; free virtual = 8305
Phase 4.4 Final Placement Cleanup | Checksum: 13387679c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4790 ; free virtual = 8305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13387679c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4790 ; free virtual = 8305
Ending Placer Task | Checksum: 5543a965

Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4790 ; free virtual = 8304
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 45 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4822 ; free virtual = 8336
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4752 ; free virtual = 8306
INFO: [Common 17-1381] The checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4708 ; free virtual = 8238
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4713 ; free virtual = 8242
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 45 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4632 ; free virtual = 8221
INFO: [Common 17-1381] The checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c55bb9a ConstDB: 0 ShapeSum: 48ededcb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fdd36374

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4575 ; free virtual = 8175
Post Restoration Checksum: NetGraph: 2049a0fa NumContArr: dd89c27a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fdd36374

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4581 ; free virtual = 8181

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fdd36374

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4545 ; free virtual = 8145

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fdd36374

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4545 ; free virtual = 8145
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17ad2f6b5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4548 ; free virtual = 8140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.164  | TNS=0.000  | WHS=-0.209 | THS=-206.968|

Phase 2 Router Initialization | Checksum: 1c709214b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3215.238 ; gain = 0.000 ; free physical = 4539 ; free virtual = 8132

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00160505 %
  Global Horizontal Routing Utilization  = 0.00583164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26456
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26441
  Number of Partially Routed Nets     = 15
  Number of Node Overlaps             = 11


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19fd8463e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4550 ; free virtual = 8143

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4984
 Number of Nodes with overlaps = 900
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.576 | TNS=-0.794 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12f9043e9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4509 ; free virtual = 8104

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 705
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.129 | TNS=-0.129 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f0faada

Time (s): cpu = 00:01:57 ; elapsed = 00:00:49 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4505 ; free virtual = 8102

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 578
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.110  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: dfd7961f

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4497 ; free virtual = 8094
Phase 4 Rip-up And Reroute | Checksum: dfd7961f

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4497 ; free virtual = 8094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: dfd7961f

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4497 ; free virtual = 8094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dfd7961f

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4497 ; free virtual = 8094
Phase 5 Delay and Skew Optimization | Checksum: dfd7961f

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4496 ; free virtual = 8093

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ed098d1e

Time (s): cpu = 00:02:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4495 ; free virtual = 8092
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.225  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c9a1aa05

Time (s): cpu = 00:02:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4495 ; free virtual = 8092
Phase 6 Post Hold Fix | Checksum: c9a1aa05

Time (s): cpu = 00:02:16 ; elapsed = 00:00:58 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4495 ; free virtual = 8092

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.80636 %
  Global Horizontal Routing Utilization  = 12.4379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 8436418f

Time (s): cpu = 00:02:16 ; elapsed = 00:00:59 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4493 ; free virtual = 8090

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 8436418f

Time (s): cpu = 00:02:16 ; elapsed = 00:00:59 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4493 ; free virtual = 8090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1173b5518

Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4459 ; free virtual = 8056

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.225  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1173b5518

Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4465 ; free virtual = 8063
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4520 ; free virtual = 8118

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 45 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:02 . Memory (MB): peak = 3226.688 ; gain = 11.449 ; free physical = 4520 ; free virtual = 8117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3234.691 ; gain = 0.000 ; free physical = 4449 ; free virtual = 8100
INFO: [Common 17-1381] The checkpoint '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3438.453 ; gain = 74.160 ; free physical = 4442 ; free virtual = 8057
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
120 Infos, 46 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3478.480 ; gain = 40.027 ; free physical = 4489 ; free virtual = 8115
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/ output design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul//P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/__0 output design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/ multiplier stage design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul//P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/__0 multiplier stage design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0] multiplier stage design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]__0 multiplier stage design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RSD_0/inst/main/main/core/ifStage/p_7_out is a gated clock net sourced by a combinational pin design_1_i/RSD_0/inst/main/main/core/ifStage/isFlushed_reg[1]_i_1/O, cell design_1_i/RSD_0/inst/main/main/core/ifStage/isFlushed_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_46) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_45) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_44) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_43) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[6] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_50) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[7] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_49) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_48) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRARDADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/ifStage_n_47) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[4]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[5]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[6] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[0]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[7] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[1]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[2]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/ADDRBWRADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/writeWayIndex[3]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[6] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[6] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[7] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0 has an input control pin design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/WEBWE[7] (net: design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/weWay) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[8]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[9]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[4] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[0]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[5] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[1]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[6] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[2]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[7] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[3]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[4]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRARDADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRARDADDR[5]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[8]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[8] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[4]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ADDRBWRADDR[9] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/ADDRBWRADDR[5]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/ENARDEN (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg_1) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[10] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[6]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[11] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[7]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[12] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[8]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg has an input control pin design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[13] (net: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/ADDRARDADDR[9]) which is driven by a register (design_1_i/RSD_0/inst/main/main/rstController/rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 34 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/RSD_0/inst/main/debugRegister, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 22 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec 16 04:40:53 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 96 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3633.105 ; gain = 154.625 ; free physical = 4438 ; free virtual = 8069
INFO: [Common 17-206] Exiting Vivado at Thu Dec 16 04:40:53 2021...
[Thu Dec 16 04:40:58 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:07:59 ; elapsed = 00:08:24 . Memory (MB): peak = 2340.344 ; gain = 0.000 ; free physical = 6220 ; free virtual = 9852
# file mkdir $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.sdk
# write_hw_platform -fixed -force  -include_bit -file $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/jrmerkel/Documents/School/581/proj/rsd//Processor/Project/Vivado/TargetBoards/Zedboard/rsd/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2020.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/design_1_wrapper.xsa
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Dec 16 04:41:02 2021...
