
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125237                       # Number of seconds simulated
sim_ticks                                125237376670                       # Number of ticks simulated
final_tick                               1266872712301                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60753                       # Simulator instruction rate (inst/s)
host_op_rate                                    79158                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3325243                       # Simulator tick rate (ticks/s)
host_mem_usage                               16905800                       # Number of bytes of host memory used
host_seconds                                 37662.62                       # Real time elapsed on the host
sim_insts                                  2288129824                       # Number of instructions simulated
sim_ops                                    2981286288                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1264512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       428160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1696000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       679936                       # Number of bytes written to this memory
system.physmem.bytes_written::total            679936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9879                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3345                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13250                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5312                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5312                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10096922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3418788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13542283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12265                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5429178                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5429178                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5429178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10096922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3418788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               18971461                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150344991                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22303079                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19545417                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740586                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11031854                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10768286                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552383                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54053                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117601646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123969265                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22303079                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12320669                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25225586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5689736                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1852523                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13403573                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148618743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.318273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123393157     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1269870      0.85%     83.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327653      1.57%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945583      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564213      2.40%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3859814      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844286      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662891      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10751276      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148618743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148346                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.824565                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116723827                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2923792                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25012049                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25259                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3933808                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398987                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139932058                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3933808                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117191505                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1334966                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       780254                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24557787                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       820416                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138949466                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89672                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       482947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184544224                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630469829                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630469829                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35648052                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19851                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9930                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2648954                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23122101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80075                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001558                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137332893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19852                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129006908                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103430                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22780220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48995543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148618743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94926824     63.87%     63.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21869235     14.71%     78.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10966421      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7209612      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7511253      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880100      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1739114      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433673      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82511      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148618743                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321600     59.76%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135855     25.25%     85.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80675     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101852460     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082068      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21603899     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458560      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129006908                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.858073                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             538130                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004171                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407274119                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160133269                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126082600                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129545038                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240659                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4192030                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137780                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3933808                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         883095                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50976                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137352745                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23122101                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491135                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9930                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875585                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127620946                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21269734                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385962                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25728101                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19654371                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458367                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.848854                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126195348                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126082600                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72829650                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172976133                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.838622                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23742001                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745339                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144684935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.785234                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102472885     70.82%     70.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16389917     11.33%     82.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11840404      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647909      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012653      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068101      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4458149      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902213      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1892704      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144684935                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1892704                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280145818                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278641083                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1726248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.503450                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.503450                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.665137                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.665137                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590347248                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165658326                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146728448                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150344991                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23461619                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19341386                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2090944                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9545987                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8994854                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2461405                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92270                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114267678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128879036                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23461619                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11456259                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26929031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6195676                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3002382                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13255453                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1730366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148268758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.067297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.487404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121339727     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1395191      0.94%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1981956      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2599254      1.75%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2917574      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2170668      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1253859      0.85%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1841025      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12769504      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148268758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156052                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.857222                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       113008455                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4682522                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26446604                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61740                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4069436                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3746865                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155509755                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4069436                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113788200                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1101886                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2176177                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25731707                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1401351                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154484788                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          239                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        281809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       579882                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          101                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    215423529                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721724913                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721724913                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176012593                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39410936                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40891                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23709                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4230582                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14674692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7627318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125739                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1664947                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150168337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140510935                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27255                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21637186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51091883                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148268758                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.947677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88818956     59.90%     59.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23943097     16.15%     76.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13260020      8.94%     85.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8552060      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7857256      5.30%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3130502      2.11%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1900327      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       544198      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       262342      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148268758                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67505     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         99427     33.45%     56.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       130303     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117966743     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2145568      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17182      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12811684      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7569758      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140510935                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.934590                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             297235                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    429615118                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171846724                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137838462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140808170                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       341910                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3059669                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183087                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          235                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4069436                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         828191                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113586                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150209188                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1390147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14674692                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7627318                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23669                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         86538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1229203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2409867                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138621381                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12637536                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1889554                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20205880                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19422801                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7568344                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.922022                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137838700                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137838462                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80735960                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219336664                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.916814                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368091                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103084242                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126694225                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23524080                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2125271                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144199322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.878605                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.685038                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92843463     64.39%     64.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24693193     17.12%     81.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9697849      6.73%     88.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4989300      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4354603      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2092061      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1809211      1.25%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       853685      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2865957      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144199322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103084242                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126694225                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19059254                       # Number of memory references committed
system.switch_cpus1.commit.loads             11615023                       # Number of loads committed
system.switch_cpus1.commit.membars              17182                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18171632                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114196873                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2585113                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2865957                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           291551670                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304506090                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2076233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103084242                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126694225                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103084242                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.458467                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.458467                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.685651                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.685651                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624629205                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191232467                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145678012                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34364                       # number of misc regfile writes
system.l20.replacements                          9893                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303720                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42661                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.119383                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4987.826552                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.973918                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4948.790711                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.388859                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22816.019960                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152216                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.151025                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696290                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39739                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39739                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14387                       # number of Writeback hits
system.l20.Writeback_hits::total                14387                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39739                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39739                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39739                       # number of overall hits
system.l20.overall_hits::total                  39739                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9879                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9893                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9879                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9893                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9879                       # number of overall misses
system.l20.overall_misses::total                 9893                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3387848                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2369282119                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2372669967                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3387848                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2369282119                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2372669967                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3387848                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2369282119                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2372669967                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49618                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49632                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14387                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14387                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49618                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49632                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49618                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49632                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199101                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199327                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199101                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199327                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199101                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199327                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 239830.156797                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 239833.212069                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 239830.156797                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 239833.212069                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 241989.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 239830.156797                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 239833.212069                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2609                       # number of writebacks
system.l20.writebacks::total                     2609                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9879                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9893                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9879                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9893                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9879                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9893                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1776579193                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1779126711                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1776579193                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1779126711                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2547518                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1776579193                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1779126711                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199101                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199327                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199101                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199327                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199101                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199327                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179833.909606                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 179836.926210                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 179833.909606                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 179836.926210                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 181965.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 179833.909606                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 179836.926210                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3357                       # number of replacements
system.l21.tagsinuse                     32767.990900                       # Cycle average of tags in use
system.l21.total_refs                          805770                       # Total number of references to valid blocks.
system.l21.sampled_refs                         36125                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.305052                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        12626.317033                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.997217                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1638.844194                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             4.651101                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         18486.181354                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.385325                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000366                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.050014                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000142                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.564153                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        50426                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50426                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           28941                       # number of Writeback hits
system.l21.Writeback_hits::total                28941                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        50426                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50426                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        50426                       # number of overall hits
system.l21.overall_hits::total                  50426                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3344                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3356                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3345                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3357                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3345                       # number of overall misses
system.l21.overall_misses::total                 3357                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2960284                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    947572441                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      950532725                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       298740                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       298740                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2960284                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    947871181                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       950831465                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2960284                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    947871181                       # number of overall miss cycles
system.l21.overall_miss_latency::total      950831465                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53770                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53782                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        28941                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            28941                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53771                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53783                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53771                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53783                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.062191                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.062400                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.062208                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.062417                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.062208                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.062417                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 246690.333333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 283364.964414                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 283233.827473                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       298740                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       298740                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 246690.333333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 283369.560837                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 283238.446530                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 246690.333333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 283369.560837                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 283238.446530                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2703                       # number of writebacks
system.l21.writebacks::total                     2703                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3344                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3356                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3345                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3357                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3345                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3357                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2238719                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    746652142                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    748890861                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       238269                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       238269                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2238719                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    746890411                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    749129130                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2238719                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    746890411                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    749129130                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.062191                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.062400                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.062208                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.062417                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.062208                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.062417                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 186559.916667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223281.142943                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223149.839392                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       238269                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       238269                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 186559.916667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223285.623617                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223154.343164                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 186559.916667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223285.623617                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223154.343164                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.973912                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013435670                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873263.715342                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.973912                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022394                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866945                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13403556                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13403556                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13403556                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13403556                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13403556                       # number of overall hits
system.cpu0.icache.overall_hits::total       13403556                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4423853                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4423853                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4423853                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4423853                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4423853                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4423853                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13403573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13403573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13403573                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13403573                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13403573                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13403573                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 260226.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 260226.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 260226.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 260226.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3504048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3504048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3504048                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3504048                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 250289.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 250289.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49618                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245032619                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49874                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4913.033224                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.309038                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.690962                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825426                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174574                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19249859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19249859                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23583351                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23583351                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23583351                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23583351                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176381                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176381                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176381                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176381                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176381                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21430968892                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21430968892                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21430968892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21430968892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21430968892                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21430968892                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19426240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19426240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23759732                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23759732                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23759732                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23759732                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009080                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007424                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007424                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007424                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007424                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 121503.840504                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 121503.840504                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 121503.840504                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 121503.840504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 121503.840504                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 121503.840504                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14387                       # number of writebacks
system.cpu0.dcache.writebacks::total            14387                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       126763                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       126763                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       126763                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       126763                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       126763                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       126763                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49618                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49618                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49618                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5039956856                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5039956856                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5039956856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5039956856                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5039956856                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5039956856                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101575.171430                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101575.171430                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101575.171430                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101575.171430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101575.171430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101575.171430                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997211                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098308633                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218805.319192                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997211                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019226                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13255438                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13255438                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13255438                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13255438                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13255438                       # number of overall hits
system.cpu1.icache.overall_hits::total       13255438                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3607865                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3607865                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3607865                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3607865                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3607865                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3607865                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13255453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13255453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13255453                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13255453                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13255453                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13255453                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 240524.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 240524.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 240524.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 240524.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 240524.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 240524.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3059884                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3059884                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3059884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3059884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3059884                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3059884                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 254990.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 254990.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 254990.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 254990.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 254990.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 254990.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53771                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185932949                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54027                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3441.482018                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.713168                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.286832                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912942                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087058                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9410736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9410736                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7405660                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7405660                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18192                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18192                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17182                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17182                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16816396                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16816396                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16816396                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16816396                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156879                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156879                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3220                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3220                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       160099                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        160099                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       160099                       # number of overall misses
system.cpu1.dcache.overall_misses::total       160099                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14697500909                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14697500909                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    711857210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    711857210                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15409358119                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15409358119                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15409358119                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15409358119                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9567615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9567615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7408880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7408880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16976495                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16976495                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16976495                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16976495                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016397                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000435                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009431                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009431                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009431                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009431                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93686.859994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93686.859994                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 221073.667702                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 221073.667702                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96248.934216                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96248.934216                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96248.934216                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96248.934216                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3518448                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 185181.473684                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28941                       # number of writebacks
system.cpu1.dcache.writebacks::total            28941                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103109                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103109                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3219                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3219                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106328                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106328                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53770                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53770                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53771                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53771                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4272336875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4272336875                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       307040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       307040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4272643915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4272643915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4272643915                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4272643915                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003167                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003167                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79455.772271                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79455.772271                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       307040                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       307040                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 79460.004742                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79460.004742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 79460.004742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79460.004742                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
