#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec 06 09:44:54 2016
# Process ID: 4364
# Current directory: C:/Users/Brady/for_real_final/CheckMate_Zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1868 C:\Users\Brady\for_real_final\CheckMate_Zybo\project_aleph.xpr
# Log file: C:/Users/Brady/for_real_final/CheckMate_Zybo/vivado.log
# Journal file: C:/Users/Brady/for_real_final/CheckMate_Zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Brady/for_real_final/CheckMate_Zybo/project_aleph.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 775.070 ; gain = 142.605
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Brady/for_real_final/CheckMate_Zybo/project_aleph.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <C:/Users/Brady/for_real_final/CheckMate_Zybo/project_aleph.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 413 137} [get_bd_cells axi_gpio_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property name ALARM_TRIGGER [get_bd_intf_ports GPIO]
save_bd_design
Wrote  : <C:/Users/Brady/for_real_final/CheckMate_Zybo/project_aleph.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Brady/for_real_final/CheckMate_Zybo/project_aleph.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 06 09:48:21 2016...
