// Seed: 2096196723
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always begin : LABEL_0
    $unsigned(4);
    ;
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  inout wire id_15;
  inout wire _id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_10
  );
  inout wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_16;
  localparam id_17 = id_16++;
  wire id_18;
  ;
  assign id_14 = id_6[-1&&1];
  parameter id_19 = id_17[id_14];
  wire id_20;
endmodule
