<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: pwr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('f7_2pwr_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">f7/pwr.h</div></div>
</div><!--header-->
<div class="contents">
<a href="f7_2pwr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @defgroup pwr_defines PWR Defines</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"></span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">@brief &lt;b&gt;Defined Constants and Types for the STM32F7xx Power Control&lt;/b&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"></span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">@ingroup STM32F7xx_defines</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"></span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">@version 1.0.0</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"></span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2017 Matthew Lai &lt;m@matthewlai.ca&gt;</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"></span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">@date 12 March 2017</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/*</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Copyright (C) 2017 Matthew Lai &lt;m@matthewlai.ca&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> *</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifndef LIBOPENCM3_PWR_H</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define LIBOPENCM3_PWR_H</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"></span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/** @defgroup pwr_registers PWR Registers</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * @ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/** Power control register (PWR_CR1) */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">   43</a></span><span class="preprocessor">#define PWR_CR1                         MMIO32(POWER_CONTROL_BASE + 0x00)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/** Power control/status register (PWR_CSR1) */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gaeb179a46544116ee245f97d5b3e3cb88">   46</a></span><span class="preprocessor">#define PWR_CSR1                        MMIO32(POWER_CONTROL_BASE + 0x04)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"></span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/** Power control register 2 (PWR_CR2) */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">   49</a></span><span class="preprocessor">#define PWR_CR2                         MMIO32(POWER_CONTROL_BASE + 0x08)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"></span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/** Power control/status register 2 (PWR_CSR2) */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#ga63e3293fea556962b22f821d1c2fe2b0">   52</a></span><span class="preprocessor">#define PWR_CSR2                        MMIO32(POWER_CONTROL_BASE + 0x0c)</span><span class="comment"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"></span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/** @defgroup pwr_cr1_defines PWR_CR1 values</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * @ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* Bits [31:20]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"></span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/** UDEN[19:18]: Under-drive enable in stop mode */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga7800a1fbc4009f88b40d405ceb70fc5e">   62</a></span><span class="preprocessor">#define PWR_CR1_UDEN_LSB                18</span><span class="comment"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/** @defgroup pwr_uden Under-drive enable in stop mode</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">@ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"></span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">@{*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__pwr__uden.html#gaafbf02da5f1418fc55f65e11beeed180">   67</a></span><span class="preprocessor">#define PWR_CR1_UDEN_DISABLED           (0x0 &lt;&lt; PWR_CR1_UDEN_LSB)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__pwr__uden.html#ga233a8e7f05285936ab891148188e6528">   68</a></span><span class="preprocessor">#define PWR_CR1_UDEN_ENABLED            (0x3 &lt;&lt; PWR_CR1_UDEN_LSB)</span><span class="comment"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga89803229b3252df70197a354e97d136c">   70</a></span><span class="preprocessor">#define PWR_CR1_UDEN_MASK               (0x3 &lt;&lt; PWR_CR1_UDEN_LSB)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/** ODSWEN: Over-drive switching enabled */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga570acaf0a109bf1678acb3eebd7aa84b">   73</a></span><span class="preprocessor">#define PWR_CR1_ODSWEN                  (1 &lt;&lt; 17)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/** ODEN: Over-drive enable */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga034c9289598bc36001141083890598fa">   76</a></span><span class="preprocessor">#define PWR_CR1_ODEN                    (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* VOS[15:14]: Regulator voltage scaling output selection */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga2ace3ce8e044a593c1b0d4cede1dcb9c">   79</a></span><span class="preprocessor">#define PWR_CR1_VOS_LSB                 14</span><span class="comment"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/** @defgroup pwr_vos Regulator voltage scaling output selection</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">@ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"></span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">@{*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__pwr__vos.html#ga387fe3180ae0d841deed3dc7065ffe4a">   84</a></span><span class="preprocessor">#define PWR_CR1_VOS_SCALE_3             (0x1 &lt;&lt; PWR_CR1_VOS_LSB)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__pwr__vos.html#ga5048e65ea612947059caee08a7b6495c">   85</a></span><span class="preprocessor">#define PWR_CR1_VOS_SCALE_2             (0x2 &lt;&lt; PWR_CR1_VOS_LSB)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__pwr__vos.html#ga5592579e033ede866603cb523249f1af">   86</a></span><span class="preprocessor">#define PWR_CR1_VOS_SCALE_1             (0x3 &lt;&lt; PWR_CR1_VOS_LSB)</span><span class="comment"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga2f61307c41f96fd49dd851ab2b84b48d">   88</a></span><span class="preprocessor">#define PWR_CR1_VOS_MASK                (0x3 &lt;&lt; PWR_CR1_VOS_LSB)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"></span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/** ADCDC1: Masks extra flash accesses by prefetch (see AN4073) */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga09aa924e1c43a278eed96fd2f4d5e428">   91</a></span><span class="preprocessor">#define PWR_CR1_ADCDC1                  (1 &lt;&lt; 13)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* Bit 12: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"></span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/** MRUDS: Main regulator in deepsleep under-drive mode */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga3a2d9c42baced6964f88a2f5b82efb0a">   96</a></span><span class="preprocessor">#define PWR_CR1_MRUDS                   (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"></span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/** LPUDS: Low-power regulator in deepsleep under-drive mode */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga3c513409a6f2017167955cb73c42654c">   99</a></span><span class="preprocessor">#define PWR_CR1_LPUDS                   (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"></span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/** FPDS: Flash power-down in Stop mode */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga07c7e0a09cbe9b8effd90818a2ee5241">  102</a></span><span class="preprocessor">#define PWR_CR1_FPDS                    (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"></span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/** DBP: Disable backup domain write protection */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga09950f76d292eb9d01f72dd825082f1b">  105</a></span><span class="preprocessor">#define PWR_CR1_DBP                     (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* PLS[7:5]: PVD level selection */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga56e5d4f5c9b4cd22857da744c468ea59">  108</a></span><span class="preprocessor">#define PWR_CR1_PLS_LSB                 5</span><span class="comment"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/** @defgroup pwr_pls PVD level selection</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">@ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"></span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">@{*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#gaeaaa552c393ef470ed14c16a35ef1565">  113</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V0                 (0x0 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#gad17d4a58dd0b56767eb111fb48613650">  114</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V1                 (0x1 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#gafa94bf25a637c94487d13e521f05a0c4">  115</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V3                 (0x2 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#gaf908af20f97df25609556ad229cc1af4">  116</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V5                 (0x3 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#ga86501c7887a352609583aef8a8cd79db">  117</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V6                 (0x4 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#ga81da856766f1e1b97595a18b4b4fdfd9">  118</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V7                 (0x5 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#ga05820d712eebb9bb6207bcaf6d655f88">  119</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V8                 (0x6 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group__pwr__pls.html#ga60042612799d5f1eaeecfb59e4815c33">  120</a></span><span class="preprocessor">#define PWR_CR1_PLS_2V9                 (0x7 &lt;&lt; PWR_CR_PLS_LSB)</span><span class="comment"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#gadf56671bfd30fc6f46bcc73958077fe3">  122</a></span><span class="preprocessor">#define PWR_CR1_PLS_MASK                (0x7 &lt;&lt; PWR_CR_PLS_LSB)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"></span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/** PVDE: Power voltage detector enable */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#ga1941f1f21a820b12a72299a33d60328d">  125</a></span><span class="preprocessor">#define PWR_CR1_PVDE                    (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"></span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/** CSBF: Clear standby flag */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#gabb29e1cf0e35e40dec161156921ebda4">  128</a></span><span class="preprocessor">#define PWR_CR1_CSBF                    (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/* Bit 2: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/** PDDS: Power down deepsleep */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#gab8bf6fefe34d7c942240a31e404dd764">  133</a></span><span class="preprocessor">#define PWR_CR1_PDDS                    (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"></span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/** LPDS: Low-power deepsleep */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group__pwr__cr1__defines.html#gacc60f674740c4000a25b0e3e50ede47d">  136</a></span><span class="preprocessor">#define PWR_CR1_LPDS                    (1 &lt;&lt; 0)</span><span class="comment"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"></span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/** @defgroup pwr_csr1_defines PWR_CSR1 values</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * @ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Bits [31:20]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* UDRDY[19:18]: Under-drive ready flag */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gae86632e020794b0df05da1bc76e9c74c">  146</a></span><span class="preprocessor">#define PWR_CSR1_UDRDY_LSB              18</span><span class="comment"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/** @defgroup pwr_udrdy Under-drive ready flag</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">@ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"></span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">@{*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__pwr__udrdy.html#ga3d06dca2427a39f2991943612c6e0792">  151</a></span><span class="preprocessor">#define PWR_CSR1_UDRDY_DISABLED         (0x0 &lt;&lt; PWR_CSR1_UDRDY_LSB)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__pwr__udrdy.html#gae38466673e8aaf88fcda08605ee42375">  152</a></span><span class="preprocessor">#define PWR_CSR1_UDRDY_ACTIVATED        (0x3 &lt;&lt; PWR_CSR1_UDRDY_LSB)</span><span class="comment"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gad8e62a34d2452c0f1a28eef4e5401e69">  154</a></span><span class="preprocessor">#define PWR_CSR1_UDRDY_MASK             (0x3 &lt;&lt; PWR_CSR1_UDRDY_LSB)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"></span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/** ODSWRDY: Over-drive mode switching ready */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">  157</a></span><span class="preprocessor">#define PWR_CSR1_ODSWRDY                (1 &lt;&lt; 17)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"></span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/** ODRDY: Over-drive mode ready */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gaf3b7be10191e6bc802d4162c62dc8468">  160</a></span><span class="preprocessor">#define PWR_CSR1_ODRDY                  (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* Bit 15: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/** VOSRDY: Regulator voltage scaling output selection ready bit */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#ga8d6257579bf96da986e5491d2621470e">  165</a></span><span class="preprocessor">#define PWR_CSR1_VOSRDY                 (1 &lt;&lt; 14)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* Bits [13:10]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"></span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/** BRE: Backup regulator enable */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gab542e8a04e110cf664c3f944bc90ef68">  170</a></span><span class="preprocessor">#define PWR_CSR1_BRE                    (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"></span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/** EIWUP: Enable internal wakeup */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#ga334af2fb57636b3d8cf484a91ae77062">  173</a></span><span class="preprocessor">#define PWR_CSR1_EIWUP                  (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/* Bits [7:4]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"></span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/** BRR: Backup regulator ready */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#ga917228a807ef4ab126e5b185fd2bd169">  178</a></span><span class="preprocessor">#define PWR_CSR1_BRR                    (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"></span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/** PVDO: PVD output */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gaf3e9a5812547f32576265e00802de3d0">  181</a></span><span class="preprocessor">#define PWR_CSR1_PVDO                   (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"></span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/** SBF: Standby flag */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gab880a9892c2b1a88de26232503c8f94f">  184</a></span><span class="preprocessor">#define PWR_CSR1_SBF                    (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"></span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/** WUIF: Wakeup internal flag */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__pwr__csr1__defines.html#gacadb3674bdab2b1251940a0df086f51f">  187</a></span><span class="preprocessor">#define PWR_CSR1_WUIF                   (1 &lt;&lt; 0)</span><span class="comment"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"></span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/** @defgroup pwr_cr2_defines PWR_CR2 values</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * @ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* Bits [31:14]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"></span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/** WUPP6: Wakeup pin polarity bit for PI11 */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga1c69a2e96770713aebeee5ec3996386b">  197</a></span><span class="preprocessor">#define PWR_CR2_WUPP6                   (1 &lt;&lt; 13)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"></span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/** WUPP5: Wakeup pin polarity bit for PI8 */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga3df74a55d4a862ebc9ba47ec68a5a818">  200</a></span><span class="preprocessor">#define PWR_CR2_WUPP5                   (1 &lt;&lt; 12)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"></span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/** WUPP4: Wakeup pin polarity bit for PC13 */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#gaf220472f6f0e8d46e1796d48602bdb18">  203</a></span><span class="preprocessor">#define PWR_CR2_WUPP4                   (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"></span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/** WUPP3: Wakeup pin polarity bit for PC1 */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga85b189fb0cb1d7a46e07536e093cc8ce">  206</a></span><span class="preprocessor">#define PWR_CR2_WUPP3                   (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"></span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/** WUPP2: Wakeup pin polarity bit for PA2 */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga698e757c66109dcedd4467fef8fe547b">  209</a></span><span class="preprocessor">#define PWR_CR2_WUPP2                   (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/** WUPP1: Wakeup pin polarity bit for PA0 */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga1532f49233320e318a424fe32203b064">  212</a></span><span class="preprocessor">#define PWR_CR2_WUPP1                   (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/* Bits [7:6]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/** CWUPF6: Clear Wakeup Pin flag for PI11 */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga77b48a1337047378a70239666d09e832">  217</a></span><span class="preprocessor">#define PWR_CR2_CWUPF6                  (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/** CWUPF5: Clear Wakeup Pin flag for PI8 */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga59abc46294a5ef071613552a44cafbde">  220</a></span><span class="preprocessor">#define PWR_CR2_CWUPF5                  (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">/** CWUPF4: Clear Wakeup Pin flag for PC13 */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#gabbb885287254afe47dfd3c7414f1bc62">  223</a></span><span class="preprocessor">#define PWR_CR2_CWUPF4                  (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"></span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/** CWUPF3: Clear Wakeup Pin flag for PC1 */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga1fac69d2ae9c6d834ddcfed21cf84e78">  226</a></span><span class="preprocessor">#define PWR_CR2_CWUPF3                  (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"></span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/** CWUPF2: Clear Wakeup Pin flag for PA2 */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#ga1e88d49d50b8be3d86b240186534ee6f">  229</a></span><span class="preprocessor">#define PWR_CR2_CWUPF2                  (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"></span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/** CWUPF1: Clear Wakeup Pin flag for PA0 */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group__pwr__cr2__defines.html#gad272332ffd4ed62a49df5c10caeb170c">  232</a></span><span class="preprocessor">#define PWR_CR2_CWUPF1                  (1 &lt;&lt; 0)</span><span class="comment"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"></span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/** @defgroup pwr_csr2_defines PWR_CSR2 values</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * @ingroup STM32F_pwr_defines</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/* Bits [31:14]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"></span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/** EWUP6: Enable Wakeup pin for PI11 */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#gadb014af72197cbc8e28fb4b46819827b">  242</a></span><span class="preprocessor">#define PWR_CSR2_EWUP6                  (1 &lt;&lt; 13)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/** EWUP5: Enable Wakeup pin for PI8 */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga69f8a9594c8cfd34d5c8329d64e55273">  245</a></span><span class="preprocessor">#define PWR_CSR2_EWUP5                  (1 &lt;&lt; 12)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"></span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/** EWUP4: Enable Wakeup pin for PC13 */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga75748b27a1d912938c41e41f1d08d01c">  248</a></span><span class="preprocessor">#define PWR_CSR2_EWUP4                  (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"></span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/** EWUP3: Enable Wakeup pin for PC1 */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga03a6c71dbb90a6d9686d26e6acdff7bb">  251</a></span><span class="preprocessor">#define PWR_CSR2_EWUP3                  (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"></span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/** EWUP2: Enable Wakeup pin for PA2 */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#gaff300e908d03514860d64564c8238071">  254</a></span><span class="preprocessor">#define PWR_CSR2_EWUP2                  (1 &lt;&lt; 19)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/** EWUP1: Enable Wakeup pin for PA0 */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga880b5a87187790660ad881a7d655d3c2">  257</a></span><span class="preprocessor">#define PWR_CSR2_EWUP1                  (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/* Bits [7:6]: Reserved, must be kept at reset value. */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"></span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/** WUPF6: Wakeup Pin flag for PI11 */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga978383d85db8be197da1892b223b67ab">  262</a></span><span class="preprocessor">#define PWR_CSR2_WUPF6                  (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"></span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/** WUPF5: Wakeup Pin flag for PI8 */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga36a1f553a45b09295318eb8db6b51193">  265</a></span><span class="preprocessor">#define PWR_CSR2_WUPF5                  (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"></span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/** WUPF4: Wakeup Pin flag for PC13 */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga77b2db21ff7703a92fcc462a771041a1">  268</a></span><span class="preprocessor">#define PWR_CSR2_WUPF4                  (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"></span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/** WUPF3: Wakeup Pin flag for PC1 */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#gaa772158df6f3f266a40fc11c91a1f44d">  271</a></span><span class="preprocessor">#define PWR_CSR2_WUPF3                  (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"></span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/** WUPF2: Wakeup Pin flag for PA2 */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga4ac752e520a530f84556121ae2685f47">  274</a></span><span class="preprocessor">#define PWR_CSR2_WUPF2                  (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"></span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/** WUPF1: Wakeup Pin flag for PA0 */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group__pwr__csr2__defines.html#ga25f6a2abbccc4b65e1b531618927e71a">  277</a></span><span class="preprocessor">#define PWR_CSR2_WUPF1                  (1 &lt;&lt; 0)</span><span class="comment"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">  281</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> {</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b">  282</a></span>        <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b">PWR_SCALE1</a>, <span class="comment">/** &lt;= 180MHz w/o overdrive, &lt;= 216MHz w/ overdrive */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce">  283</a></span>        <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce">PWR_SCALE2</a>, <span class="comment">/** &lt;= 168MHz w/o overdrive, &lt;= 180MHz w/ overdrive */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa8a1f79e1e14d8083b39a96146d2ba01c">  284</a></span>        <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa8a1f79e1e14d8083b39a96146d2ba01c">PWR_SCALE3</a>, <span class="comment">/** &lt;= 144MHz */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>};</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__defines.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> scale);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__defines.html#ga16e2934350b62c47e3a9e7892278e2b1">pwr_enable_overdrive</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__defines.html#gac43018821fd6643efec1c4891319e3bd">pwr_disable_overdrive</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ga16e2934350b62c47e3a9e7892278e2b1"><div class="ttname"><a href="group__pwr__defines.html#ga16e2934350b62c47e3a9e7892278e2b1">pwr_enable_overdrive</a></div><div class="ttdeci">void pwr_enable_overdrive(void)</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00056">pwr.c:56</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ga5c20c3e54554d82e05cf53cc02fba118"><div class="ttname"><a href="group__pwr__defines.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a></div><div class="ttdeci">void pwr_set_vos_scale(enum pwr_vos_scale scale)</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00043">pwr.c:43</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ga763ebcf54b3996fea95742ecf772f19f"><div class="ttname"><a href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a></div><div class="ttdeci">pwr_vos_scale</div><div class="ttdef"><b>Definition:</b> <a href="f7_2pwr_8h_source.html#l00281">f7/pwr.h:281</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gac43018821fd6643efec1c4891319e3bd"><div class="ttname"><a href="group__pwr__defines.html#gac43018821fd6643efec1c4891319e3bd">pwr_disable_overdrive</a></div><div class="ttdeci">void pwr_disable_overdrive(void)</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00064">pwr.c:64</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa6103eef86f1471f041ea7ae1138d202b">PWR_SCALE1</a></div><div class="ttdeci">@ PWR_SCALE1</div><div class="ttdef"><b>Definition:</b> <a href="f7_2pwr_8h_source.html#l00282">f7/pwr.h:282</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa7210fec0c5b6d36e39a19ff4f3235cce">PWR_SCALE2</a></div><div class="ttdeci">@ PWR_SCALE2</div><div class="ttdoc">&lt;= 180MHz w/o overdrive, &lt;= 216MHz w/ overdrive</div><div class="ttdef"><b>Definition:</b> <a href="f7_2pwr_8h_source.html#l00283">f7/pwr.h:283</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa8a1f79e1e14d8083b39a96146d2ba01c"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa8a1f79e1e14d8083b39a96146d2ba01c">PWR_SCALE3</a></div><div class="ttdeci">@ PWR_SCALE3</div><div class="ttdoc">&lt;= 168MHz w/o overdrive, &lt;= 180MHz w/ overdrive</div><div class="ttdef"><b>Definition:</b> <a href="f7_2pwr_8h_source.html#l00284">f7/pwr.h:284</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_a5c8cd132b0d9c3778c7b09e5d3c8510.html">f7</a></li><li class="navelem"><a class="el" href="f7_2pwr_8h.html">pwr.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:49 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
