<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp2.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/cross_domain_buffer.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/delay.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/fpga-md5.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/lcd_line_writer.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/liquid_crystal_display.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_brute_forcer.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_chunk_generator.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_core.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_printable_chunk_generator.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/spi_slave.v
(VERI-1482) Analyzing Verilog file /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/top.v
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/fpga-md5.v(10,8-10,16) (VERI-1018) compiling module fpga_md5
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/fpga-md5.v(10,1-101,10) (VERI-9000) elaborating module 'fpga_md5'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/spi_slave.v(1,1-43,10) (VERI-9000) elaborating module 'spi_slave_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_brute_forcer.v(5,1-231,10) (VERI-9000) elaborating module 'md5_brute_forcer_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/liquid_crystal_display.v(9,1-204,10) (VERI-9000) elaborating module 'liquid_crystal_display_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/cross_domain_buffer.v(1,1-24,10) (VERI-9000) elaborating module 'cross_domain_buffer_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/lcd_line_writer.v(1,1-61,10) (VERI-9000) elaborating module 'lcd_line_writer_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_printable_chunk_generator.v(25,1-382,10) (VERI-9000) elaborating module 'Md5PrintableChunkGenerator_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_core.v(24,1-441,10) (VERI-9000) elaborating module 'Md5Core_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/delay.v(1,1-24,10) (VERI-9000) elaborating module 'delay_uniq_1'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/delay.v(1,1-24,10) (VERI-9000) elaborating module 'delay_uniq_2'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/delay.v(1,1-24,10) (VERI-9000) elaborating module 'delay_uniq_3'
WARNING - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/fpga-md5.v(39,1-42,3) (VERI-1063) instantiating unknown module pll_12_50
WARNING - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/fpga-md5.v(57,1-65,3) (VERI-1927) port reset remains unconnected for this instance
WARNING - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/fpga-md5.v(68,1-80,3) (VERI-1927) port testLeds remains unconnected for this instance
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/lcd_line_writer.v(64,8-64,27) (VERI-1018) compiling module LcdLineWriterTester
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/lcd_line_writer.v(64,1-94,10) (VERI-9000) elaborating module 'LcdLineWriterTester'
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_chunk_generator.v(1,8-1,25) (VERI-1018) compiling module Md5ChunkGenerator
INFO - /home/patrick/dev/fpga-md5/swedishhat/hardware/lattice/fpga_md5_impl0/source/md5_chunk_generator.v(1,1-106,10) (VERI-9000) elaborating module 'Md5ChunkGenerator'
Done: design load finished with (0) errors, and (3) warnings

</PRE></BODY></HTML>