#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  2 11:52:02 2025
# Process ID: 10208
# Current directory: C:/Users/kccistc/Desktop/Verilog_Re/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6208 C:\Users\kccistc\Desktop\Verilog_Re\project_1\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/Verilog_Re/project_1/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Verilog_Re/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1106.219 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.387 ; gain = 241.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:58]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:125]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:125]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:89]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:89]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:148]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:148]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:58]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.250 ; gain = 311.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.250 ; gain = 311.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.250 ; gain = 311.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1536.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1828.188 ; gain = 603.035
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.188 ; gain = 721.969
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1841.199 ; gain = 9.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:137]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:137]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:101]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:101]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:160]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:160]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:70]
ERROR: [Synth 8-448] named port connection 'tick' does not exist for instance 'U_Counter' of module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:53]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.496 ; gain = 41.590
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1902.242 ; gain = 1.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:148]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:148]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:81]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:112]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:112]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:171]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:171]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:81]
ERROR: [Synth 8-448] named port connection 'tick' does not exist for instance 'U_Counter' of module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:61]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1902.242 ; gain = 1.301
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1917.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:74]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:141]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:141]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:105]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:105]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:74]
ERROR: [Synth 8-448] named port connection 'tick' does not exist for instance 'U_Counter' of module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:54]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1917.629 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1923.277 ; gain = 5.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:74]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:100]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:100]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:159]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:159]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:74]
ERROR: [Synth 8-448] named port connection 'tick' does not exist for instance 'U_Counter' of module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:54]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
ERROR: [Synth 8-6156] failed synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1923.277 ; gain = 5.648
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1924.344 ; gain = 1.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
ERROR: [Synth 8-439] module 'clk_div_10hz' not found [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:41]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.344 ; gain = 1.066
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.352 ; gain = 0.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:44]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'current_state' does not match port width (3) of module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:62]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:126]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:126]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:90]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:90]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:44]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.352 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.352 ; gain = 0.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.352 ; gain = 0.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1942.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/XDC/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/XDC/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/XDC/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1942.199 ; gain = 17.855
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:56]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:126]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:126]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:90]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:90]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:56]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1942.199 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1955.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1955.711 ; gain = 13.512
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:12:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:12:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw0'. [D:/XDC/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw1'. [D:/XDC/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw2'. [D:/XDC/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw1'. [D:/XDC/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw2'. [D:/XDC/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw0'. [D:/XDC/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:15:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:15:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2057.883 ; gain = 22.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-7071] port 'sw0' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw1' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw2' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'cu' has 10 connections declared, but only 7 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:56]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:126]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:126]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:90]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:90]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:56]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2059.727 ; gain = 24.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2082.633 ; gain = 47.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2082.633 ; gain = 47.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2103.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.078 ; gain = 67.969
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:18:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:18:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-7071] port 'sw0' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw1' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw2' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'cu' has 10 connections declared, but only 7 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:53]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:123]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:123]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:87]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:146]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:146]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:53]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2103.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.078 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:21:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:21:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-7071] port 'sw0' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw1' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw2' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'cu' has 10 connections declared, but only 7 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:50]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:123]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:132]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:123]
ERROR: [Synth 8-6156] failed synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-7071] port 'sw0' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw1' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw2' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'cu' has 10 connections declared, but only 7 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:50]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:128]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:137]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:128]
ERROR: [Synth 8-6156] failed synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-7071] port 'sw0' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw1' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7071] port 'sw2' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'cu' has 10 connections declared, but only 7 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:20]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2103.078 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2117.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.102 ; gain = 14.023
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:34:11 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:34:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:1]
WARNING: [Synth 8-7071] port 'sw0' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:23]
WARNING: [Synth 8-7071] port 'sw1' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:23]
WARNING: [Synth 8-7071] port 'sw2' of module 'cu' is unconnected for instance 'U_CU' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:23]
WARNING: [Synth 8-7023] instance 'U_CU' of module 'cu' has 10 connections declared, but only 7 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:53]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:129]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:129]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:88]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:88]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:159]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:159]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:53]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.102 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2128.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2128.762 ; gain = 11.660
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:36:57 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:36:57 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2128.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:2]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2128.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2128.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2128.762 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2138.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2138.242 ; gain = 9.480
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:45:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:45:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.242 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_mode'. [D:/XDC/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'run_stop_mode'. [D:/XDC/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clear_mode'. [D:/XDC/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]]'. [D:/XDC/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:51:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:51:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:52:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:53:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 12:55:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 12:55:52 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v] -no_script -reset -force -quiet
remove_files  C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 13:00:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 13:00:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3708.227 ; gain = 50.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:164]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
WARNING: [Synth 8-7071] port 'fndDot' of module 'fndController' is unconnected for instance 'U_FndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:42]
WARNING: [Synth 8-7023] instance 'U_FndController' of module 'fndController' has 6 connections declared, but only 5 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.145 ; gain = 74.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3754.055 ; gain = 96.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3754.055 ; gain = 96.371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3774.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3774.445 ; gain = 116.762
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 14:03:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 14:03:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 14:07:40 2025...
