Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Dec  8 00:11:15 2017
| Host         : WP-Linux running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.479        0.000                      0                  306        0.170        0.000                      0                  306        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.479        0.000                      0                  306        0.170        0.000                      0                  306        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.040ns (20.593%)  route 4.010ns (79.407%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          1.086     6.694    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  i_calc_entity_ctrl/s_overflow_i_7/O
                         net (fo=3, routed)           0.628     7.447    i_calc_entity_ctrl/s_overflow_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  i_calc_entity_ctrl/s_regout[11]_i_3/O
                         net (fo=21, routed)          1.032     8.602    i_calc_entity_ctrl/s_regout[11]_i_3_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.726 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=2, routed)           0.452     9.178    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.150     9.328 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.812    10.141    i_alu_entity/s_progress_reg_2[0]
    SLICE_X57Y11         FDRE                                         r  i_alu_entity/s_result_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.450    14.791    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  i_alu_entity/s_result_reg[7]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDRE (Setup_fdre_C_CE)      -0.409    14.620    i_alu_entity/s_result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.815ns (51.745%)  route 2.625ns (48.255%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  i_calc_entity_ctrl/s_op1_reg[7]/Q
                         net (fo=10, routed)          0.928     6.497    i_calc_entity_ctrl/s_regout_reg[10][7]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.296     6.793 r  i_calc_entity_ctrl/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.793    i_alu_entity/s_op1_reg[7][3]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.194 r  i_alu_entity/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    i_alu_entity/minusOp_carry__0_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.528 f  i_alu_entity/minusOp_carry__1/O[1]
                         net (fo=2, routed)           0.589     8.116    i_alu_entity/p_2_in[9]
    SLICE_X56Y13         LUT1 (Prop_lut1_I0_O)        0.303     8.419 r  i_alu_entity/plusOp_inferred__0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.419    i_alu_entity/plusOp_inferred__0_carry__1_i_3_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.997 r  i_alu_entity/plusOp_inferred__0_carry__1/O[2]
                         net (fo=1, routed)           0.954     9.951    i_calc_entity_ctrl/plusOp[10]
    SLICE_X57Y16         LUT6 (Prop_lut6_I5_O)        0.301    10.252 r  i_calc_entity_ctrl/s_result[10]_i_2/O
                         net (fo=1, routed)           0.154    10.406    i_calc_entity_ctrl/s_result[10]_i_2_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  i_calc_entity_ctrl/s_result[10]_i_1/O
                         net (fo=1, routed)           0.000    10.530    i_alu_entity/s_optype_reg[0][10]
    SLICE_X57Y16         FDRE                                         r  i_alu_entity/s_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.446    14.787    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  i_alu_entity/s_result_reg[10]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.029    15.054    i_alu_entity/s_result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.040ns (20.760%)  route 3.970ns (79.240%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          1.086     6.694    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  i_calc_entity_ctrl/s_overflow_i_7/O
                         net (fo=3, routed)           0.628     7.447    i_calc_entity_ctrl/s_overflow_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  i_calc_entity_ctrl/s_regout[11]_i_3/O
                         net (fo=21, routed)          1.032     8.602    i_calc_entity_ctrl/s_regout[11]_i_3_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.726 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=2, routed)           0.452     9.178    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.150     9.328 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.772    10.100    i_alu_entity/s_progress_reg_2[0]
    SLICE_X57Y10         FDRE                                         r  i_alu_entity/s_result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.451    14.792    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  i_alu_entity/s_result_reg[5]/C
                         clock pessimism              0.276    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y10         FDRE (Setup_fdre_C_CE)      -0.409    14.624    i_alu_entity/s_result_reg[5]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.040ns (20.760%)  route 3.970ns (79.240%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          1.086     6.694    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  i_calc_entity_ctrl/s_overflow_i_7/O
                         net (fo=3, routed)           0.628     7.447    i_calc_entity_ctrl/s_overflow_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  i_calc_entity_ctrl/s_regout[11]_i_3/O
                         net (fo=21, routed)          1.032     8.602    i_calc_entity_ctrl/s_regout[11]_i_3_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.726 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=2, routed)           0.452     9.178    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.150     9.328 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.772    10.100    i_alu_entity/s_progress_reg_2[0]
    SLICE_X57Y10         FDRE                                         r  i_alu_entity/s_result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.451    14.792    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  i_alu_entity/s_result_reg[6]/C
                         clock pessimism              0.276    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y10         FDRE (Setup_fdre_C_CE)      -0.409    14.624    i_alu_entity/s_result_reg[6]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.040ns (20.878%)  route 3.941ns (79.122%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          1.086     6.694    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  i_calc_entity_ctrl/s_overflow_i_7/O
                         net (fo=3, routed)           0.628     7.447    i_calc_entity_ctrl/s_overflow_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  i_calc_entity_ctrl/s_regout[11]_i_3/O
                         net (fo=21, routed)          1.032     8.602    i_calc_entity_ctrl/s_regout[11]_i_3_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.726 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=2, routed)           0.452     9.178    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.150     9.328 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.743    10.072    i_alu_entity/s_progress_reg_2[0]
    SLICE_X57Y9          FDRE                                         r  i_alu_entity/s_result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.451    14.792    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  i_alu_entity/s_result_reg[0]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y9          FDRE (Setup_fdre_C_CE)      -0.409    14.621    i_alu_entity/s_result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.040ns (20.878%)  route 3.941ns (79.122%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          1.086     6.694    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  i_calc_entity_ctrl/s_overflow_i_7/O
                         net (fo=3, routed)           0.628     7.447    i_calc_entity_ctrl/s_overflow_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  i_calc_entity_ctrl/s_regout[11]_i_3/O
                         net (fo=21, routed)          1.032     8.602    i_calc_entity_ctrl/s_regout[11]_i_3_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.726 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=2, routed)           0.452     9.178    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.150     9.328 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.743    10.072    i_alu_entity/s_progress_reg_2[0]
    SLICE_X57Y9          FDRE                                         r  i_alu_entity/s_result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.451    14.792    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  i_alu_entity/s_result_reg[1]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y9          FDRE (Setup_fdre_C_CE)      -0.409    14.621    i_alu_entity/s_result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.040ns (20.878%)  route 3.941ns (79.122%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          1.086     6.694    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  i_calc_entity_ctrl/s_overflow_i_7/O
                         net (fo=3, routed)           0.628     7.447    i_calc_entity_ctrl/s_overflow_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  i_calc_entity_ctrl/s_regout[11]_i_3/O
                         net (fo=21, routed)          1.032     8.602    i_calc_entity_ctrl/s_regout[11]_i_3_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.726 r  i_calc_entity_ctrl/s_result[11]_i_3/O
                         net (fo=2, routed)           0.452     9.178    i_calc_entity_ctrl/s_result[11]_i_3_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.150     9.328 r  i_calc_entity_ctrl/s_result[11]_i_1/O
                         net (fo=12, routed)          0.743    10.072    i_alu_entity/s_progress_reg_2[0]
    SLICE_X57Y9          FDRE                                         r  i_alu_entity/s_result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.451    14.792    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  i_alu_entity/s_result_reg[3]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y9          FDRE (Setup_fdre_C_CE)      -0.409    14.621    i_alu_entity/s_result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.827ns (51.905%)  route 2.619ns (48.095%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          0.831     6.439    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  i_calc_entity_ctrl/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.563    i_alu_entity/s_op1_reg[3][2]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  i_alu_entity/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.961    i_alu_entity/minusOp_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.183 f  i_alu_entity/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.753     7.936    i_calc_entity_ctrl/p_2_in[4]
    SLICE_X56Y12         LUT1 (Prop_lut1_I0_O)        0.299     8.235 r  i_calc_entity_ctrl/plusOp_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.235    i_alu_entity/s_op1_reg[7]_0[0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.748 r  i_alu_entity/plusOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.748    i_alu_entity/plusOp_inferred__0_carry__0_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.071 r  i_alu_entity/plusOp_inferred__0_carry__1/O[1]
                         net (fo=1, routed)           0.409     9.480    i_calc_entity_ctrl/plusOp[9]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.306     9.786 r  i_calc_entity_ctrl/s_result[9]_i_2/O
                         net (fo=1, routed)           0.627    10.413    i_calc_entity_ctrl/s_result[9]_i_2_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.537 r  i_calc_entity_ctrl/s_result[9]_i_1/O
                         net (fo=1, routed)           0.000    10.537    i_alu_entity/s_optype_reg[0][9]
    SLICE_X54Y14         FDRE                                         r  i_alu_entity/s_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.447    14.788    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X54Y14         FDRE                                         r  i_alu_entity/s_result_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDRE (Setup_fdre_C_D)        0.077    15.090    i_alu_entity/s_result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.820ns (52.138%)  route 2.589ns (47.862%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          0.831     6.439    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X57Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  i_calc_entity_ctrl/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.563    i_alu_entity/s_op1_reg[3][2]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  i_alu_entity/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.961    i_alu_entity/minusOp_carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.183 f  i_alu_entity/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.753     7.936    i_calc_entity_ctrl/p_2_in[4]
    SLICE_X56Y12         LUT1 (Prop_lut1_I0_O)        0.299     8.235 r  i_calc_entity_ctrl/plusOp_inferred__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.235    i_alu_entity/s_op1_reg[7]_0[0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.748 r  i_alu_entity/plusOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.748    i_alu_entity/plusOp_inferred__0_carry__0_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.063 r  i_alu_entity/plusOp_inferred__0_carry__1/O[3]
                         net (fo=1, routed)           0.577     9.640    i_calc_entity_ctrl/plusOp[11]
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.307     9.947 r  i_calc_entity_ctrl/s_result[11]_i_5/O
                         net (fo=1, routed)           0.428    10.375    i_calc_entity_ctrl/s_result[11]_i_5_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.499 r  i_calc_entity_ctrl/s_result[11]_i_2/O
                         net (fo=1, routed)           0.000    10.499    i_alu_entity/s_optype_reg[0][11]
    SLICE_X57Y16         FDRE                                         r  i_alu_entity/s_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.446    14.787    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  i_alu_entity/s_result_reg[11]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.031    15.056    i_alu_entity/s_result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 i_calc_entity_ctrl/s_op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_overflow_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 1.788ns (34.265%)  route 3.430ns (65.735%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.569     5.090    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  i_calc_entity_ctrl/s_op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  i_calc_entity_ctrl/s_op1_reg[2]/Q
                         net (fo=10, routed)          1.178     6.786    i_calc_entity_ctrl/s_regout_reg[10][2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  i_calc_entity_ctrl/s_finished0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.910    i_alu_entity/s_op2_reg[6]_0[1]
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.443 r  i_alu_entity/s_finished0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.443    i_alu_entity/s_finished0_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.600 r  i_alu_entity/s_finished0_carry__0/CO[1]
                         net (fo=7, routed)           1.182     8.783    i_calc_entity_ctrl/s_op2_reg[10]_0[0]
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.332     9.115 r  i_calc_entity_ctrl/s_overflow_i_4/O
                         net (fo=1, routed)           0.517     9.632    i_calc_entity_ctrl/s_overflow_i_4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.756 r  i_calc_entity_ctrl/s_overflow_i_1/O
                         net (fo=1, routed)           0.553    10.308    i_alu_entity/s_overflow0
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_overflow_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.515    14.856    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  i_alu_entity/s_overflow_reg/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.876    i_alu_entity/s_overflow_reg
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  4.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_io_entity_ctrl/swsync_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_optype_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.588     1.471    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  i_io_entity_ctrl/swsync_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_io_entity_ctrl/swsync_reg[13]/Q
                         net (fo=1, routed)           0.110     1.722    i_calc_entity_ctrl/Q[13]
    SLICE_X62Y17         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.858     1.985    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.066     1.552    i_calc_entity_ctrl/s_optype_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_io_entity_ctrl/swsync_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_optype_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.588     1.471    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  i_io_entity_ctrl/swsync_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_io_entity_ctrl/swsync_reg[15]/Q
                         net (fo=1, routed)           0.118     1.730    i_calc_entity_ctrl/Q[15]
    SLICE_X62Y17         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.858     1.985    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.072     1.558    i_calc_entity_ctrl/s_optype_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_io_entity_ctrl/swsync_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_optype_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.588     1.471    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  i_io_entity_ctrl/swsync_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_io_entity_ctrl/swsync_reg[12]/Q
                         net (fo=1, routed)           0.116     1.728    i_calc_entity_ctrl/Q[12]
    SLICE_X62Y17         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.858     1.985    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  i_calc_entity_ctrl/s_optype_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.070     1.556    i_calc_entity_ctrl/s_optype_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_dig1_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_entity_ctrl/s_ss_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.590     1.473    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y15         FDPE                                         r  i_calc_entity_ctrl/s_dig1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  i_calc_entity_ctrl/s_dig1_reg[7]/Q
                         net (fo=1, routed)           0.103     1.717    i_io_entity_ctrl/s_dig1_reg[7][6]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  i_io_entity_ctrl/s_ss[7]_i_2/O
                         net (fo=1, routed)           0.000     1.762    i_io_entity_ctrl/s_ss[7]_i_2_n_0
    SLICE_X61Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.859     1.986    i_io_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  i_io_entity_ctrl/s_ss_reg[7]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.092     1.580    i_io_entity_ctrl/s_ss_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 i_alu_entity/s_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_dig0_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.590     1.473    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  i_alu_entity/s_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  i_alu_entity/s_error_reg/Q
                         net (fo=5, routed)           0.120     1.734    i_calc_entity_ctrl/s_error
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  i_calc_entity_ctrl/s_dig0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.779    i_calc_entity_ctrl/s_dig0[4]
    SLICE_X59Y13         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.859     1.986    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y13         FDPE                                         r  i_calc_entity_ctrl/s_dig0_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X59Y13         FDPE (Hold_fdpe_C_D)         0.091     1.577    i_calc_entity_ctrl/s_dig0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_alu_entity/s_subdiff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_regout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.446%)  route 0.139ns (49.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.564     1.447    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  i_alu_entity/s_subdiff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  i_alu_entity/s_subdiff_reg[12]/Q
                         net (fo=6, routed)           0.139     1.727    i_alu_entity/s_regout_reg[12]_0[12]
    SLICE_X54Y11         FDRE                                         r  i_alu_entity/s_regout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     1.962    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  i_alu_entity/s_regout_reg[12]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.060     1.520    i_alu_entity/s_regout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_alu_entity/s_subdiff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_regout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  i_alu_entity/s_subdiff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  i_alu_entity/s_subdiff_reg[1]/Q
                         net (fo=1, routed)           0.137     1.726    i_calc_entity_ctrl/s_subdiff_reg[12][1]
    SLICE_X55Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.771 r  i_calc_entity_ctrl/s_regout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    i_alu_entity/D[1]
    SLICE_X55Y8          FDRE                                         r  i_alu_entity/s_regout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.836     1.963    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  i_alu_entity/s_regout_reg[1]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.092     1.556    i_alu_entity/s_regout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_alu_entity/s_cntval_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_entity/s_subdiff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.275ns (81.787%)  route 0.061ns (18.213%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  i_alu_entity/s_cntval_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  i_alu_entity/s_cntval_reg[2]/Q
                         net (fo=3, routed)           0.061     1.673    i_alu_entity/s_cntval[2]
    SLICE_X55Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  i_alu_entity/s_subdiff0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.718    i_alu_entity/s_subdiff0_carry_i_2_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.784 r  i_alu_entity/s_subdiff0_carry/O[2]
                         net (fo=1, routed)           0.000     1.784    i_alu_entity/s_subdiff00_in[3]
    SLICE_X55Y9          FDRE                                         r  i_alu_entity/s_subdiff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.836     1.963    i_alu_entity/clk_i_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  i_alu_entity/s_subdiff_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.105     1.566    i_alu_entity/s_subdiff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_pbstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.503%)  route 0.148ns (41.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.563     1.446    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X52Y12         FDCE                                         r  i_calc_entity_ctrl/s_pbstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  i_calc_entity_ctrl/s_pbstate_reg[1]/Q
                         net (fo=7, routed)           0.148     1.758    i_calc_entity_ctrl/s_pbstate_reg_n_0_[1]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    i_calc_entity_ctrl/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X52Y11         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     1.962    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y11         FDCE (Hold_fdce_C_D)         0.121     1.584    i_calc_entity_ctrl/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_calc_entity_ctrl/s_pbstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_entity_ctrl/s_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.503%)  route 0.148ns (41.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.563     1.446    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X52Y12         FDCE                                         r  i_calc_entity_ctrl/s_pbstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  i_calc_entity_ctrl/s_pbstate_reg[0]/Q
                         net (fo=7, routed)           0.148     1.758    i_calc_entity_ctrl/s_pbstate_reg_n_0_[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  i_calc_entity_ctrl/__0/O
                         net (fo=1, routed)           0.000     1.803    i_calc_entity_ctrl/s_start_0
    SLICE_X52Y11         FDCE                                         r  i_calc_entity_ctrl/s_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     1.962    i_calc_entity_ctrl/clk_i_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  i_calc_entity_ctrl/s_start_reg/C
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y11         FDCE (Hold_fdce_C_D)         0.121     1.584    i_calc_entity_ctrl/s_start_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    i_alu_entity/s_cntval_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   i_alu_entity/s_cntval_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   i_alu_entity/s_cntval_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    i_alu_entity/s_cntval_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    i_alu_entity/s_cntval_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    i_alu_entity/s_cntval_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    i_alu_entity/s_cntval_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   i_alu_entity/s_cntval_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   i_alu_entity/s_cntval_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   i_alu_entity/s_finished_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   i_alu_entity/s_result_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   i_alu_entity/s_result_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   i_alu_entity/s_result_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   i_alu_entity/s_result_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_calc_entity_ctrl/s_op1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_calc_entity_ctrl/s_op1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   i_calc_entity_ctrl/s_op2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   i_calc_entity_ctrl/s_op2_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   i_io_entity_ctrl/s_1khzen_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   i_alu_entity/s_cntval_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   i_alu_entity/s_cntval_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    i_alu_entity/s_cntval_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    i_alu_entity/s_cntval_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    i_alu_entity/s_cntval_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    i_alu_entity/s_cntval_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   i_alu_entity/s_cntval_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   i_alu_entity/s_cntval_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   i_alu_entity/s_cntval_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   i_alu_entity/s_progress_reg/C



