                                   VC Static 
               Version T-2022.06-SP2 for linux64 - Nov 29, 2022
                    Copyright (c) 2010 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.
 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#MasterSourceFile fpv_sva_run.tcl
set_fml_appmode FPV 
1
read_file -top execution_unit -format sverilog -sva -vcs {-f ../RTL/filelist +define+INLINE_SVA}
Info: Invoking New SVA Compiler Instrument...
Info: SVAC-NC Start
Info: SVAC-NC Finished
Info: Invoking Simon...
Info: Simon VCS Start
=======================================================
VCS CPU Time(s)     :0.46
SIMON CPU Time(s)   :0.58
SIMON Total Time(s) :0.34
Peak Memory(MB)     :385
=======================================================
Info: Simon VCS Finished
Info: Simon call complete 
Info: Exiting after Simon Analysis 
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[Info] DB_COPT045: Vcs analyzer task has finished.
[Info] PROP_I_COLLECT: Collecting Source Properties from the view:execution_unit.
# Gate Counts 
Number of Flat Instances = 6118
Number of Operator = 6118
Number of Libcells = 0
Number of Black-Box Instances = 0
1
create_clock clk -period 100
1
create_reset rst_b -sense low
1
sim_run -stable
[Info] SIM_I_CREATE: Create Simulation Model.
1
sim_save_reset
1
# Added one assumption for each possible value of req_id
# Suggestion was from the Professor
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==0)) 
	|=> (!(input_req.req&&(input_req.req_id==0)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==0))};
1
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==1)) 
	|=> (!(input_req.req&&(input_req.req_id==1)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==1))};
1
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==2)) 
	|=> (!(input_req.req&&(input_req.req_id==2)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==2))};
1
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==3)) 
	|=> (!(input_req.req&&(input_req.req_id==3)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==3))};
1
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==4)) 
	|=> (!(input_req.req&&(input_req.req_id==4)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==4))};
1
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==5)) 
	|=> (!(input_req.req&&(input_req.req_id==5)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==5))};
1
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==6)) 
	|=> (!(input_req.req&&(input_req.req_id==6)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==6))};
1
fvassume -expr {@(posedge clk) 
	((input_req.req)&&(input_req.req_id==7)) 
	|=> (!(input_req.req&&(input_req.req_id==7)) 
	until_with output_rsp.rsp&&(output_rsp.rsp_id==7))};
1
fvassume -expr {@(posedge clk) (fifo_full) |-> (!input_req.req)};
1
fvassume -expr {@(posedge clk) !(!rst_b&&input_req.req)};
1
1
1
#check_fv
[Info] FORMAL_I_CREATE: Create Formal Model:execution_unit.
[Warning] POTENTIAL_SETUP_ISSUES: There are potential setup issues. Please run check_fv_setup to confirm.
	  Reset: 1  Clock: 0  Glitch: 0  Osc_loop: 0  Osc_seq: 0
[Info] FORMAL_I_RUN: Starting formal verification for check_fv
	  Id: 0  Goals: 35  Constraints: 10  Block Mode: false
[Info] LIC_UNUSED_WORKERS: 8 unused worker(s) based on 1 license(s) checked out, and 4 workers requested.
	Use 'set_grid_usage' to maximize worker usage and improve performance, if there are sufficient compute resources to support more workers.
	Each runtime license supports 12 workers.
[Info] LIC_RT_CHECKOUT: VC Formal run time license checkout. Base:1  FPV:1.
[Warning] LEARNED_DATA_NOT_FOUND: No existing learned data found in 'execution_unit_learn_dir'
[Info] BITLEVEL_MODEL_STATS: Generated model with 7643 gates, 165 inputs, 890 registers, 0 initial constraints, 10 constraints.
[Info] BITLEVEL_MODEL_STATS: Generated model with 7482 gates, 165 inputs, 847 registers, 0 initial constraints, 10 constraints.
