<!DOCTYPE html><html lang="en"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width, initial-scale=1"><meta http-equiv="Content-Security-Policy" content="default-src 'self'; object-src 'none'"><meta name="generator" content="Some custom Common Lisp"><link rel="canonical" href="/archives/topic-microarchitectural-musings.html"><link rel="stylesheet" href="/static/theme.css"><link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/"><title>Blog archives for topic microarchitectural-musings - Fanael's random ruminations</title></head><body><a id="skip-nav" href="#main">Skip to main content</a><header id="mainheader">Fanael's random ruminations</header><nav aria-label="Primary"><ul id="navmenu"><li><a href="/">Main page</a></li><li><a href="/archives/">Archives</a></li><li><a href="https://github.com/Fanael/fanael.github.io/">GitHub</a></li><li><a rel="author" href="/pages/about.html">About</a></li></ul></nav><main id="main"><header><h1>Archives for topic microarchitectural-musings</h1></header><nav class="toc" aria-labelledby="toc-label"><span id="toc-label">Table of contents</span><ol><li><a href="#is-x86-risc-internally">The legend of "x86 CPUs decode instructions into RISC form internally"</a></li></ol></nav><article id="is-x86-risc-internally"><header><h2><a href="/is-x86-risc-internally.html">The legend of "x86 CPUs decode instructions into RISC form internally"</a></h2><p>Published on the <time datetime="2020-06-30">30th of June 2020</time></p></header><p>There is a widespread idea that modern high-performance x86 processors work by decoding the "complex" x86 instructions into "simple" RISC-like instructions that the rest of the pipeline then operates on. But how close is this idea to how the processors <em>actually</em> work internally?</p><p>To answer this question, let's analyze how different x86 processors, ranging from the first "modern" Intel microarchitecture, P6, to their current designs, handle the following simple loop (the code is 32-bit just to allow us to discuss very old x86 processors):</p><pre class="codeblock" data-code-language="x86 assembly"><code>.loop:
    add [edx], eax
    add edx, 4
    sub eax, 1
    jnz .loop
</code></pre><a class="read-full" href="/is-x86-risc-internally.html" aria-label="Read the full article: The legend of &quot;x86 CPUs decode instructions into RISC form internally&quot;">Read the full article…</a></article></main><nav aria-label="Chronological, secondary"><ul id="prevnext"><li class="top"><a href="#skip-nav">↑ Top ↑</a></li><li class="prev"></li><li><a href="/archives/">Blog archives</a></li><li class="next"></li></ul></nav><footer><ul id="footerstuff"><li>Powered by HTML &amp; CSS</li><li>Copyright © 2019-2020 Fanael Linithien</li><li>Licensed under a <a rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a></li></ul></footer></body></html>