# MasterDegree
Master's degree in Computer Science and Engineering Projects

## List of projects
- First year
    - [embedded-systems-design-verilog-vhdl](./embedded-systems-design-verilog-vhdl): Verilog and VHDL floating-point multiplier IEEE754 project for Embedded Systems Design course
    - [embedded-systems-design-tlm-virtual-platform](./embedded-systems-design-verilog-vhdl): Verilog and VHDL integration of floating-point multiplier IEEE754 in COM6502-Splatters Virtual Platform, C embedded software implementation w.r.t. [cc65](https://cc65.github.io/index.html) cross compiler and SystemC TLM project for Embedded Systems Design course


<div class="lds-ellipsis"><div></div><div></div><div></div><div></div></div>


<br>
<p align="center"> MDM <br> :monkey_face:</p>

<style type='text/css'>
.lds-ellipsis {
  display: inline-block;
  position: relative;
  width: 80px;
  height: 20px;
  margin-left: 75px;
}
.lds-ellipsis div {
  position: absolute;
  width: 5px;
  height: 5px;
  border-radius: 50%;
  background: #fff;
  animation-timing-function: cubic-bezier(0, 1, 1, 0);
}
.lds-ellipsis div:nth-child(1) {
  left: 5px;
  animation: lds-ellipsis1 0.6s infinite;
}
.lds-ellipsis div:nth-child(2) {
  left: 5px;
  animation: lds-ellipsis2 0.6s infinite;
}
.lds-ellipsis div:nth-child(3) {
  left: 20px;
  animation: lds-ellipsis2 0.6s infinite;
}
.lds-ellipsis div:nth-child(4) {
  left: 35px;
  animation: lds-ellipsis3 0.6s infinite;
}
@keyframes lds-ellipsis1 {
  0% {
    transform: scale(0);
  }
  100% {
    transform: scale(1);
  }
}
@keyframes lds-ellipsis3 {
  0% {
    transform: scale(1);
  }
  100% {
    transform: scale(0);
  }
}
@keyframes lds-ellipsis2 {
  0% {
    transform: translate(0, 0);
  }
  100% {
    transform: translate(15px, 0);
  }
}
</style>
