
somax2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000794c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000084  20000000  0000794c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020084  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020084  2**0
                  CONTENTS
  4 .bss          000018bc  20000088  000079d8  00020088  2**3
                  ALLOC
  5 .stack        00010004  20001944  00009294  00020088  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000200b2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00065481  00000000  00000000  0002010b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000878c  00000000  00000000  0008558c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00023f08  00000000  00000000  0008dd18  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001d18  00000000  00000000  000b1c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002068  00000000  00000000  000b3938  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003ddd8  00000000  00000000  000b59a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002ecfd  00000000  00000000  000f3778  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00116ebb  00000000  00000000  00122475  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004e80  00000000  00000000  00239330  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	48 19 01 20 f9 03 00 00 f5 03 00 00 f5 03 00 00     H.. ............
      10:	f5 03 00 00 f5 03 00 00 f5 03 00 00 00 00 00 00     ................
	...
      2c:	f5 03 00 00 f5 03 00 00 00 00 00 00 f5 03 00 00     ................
      3c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      4c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      5c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      6c:	11 30 00 00 f5 03 00 00 f5 03 00 00 11 2b 00 00     .0...........+..
      7c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      8c:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      9c:	f5 03 00 00 f5 03 00 00 1d 2b 00 00 f5 03 00 00     .........+......
      ac:	f5 03 00 00 f5 03 00 00 1d 2c 00 00 31 2c 00 00     .........,..1,..
      bc:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      cc:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
      dc:	f5 03 00 00 f5 03 00 00 f5 03 00 00 00 00 00 00     ................
	...
      f4:	a1 2d 00 00 9d 3a 00 00 b1 3a 00 00 c5 3a 00 00     .-...:...:...:..
     104:	d9 3a 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     .:..............
     114:	f5 03 00 00 ed 3a 00 00 01 3b 00 00 15 3b 00 00     .....:...;...;..
     124:	29 3b 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     );..............
     134:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     144:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     154:	f5 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
     178:	f5 03 00 00 95 28 00 00 65 53 00 00 71 53 00 00     .....(..eS..qS..
     188:	7d 53 00 00 89 53 00 00 00 00 00 00 f5 03 00 00     }S...S..........
     198:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     1a8:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     1b8:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     1c8:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     1d8:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     1e8:	f5 03 00 00 b1 40 00 00 f5 03 00 00 f5 03 00 00     .....@..........
     1f8:	f5 03 00 00 f5 03 00 00 f5 03 00 00 00 00 00 00     ................
     208:	00 00 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     218:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     228:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     238:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     248:	f5 03 00 00 f5 03 00 00 f5 03 00 00 f5 03 00 00     ................
     258:	f5 03 00 00 f5 03 00 00 00 00 00 00                 ............

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000088 	.word	0x20000088
     280:	00000000 	.word	0x00000000
     284:	0000794c 	.word	0x0000794c

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000794c 	.word	0x0000794c
     2c4:	2000008c 	.word	0x2000008c
     2c8:	0000794c 	.word	0x0000794c
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b02      	ldr	r3, [pc, #8]	; (2dc <atmel_start_init+0xc>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b02      	ldr	r3, [pc, #8]	; (2e0 <atmel_start_init+0x10>)
     2d8:	4798      	blx	r3
     2da:	bd08      	pop	{r3, pc}
     2dc:	00000b15 	.word	0x00000b15
     2e0:	00006e45 	.word	0x00006e45

000002e4 <tx_cb_USART_0>:

static struct io_descriptor *ble_io;


static void tx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e4:	4770      	bx	lr

000002e6 <rx_cb_USART_0>:
	/* Transfer completed */
	//usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e6:	4770      	bx	lr

000002e8 <ble_init>:
	/* Transfer completed */
	//usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
}

int ble_init(void)
{
     2e8:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_0, USART_ASYNC_TXC_CB, tx_cb_USART_0);
     2ea:	4c0b      	ldr	r4, [pc, #44]	; (318 <ble_init+0x30>)
     2ec:	4a0b      	ldr	r2, [pc, #44]	; (31c <ble_init+0x34>)
     2ee:	2101      	movs	r1, #1
     2f0:	4620      	mov	r0, r4
     2f2:	4d0b      	ldr	r5, [pc, #44]	; (320 <ble_init+0x38>)
     2f4:	47a8      	blx	r5
	usart_async_register_callback(&USART_0, USART_ASYNC_RXC_CB, rx_cb_USART_0);
     2f6:	4a0b      	ldr	r2, [pc, #44]	; (324 <ble_init+0x3c>)
     2f8:	2100      	movs	r1, #0
     2fa:	4620      	mov	r0, r4
     2fc:	47a8      	blx	r5
	//usart_async_register_callback(&USART_0, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_0, &ble_io);
     2fe:	490a      	ldr	r1, [pc, #40]	; (328 <ble_init+0x40>)
     300:	4620      	mov	r0, r4
     302:	4b0a      	ldr	r3, [pc, #40]	; (32c <ble_init+0x44>)
     304:	4798      	blx	r3
	usart_async_enable(&USART_0);
     306:	4620      	mov	r0, r4
     308:	4b09      	ldr	r3, [pc, #36]	; (330 <ble_init+0x48>)
     30a:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     30c:	2014      	movs	r0, #20
     30e:	4b09      	ldr	r3, [pc, #36]	; (334 <ble_init+0x4c>)
     310:	4798      	blx	r3
	
	return 0;
}
     312:	2000      	movs	r0, #0
     314:	bd38      	pop	{r3, r4, r5, pc}
     316:	bf00      	nop
     318:	200017d4 	.word	0x200017d4
     31c:	000002e5 	.word	0x000002e5
     320:	00001d85 	.word	0x00001d85
     324:	000002e7 	.word	0x000002e7
     328:	200000a4 	.word	0x200000a4
     32c:	00001d59 	.word	0x00001d59
     330:	00001d2d 	.word	0x00001d2d
     334:	00001659 	.word	0x00001659

00000338 <ble_send>:

void ble_send(char* command)
{
     338:	b510      	push	{r4, lr}
     33a:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
     33e:	4604      	mov	r4, r0
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     340:	f44f 6280 	mov.w	r2, #1024	; 0x400
     344:	2100      	movs	r1, #0
     346:	4668      	mov	r0, sp
     348:	4b0a      	ldr	r3, [pc, #40]	; (374 <ble_send+0x3c>)
     34a:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     34c:	4621      	mov	r1, r4
     34e:	4668      	mov	r0, sp
     350:	4b09      	ldr	r3, [pc, #36]	; (378 <ble_send+0x40>)
     352:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     354:	4668      	mov	r0, sp
     356:	4b09      	ldr	r3, [pc, #36]	; (37c <ble_send+0x44>)
     358:	4798      	blx	r3
     35a:	b282      	uxth	r2, r0
     35c:	4669      	mov	r1, sp
     35e:	4b08      	ldr	r3, [pc, #32]	; (380 <ble_send+0x48>)
     360:	6818      	ldr	r0, [r3, #0]
     362:	4b08      	ldr	r3, [pc, #32]	; (384 <ble_send+0x4c>)
     364:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     366:	2014      	movs	r0, #20
     368:	4b07      	ldr	r3, [pc, #28]	; (388 <ble_send+0x50>)
     36a:	4798      	blx	r3
}
     36c:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
     370:	bd10      	pop	{r4, pc}
     372:	bf00      	nop
     374:	00006fbf 	.word	0x00006fbf
     378:	00006fcf 	.word	0x00006fcf
     37c:	00007001 	.word	0x00007001
     380:	200000a4 	.word	0x200000a4
     384:	00001861 	.word	0x00001861
     388:	00001659 	.word	0x00001659

0000038c <ble_send_and_receive>:
	io_read(ble_io, (uint8_t *)response, MAX_MESSAGE_LENGTH);
	delay_ms(TIME_TO_DELAY);
}

void ble_send_and_receive(char* command, char* response)
{
     38c:	b5f0      	push	{r4, r5, r6, r7, lr}
     38e:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
     392:	4604      	mov	r4, r0
     394:	460f      	mov	r7, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     396:	f44f 6680 	mov.w	r6, #1024	; 0x400
     39a:	4632      	mov	r2, r6
     39c:	2100      	movs	r1, #0
     39e:	4668      	mov	r0, sp
     3a0:	4b0d      	ldr	r3, [pc, #52]	; (3d8 <ble_send_and_receive+0x4c>)
     3a2:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     3a4:	4621      	mov	r1, r4
     3a6:	4668      	mov	r0, sp
     3a8:	4b0c      	ldr	r3, [pc, #48]	; (3dc <ble_send_and_receive+0x50>)
     3aa:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     3ac:	4668      	mov	r0, sp
     3ae:	4b0c      	ldr	r3, [pc, #48]	; (3e0 <ble_send_and_receive+0x54>)
     3b0:	4798      	blx	r3
     3b2:	4d0c      	ldr	r5, [pc, #48]	; (3e4 <ble_send_and_receive+0x58>)
     3b4:	b282      	uxth	r2, r0
     3b6:	4669      	mov	r1, sp
     3b8:	6828      	ldr	r0, [r5, #0]
     3ba:	4b0b      	ldr	r3, [pc, #44]	; (3e8 <ble_send_and_receive+0x5c>)
     3bc:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3be:	2014      	movs	r0, #20
     3c0:	4c0a      	ldr	r4, [pc, #40]	; (3ec <ble_send_and_receive+0x60>)
     3c2:	47a0      	blx	r4
	io_read(ble_io, (uint8_t *)response, MAX_MESSAGE_LENGTH);
     3c4:	4632      	mov	r2, r6
     3c6:	4639      	mov	r1, r7
     3c8:	6828      	ldr	r0, [r5, #0]
     3ca:	4b09      	ldr	r3, [pc, #36]	; (3f0 <ble_send_and_receive+0x64>)
     3cc:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3ce:	2014      	movs	r0, #20
     3d0:	47a0      	blx	r4
}
     3d2:	f20d 4d04 	addw	sp, sp, #1028	; 0x404
     3d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3d8:	00006fbf 	.word	0x00006fbf
     3dc:	00006fcf 	.word	0x00006fcf
     3e0:	00007001 	.word	0x00007001
     3e4:	200000a4 	.word	0x200000a4
     3e8:	00001861 	.word	0x00001861
     3ec:	00001659 	.word	0x00001659
     3f0:	00001895 	.word	0x00001895

000003f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     3f4:	e7fe      	b.n	3f4 <Dummy_Handler>
	...

000003f8 <Reset_Handler>:
{
     3f8:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     3fa:	4b15      	ldr	r3, [pc, #84]	; (450 <Reset_Handler+0x58>)
     3fc:	4a15      	ldr	r2, [pc, #84]	; (454 <Reset_Handler+0x5c>)
     3fe:	429a      	cmp	r2, r3
     400:	d009      	beq.n	416 <Reset_Handler+0x1e>
     402:	4b13      	ldr	r3, [pc, #76]	; (450 <Reset_Handler+0x58>)
     404:	4a13      	ldr	r2, [pc, #76]	; (454 <Reset_Handler+0x5c>)
     406:	e003      	b.n	410 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     408:	6811      	ldr	r1, [r2, #0]
     40a:	6019      	str	r1, [r3, #0]
     40c:	3304      	adds	r3, #4
     40e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     410:	4911      	ldr	r1, [pc, #68]	; (458 <Reset_Handler+0x60>)
     412:	428b      	cmp	r3, r1
     414:	d3f8      	bcc.n	408 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     416:	4b11      	ldr	r3, [pc, #68]	; (45c <Reset_Handler+0x64>)
     418:	e002      	b.n	420 <Reset_Handler+0x28>
                *pDest++ = 0;
     41a:	2200      	movs	r2, #0
     41c:	601a      	str	r2, [r3, #0]
     41e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     420:	4a0f      	ldr	r2, [pc, #60]	; (460 <Reset_Handler+0x68>)
     422:	4293      	cmp	r3, r2
     424:	d3f9      	bcc.n	41a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     426:	4b0f      	ldr	r3, [pc, #60]	; (464 <Reset_Handler+0x6c>)
     428:	4a0f      	ldr	r2, [pc, #60]	; (468 <Reset_Handler+0x70>)
     42a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     42e:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     430:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     434:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     438:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     43c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     440:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     444:	4b09      	ldr	r3, [pc, #36]	; (46c <Reset_Handler+0x74>)
     446:	4798      	blx	r3
        main();
     448:	4b09      	ldr	r3, [pc, #36]	; (470 <Reset_Handler+0x78>)
     44a:	4798      	blx	r3
     44c:	e7fe      	b.n	44c <Reset_Handler+0x54>
     44e:	bf00      	nop
     450:	20000000 	.word	0x20000000
     454:	0000794c 	.word	0x0000794c
     458:	20000084 	.word	0x20000084
     45c:	20000088 	.word	0x20000088
     460:	20001944 	.word	0x20001944
     464:	e000ed00 	.word	0xe000ed00
     468:	00000000 	.word	0x00000000
     46c:	00006f61 	.word	0x00006f61
     470:	00005bf9 	.word	0x00005bf9

00000474 <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     474:	b508      	push	{r3, lr}
}

static inline void hri_mclk_set_APBAMASK_TC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     476:	4a08      	ldr	r2, [pc, #32]	; (498 <TIMER_0_init+0x24>)
     478:	6953      	ldr	r3, [r2, #20]
     47a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     47e:	6153      	str	r3, [r2, #20]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     480:	2240      	movs	r2, #64	; 0x40
     482:	4b06      	ldr	r3, [pc, #24]	; (49c <TIMER_0_init+0x28>)
     484:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	timer_init(&TIMER_0, TC0, _tc_get_timer());
     488:	4b05      	ldr	r3, [pc, #20]	; (4a0 <TIMER_0_init+0x2c>)
     48a:	4798      	blx	r3
     48c:	4602      	mov	r2, r0
     48e:	4905      	ldr	r1, [pc, #20]	; (4a4 <TIMER_0_init+0x30>)
     490:	4805      	ldr	r0, [pc, #20]	; (4a8 <TIMER_0_init+0x34>)
     492:	4b06      	ldr	r3, [pc, #24]	; (4ac <TIMER_0_init+0x38>)
     494:	4798      	blx	r3
     496:	bd08      	pop	{r3, pc}
     498:	40000800 	.word	0x40000800
     49c:	40001c00 	.word	0x40001c00
     4a0:	000040ad 	.word	0x000040ad
     4a4:	40003800 	.word	0x40003800
     4a8:	20001894 	.word	0x20001894
     4ac:	00001b05 	.word	0x00001b05

000004b0 <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4b0:	4b24      	ldr	r3, [pc, #144]	; (544 <ADC_0_PORT_init+0x94>)
     4b2:	2204      	movs	r2, #4
     4b4:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4b6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     4ba:	629a      	str	r2, [r3, #40]	; 0x28
     4bc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     4c0:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4c2:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
     4c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4ca:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4d2:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     4d6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     4da:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4de:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     4e2:	2208      	movs	r2, #8
     4e4:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4e6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     4ea:	629a      	str	r2, [r3, #40]	; 0x28
     4ec:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4ee:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
     4f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     4f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4fe:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     502:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     506:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     50a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     50e:	f44f 7280 	mov.w	r2, #256	; 0x100
     512:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     516:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     51a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     51e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     522:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     526:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     52a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     52e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     532:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     536:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     53a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     53e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     542:	4770      	bx	lr
     544:	41008000 	.word	0x41008000

00000548 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     548:	4a04      	ldr	r2, [pc, #16]	; (55c <ADC_0_CLOCK_init+0x14>)
     54a:	6a13      	ldr	r3, [r2, #32]
     54c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     550:	6213      	str	r3, [r2, #32]
     552:	2240      	movs	r2, #64	; 0x40
     554:	4b02      	ldr	r3, [pc, #8]	; (560 <ADC_0_CLOCK_init+0x18>)
     556:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
     55a:	4770      	bx	lr
     55c:	40000800 	.word	0x40000800
     560:	40001c00 	.word	0x40001c00

00000564 <ADC_0_init>:
{
     564:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
     566:	4b05      	ldr	r3, [pc, #20]	; (57c <ADC_0_init+0x18>)
     568:	4798      	blx	r3
	ADC_0_PORT_init();
     56a:	4b05      	ldr	r3, [pc, #20]	; (580 <ADC_0_init+0x1c>)
     56c:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
     56e:	2200      	movs	r2, #0
     570:	4904      	ldr	r1, [pc, #16]	; (584 <ADC_0_init+0x20>)
     572:	4805      	ldr	r0, [pc, #20]	; (588 <ADC_0_init+0x24>)
     574:	4b05      	ldr	r3, [pc, #20]	; (58c <ADC_0_init+0x28>)
     576:	4798      	blx	r3
     578:	bd08      	pop	{r3, pc}
     57a:	bf00      	nop
     57c:	00000549 	.word	0x00000549
     580:	000004b1 	.word	0x000004b1
     584:	43001c00 	.word	0x43001c00
     588:	20001798 	.word	0x20001798
     58c:	00000efd 	.word	0x00000efd

00000590 <CRC_0_init>:
{
     590:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     592:	4a05      	ldr	r2, [pc, #20]	; (5a8 <CRC_0_init+0x18>)
     594:	6993      	ldr	r3, [r2, #24]
     596:	f043 0302 	orr.w	r3, r3, #2
     59a:	6193      	str	r3, [r2, #24]
	crc_sync_init(&CRC_0, DSU);
     59c:	4903      	ldr	r1, [pc, #12]	; (5ac <CRC_0_init+0x1c>)
     59e:	4804      	ldr	r0, [pc, #16]	; (5b0 <CRC_0_init+0x20>)
     5a0:	4b04      	ldr	r3, [pc, #16]	; (5b4 <CRC_0_init+0x24>)
     5a2:	4798      	blx	r3
     5a4:	bd08      	pop	{r3, pc}
     5a6:	bf00      	nop
     5a8:	40000800 	.word	0x40000800
     5ac:	41002000 	.word	0x41002000
     5b0:	20001794 	.word	0x20001794
     5b4:	00001611 	.word	0x00001611

000005b8 <EXTERNAL_IRQ_0_init>:
{
     5b8:	b508      	push	{r3, lr}
     5ba:	2240      	movs	r2, #64	; 0x40
     5bc:	4b24      	ldr	r3, [pc, #144]	; (650 <EXTERNAL_IRQ_0_init+0x98>)
     5be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     5c2:	4a24      	ldr	r2, [pc, #144]	; (654 <EXTERNAL_IRQ_0_init+0x9c>)
     5c4:	6953      	ldr	r3, [r2, #20]
     5c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     5ca:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     5cc:	4b22      	ldr	r3, [pc, #136]	; (658 <EXTERNAL_IRQ_0_init+0xa0>)
     5ce:	2204      	movs	r2, #4
     5d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5d4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     5d8:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     5dc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     5e0:	491e      	ldr	r1, [pc, #120]	; (65c <EXTERNAL_IRQ_0_init+0xa4>)
     5e2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5e6:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
     5ea:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ee:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5f2:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5fa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fe:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     602:	f893 20b1 	ldrb.w	r2, [r3, #177]	; 0xb1
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     606:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     60e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     612:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     616:	4a12      	ldr	r2, [pc, #72]	; (660 <EXTERNAL_IRQ_0_init+0xa8>)
     618:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     61c:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     620:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
     624:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     628:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     62c:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     630:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     634:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     638:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     63c:	f893 20b6 	ldrb.w	r2, [r3, #182]	; 0xb6
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     640:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     644:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
	ext_irq_init();
     648:	4b06      	ldr	r3, [pc, #24]	; (664 <EXTERNAL_IRQ_0_init+0xac>)
     64a:	4798      	blx	r3
     64c:	bd08      	pop	{r3, pc}
     64e:	bf00      	nop
     650:	40001c00 	.word	0x40001c00
     654:	40000800 	.word	0x40000800
     658:	41008000 	.word	0x41008000
     65c:	c0020000 	.word	0xc0020000
     660:	40022000 	.word	0x40022000
     664:	000016bd 	.word	0x000016bd

00000668 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     668:	4a02      	ldr	r2, [pc, #8]	; (674 <FLASH_0_CLOCK_init+0xc>)
     66a:	6913      	ldr	r3, [r2, #16]
     66c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     670:	6113      	str	r3, [r2, #16]
     672:	4770      	bx	lr
     674:	40000800 	.word	0x40000800

00000678 <FLASH_0_init>:
{
     678:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     67a:	4b03      	ldr	r3, [pc, #12]	; (688 <FLASH_0_init+0x10>)
     67c:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     67e:	4903      	ldr	r1, [pc, #12]	; (68c <FLASH_0_init+0x14>)
     680:	4803      	ldr	r0, [pc, #12]	; (690 <FLASH_0_init+0x18>)
     682:	4b04      	ldr	r3, [pc, #16]	; (694 <FLASH_0_init+0x1c>)
     684:	4798      	blx	r3
     686:	bd08      	pop	{r3, pc}
     688:	00000669 	.word	0x00000669
     68c:	41004000 	.word	0x41004000
     690:	20001778 	.word	0x20001778
     694:	00001705 	.word	0x00001705

00000698 <CALENDAR_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
     698:	4a02      	ldr	r2, [pc, #8]	; (6a4 <CALENDAR_0_CLOCK_init+0xc>)
     69a:	6953      	ldr	r3, [r2, #20]
     69c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     6a0:	6153      	str	r3, [r2, #20]
     6a2:	4770      	bx	lr
     6a4:	40000800 	.word	0x40000800

000006a8 <CALENDAR_0_init>:
{
     6a8:	b508      	push	{r3, lr}
	CALENDAR_0_CLOCK_init();
     6aa:	4b03      	ldr	r3, [pc, #12]	; (6b8 <CALENDAR_0_init+0x10>)
     6ac:	4798      	blx	r3
	calendar_init(&CALENDAR_0, RTC);
     6ae:	4903      	ldr	r1, [pc, #12]	; (6bc <CALENDAR_0_init+0x14>)
     6b0:	4803      	ldr	r0, [pc, #12]	; (6c0 <CALENDAR_0_init+0x18>)
     6b2:	4b04      	ldr	r3, [pc, #16]	; (6c4 <CALENDAR_0_init+0x1c>)
     6b4:	4798      	blx	r3
     6b6:	bd08      	pop	{r3, pc}
     6b8:	00000699 	.word	0x00000699
     6bc:	40002400 	.word	0x40002400
     6c0:	2000179c 	.word	0x2000179c
     6c4:	0000134d 	.word	0x0000134d

000006c8 <USART_0_CLOCK_init>:
     6c8:	4b06      	ldr	r3, [pc, #24]	; (6e4 <USART_0_CLOCK_init+0x1c>)
     6ca:	2240      	movs	r2, #64	; 0x40
     6cc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     6d0:	2241      	movs	r2, #65	; 0x41
     6d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     6d6:	4a04      	ldr	r2, [pc, #16]	; (6e8 <USART_0_CLOCK_init+0x20>)
     6d8:	6953      	ldr	r3, [r2, #20]
     6da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     6de:	6153      	str	r3, [r2, #20]
     6e0:	4770      	bx	lr
     6e2:	bf00      	nop
     6e4:	40001c00 	.word	0x40001c00
     6e8:	40000800 	.word	0x40000800

000006ec <USART_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     6ec:	4b10      	ldr	r3, [pc, #64]	; (730 <USART_0_PORT_init+0x44>)
     6ee:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
     6f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6fe:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     702:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     706:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     70a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     70e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     712:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     716:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     71a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     71e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     722:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     726:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     72a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
     72e:	4770      	bx	lr
     730:	41008000 	.word	0x41008000

00000734 <USART_0_init>:
{
     734:	b510      	push	{r4, lr}
     736:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
     738:	4b06      	ldr	r3, [pc, #24]	; (754 <USART_0_init+0x20>)
     73a:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM0, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     73c:	2300      	movs	r3, #0
     73e:	9300      	str	r3, [sp, #0]
     740:	2310      	movs	r3, #16
     742:	4a05      	ldr	r2, [pc, #20]	; (758 <USART_0_init+0x24>)
     744:	4905      	ldr	r1, [pc, #20]	; (75c <USART_0_init+0x28>)
     746:	4806      	ldr	r0, [pc, #24]	; (760 <USART_0_init+0x2c>)
     748:	4c06      	ldr	r4, [pc, #24]	; (764 <USART_0_init+0x30>)
     74a:	47a0      	blx	r4
	USART_0_PORT_init();
     74c:	4b06      	ldr	r3, [pc, #24]	; (768 <USART_0_init+0x34>)
     74e:	4798      	blx	r3
}
     750:	b002      	add	sp, #8
     752:	bd10      	pop	{r4, pc}
     754:	000006c9 	.word	0x000006c9
     758:	200000ac 	.word	0x200000ac
     75c:	40003000 	.word	0x40003000
     760:	200017d4 	.word	0x200017d4
     764:	00001c99 	.word	0x00001c99
     768:	000006ed 	.word	0x000006ed

0000076c <USART_1_CLOCK_init>:
     76c:	4b06      	ldr	r3, [pc, #24]	; (788 <USART_1_CLOCK_init+0x1c>)
     76e:	2240      	movs	r2, #64	; 0x40
     770:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     774:	2243      	movs	r2, #67	; 0x43
     776:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     77a:	4a04      	ldr	r2, [pc, #16]	; (78c <USART_1_CLOCK_init+0x20>)
     77c:	6993      	ldr	r3, [r2, #24]
     77e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     782:	6193      	str	r3, [r2, #24]
     784:	4770      	bx	lr
     786:	bf00      	nop
     788:	40001c00 	.word	0x40001c00
     78c:	40000800 	.word	0x40000800

00000790 <USART_1_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     790:	4b10      	ldr	r3, [pc, #64]	; (7d4 <USART_1_PORT_init+0x44>)
     792:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     796:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     79a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     79e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7a2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7a6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     7aa:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     7b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     7c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     7ca:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
     7d2:	4770      	bx	lr
     7d4:	41008000 	.word	0x41008000

000007d8 <USART_1_init>:
{
     7d8:	b510      	push	{r4, lr}
     7da:	b082      	sub	sp, #8
	USART_1_CLOCK_init();
     7dc:	4b06      	ldr	r3, [pc, #24]	; (7f8 <USART_1_init+0x20>)
     7de:	4798      	blx	r3
	usart_async_init(&USART_1, SERCOM2, USART_1_buffer, USART_1_BUFFER_SIZE, (void *)NULL);
     7e0:	2300      	movs	r3, #0
     7e2:	9300      	str	r3, [sp, #0]
     7e4:	2310      	movs	r3, #16
     7e6:	4a05      	ldr	r2, [pc, #20]	; (7fc <USART_1_init+0x24>)
     7e8:	4905      	ldr	r1, [pc, #20]	; (800 <USART_1_init+0x28>)
     7ea:	4806      	ldr	r0, [pc, #24]	; (804 <USART_1_init+0x2c>)
     7ec:	4c06      	ldr	r4, [pc, #24]	; (808 <USART_1_init+0x30>)
     7ee:	47a0      	blx	r4
	USART_1_PORT_init();
     7f0:	4b06      	ldr	r3, [pc, #24]	; (80c <USART_1_init+0x34>)
     7f2:	4798      	blx	r3
}
     7f4:	b002      	add	sp, #8
     7f6:	bd10      	pop	{r4, pc}
     7f8:	0000076d 	.word	0x0000076d
     7fc:	200000bc 	.word	0x200000bc
     800:	41012000 	.word	0x41012000
     804:	20001824 	.word	0x20001824
     808:	00001c99 	.word	0x00001c99
     80c:	00000791 	.word	0x00000791

00000810 <I2C_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     810:	4b16      	ldr	r3, [pc, #88]	; (86c <I2C_0_PORT_init+0x5c>)
     812:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
     816:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     81a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     81e:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
     822:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     826:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     82a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     82e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     832:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     836:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     83a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     83e:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
     842:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     846:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     84a:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     84e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     852:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     856:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     85a:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     85e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     862:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     866:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
     86a:	4770      	bx	lr
     86c:	41008000 	.word	0x41008000

00000870 <I2C_0_CLOCK_init>:
     870:	4b06      	ldr	r3, [pc, #24]	; (88c <I2C_0_CLOCK_init+0x1c>)
     872:	2240      	movs	r2, #64	; 0x40
     874:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     878:	2241      	movs	r2, #65	; 0x41
     87a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     87e:	4a04      	ldr	r2, [pc, #16]	; (890 <I2C_0_CLOCK_init+0x20>)
     880:	6993      	ldr	r3, [r2, #24]
     882:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     886:	6193      	str	r3, [r2, #24]
     888:	4770      	bx	lr
     88a:	bf00      	nop
     88c:	40001c00 	.word	0x40001c00
     890:	40000800 	.word	0x40000800

00000894 <I2C_0_init>:
{
     894:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
     896:	4b04      	ldr	r3, [pc, #16]	; (8a8 <I2C_0_init+0x14>)
     898:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     89a:	4904      	ldr	r1, [pc, #16]	; (8ac <I2C_0_init+0x18>)
     89c:	4804      	ldr	r0, [pc, #16]	; (8b0 <I2C_0_init+0x1c>)
     89e:	4b05      	ldr	r3, [pc, #20]	; (8b4 <I2C_0_init+0x20>)
     8a0:	4798      	blx	r3
	I2C_0_PORT_init();
     8a2:	4b05      	ldr	r3, [pc, #20]	; (8b8 <I2C_0_init+0x24>)
     8a4:	4798      	blx	r3
     8a6:	bd08      	pop	{r3, pc}
     8a8:	00000871 	.word	0x00000871
     8ac:	41014000 	.word	0x41014000
     8b0:	20001874 	.word	0x20001874
     8b4:	000017ad 	.word	0x000017ad
     8b8:	00000811 	.word	0x00000811

000008bc <SPI_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8bc:	4b28      	ldr	r3, [pc, #160]	; (960 <SPI_0_PORT_init+0xa4>)
     8be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     8c2:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8c4:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8c6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     8ca:	629a      	str	r2, [r3, #40]	; 0x28
     8cc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     8d0:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8d2:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
	tmp &= ~PORT_PINCFG_PMUXEN;
     8d6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8da:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8de:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8e2:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     8e6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     8ea:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8ee:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     8f6:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8f8:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8fa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     8fe:	629a      	str	r2, [r3, #40]	; 0x28
     900:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     902:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
	tmp &= ~PORT_PINCFG_PMUXEN;
     906:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     90a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     90e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     912:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     916:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     91a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     91e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     922:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     926:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     928:	4a0e      	ldr	r2, [pc, #56]	; (964 <SPI_0_PORT_init+0xa8>)
     92a:	629a      	str	r2, [r3, #40]	; 0x28
     92c:	f1a2 2280 	sub.w	r2, r2, #2147516416	; 0x80008000
     930:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     932:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
     936:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     93a:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     93e:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
	tmp &= ~PORT_PINCFG_PMUXEN;
     942:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     946:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     94a:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     94e:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     952:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     956:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     95a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
     95e:	4770      	bx	lr
     960:	41008000 	.word	0x41008000
     964:	40028000 	.word	0x40028000

00000968 <SPI_0_CLOCK_init>:
     968:	4b06      	ldr	r3, [pc, #24]	; (984 <SPI_0_CLOCK_init+0x1c>)
     96a:	2240      	movs	r2, #64	; 0x40
     96c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     970:	2241      	movs	r2, #65	; 0x41
     972:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     976:	4a04      	ldr	r2, [pc, #16]	; (988 <SPI_0_CLOCK_init+0x20>)
     978:	6a13      	ldr	r3, [r2, #32]
     97a:	f043 0301 	orr.w	r3, r3, #1
     97e:	6213      	str	r3, [r2, #32]
     980:	4770      	bx	lr
     982:	bf00      	nop
     984:	40001c00 	.word	0x40001c00
     988:	40000800 	.word	0x40000800

0000098c <SPI_0_init>:
{
     98c:	b508      	push	{r3, lr}
	SPI_0_CLOCK_init();
     98e:	4b05      	ldr	r3, [pc, #20]	; (9a4 <SPI_0_init+0x18>)
     990:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM4);
     992:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     996:	4804      	ldr	r0, [pc, #16]	; (9a8 <SPI_0_init+0x1c>)
     998:	4b04      	ldr	r3, [pc, #16]	; (9ac <SPI_0_init+0x20>)
     99a:	4798      	blx	r3
	SPI_0_PORT_init();
     99c:	4b04      	ldr	r3, [pc, #16]	; (9b0 <SPI_0_init+0x24>)
     99e:	4798      	blx	r3
     9a0:	bd08      	pop	{r3, pc}
     9a2:	bf00      	nop
     9a4:	00000969 	.word	0x00000969
     9a8:	200017bc 	.word	0x200017bc
     9ac:	000018e9 	.word	0x000018e9
     9b0:	000008bd 	.word	0x000008bd

000009b4 <delay_driver_init>:
{
     9b4:	b508      	push	{r3, lr}
	delay_init(SysTick);
     9b6:	4802      	ldr	r0, [pc, #8]	; (9c0 <delay_driver_init+0xc>)
     9b8:	4b02      	ldr	r3, [pc, #8]	; (9c4 <delay_driver_init+0x10>)
     9ba:	4798      	blx	r3
     9bc:	bd08      	pop	{r3, pc}
     9be:	bf00      	nop
     9c0:	e000e010 	.word	0xe000e010
     9c4:	00001645 	.word	0x00001645

000009c8 <USB_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     9c8:	4b1e      	ldr	r3, [pc, #120]	; (a44 <USB_0_PORT_init+0x7c>)
     9ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     9ce:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     9d0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     9d4:	6299      	str	r1, [r3, #40]	; 0x28
     9d6:	481c      	ldr	r0, [pc, #112]	; (a48 <USB_0_PORT_init+0x80>)
     9d8:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     9da:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     9dc:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     9e0:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     9e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     9e8:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     9ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     9f0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     9f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     9f8:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9fc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a00:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     a0c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a0e:	6299      	str	r1, [r3, #40]	; 0x28
     a10:	490e      	ldr	r1, [pc, #56]	; (a4c <USB_0_PORT_init+0x84>)
     a12:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a14:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     a16:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     a1a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     a1e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a22:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     a26:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a2a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a2e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a32:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a36:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a3a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     a42:	4770      	bx	lr
     a44:	41008000 	.word	0x41008000
     a48:	c0000100 	.word	0xc0000100
     a4c:	c0000200 	.word	0xc0000200

00000a50 <USB_0_CLOCK_init>:
     a50:	2240      	movs	r2, #64	; 0x40
     a52:	4b07      	ldr	r3, [pc, #28]	; (a70 <USB_0_CLOCK_init+0x20>)
     a54:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     a58:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     a5c:	691a      	ldr	r2, [r3, #16]
     a5e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     a62:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     a64:	699a      	ldr	r2, [r3, #24]
     a66:	f042 0201 	orr.w	r2, r2, #1
     a6a:	619a      	str	r2, [r3, #24]
     a6c:	4770      	bx	lr
     a6e:	bf00      	nop
     a70:	40001c00 	.word	0x40001c00

00000a74 <USB_0_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_0_init(void)
{
     a74:	b508      	push	{r3, lr}
	USB_0_CLOCK_init();
     a76:	4b03      	ldr	r3, [pc, #12]	; (a84 <USB_0_init+0x10>)
     a78:	4798      	blx	r3
	usb_d_init();
     a7a:	4b03      	ldr	r3, [pc, #12]	; (a88 <USB_0_init+0x14>)
     a7c:	4798      	blx	r3
	USB_0_PORT_init();
     a7e:	4b03      	ldr	r3, [pc, #12]	; (a8c <USB_0_init+0x18>)
     a80:	4798      	blx	r3
     a82:	bd08      	pop	{r3, pc}
     a84:	00000a51 	.word	0x00000a51
     a88:	00002055 	.word	0x00002055
     a8c:	000009c9 	.word	0x000009c9

00000a90 <CAN_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a90:	4b10      	ldr	r3, [pc, #64]	; (ad4 <CAN_0_PORT_init+0x44>)
     a92:	f893 20cf 	ldrb.w	r2, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     a96:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a9a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a9e:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     aa2:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     aa6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     aaa:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     aae:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ab2:	f893 20ce 	ldrb.w	r2, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     ab6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     aba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     abe:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ac2:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     ac6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     aca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ace:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
     ad2:	4770      	bx	lr
     ad4:	41008000 	.word	0x41008000

00000ad8 <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
     ad8:	b508      	push	{r3, lr}
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_CAN1;
     ada:	4a08      	ldr	r2, [pc, #32]	; (afc <CAN_0_init+0x24>)
     adc:	6913      	ldr	r3, [r2, #16]
     ade:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
     ae2:	6113      	str	r3, [r2, #16]
     ae4:	2240      	movs	r2, #64	; 0x40
     ae6:	4b06      	ldr	r3, [pc, #24]	; (b00 <CAN_0_init+0x28>)
     ae8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	hri_mclk_set_AHBMASK_CAN1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, CAN1_GCLK_ID, CONF_GCLK_CAN1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	can_async_init(&CAN_0, CAN1);
     aec:	4905      	ldr	r1, [pc, #20]	; (b04 <CAN_0_init+0x2c>)
     aee:	4806      	ldr	r0, [pc, #24]	; (b08 <CAN_0_init+0x30>)
     af0:	4b06      	ldr	r3, [pc, #24]	; (b0c <CAN_0_init+0x34>)
     af2:	4798      	blx	r3
	CAN_0_PORT_init();
     af4:	4b06      	ldr	r3, [pc, #24]	; (b10 <CAN_0_init+0x38>)
     af6:	4798      	blx	r3
     af8:	bd08      	pop	{r3, pc}
     afa:	bf00      	nop
     afc:	40000800 	.word	0x40000800
     b00:	40001c00 	.word	0x40001c00
     b04:	42000400 	.word	0x42000400
     b08:	20001750 	.word	0x20001750
     b0c:	000015c1 	.word	0x000015c1
     b10:	00000a91 	.word	0x00000a91

00000b14 <system_init>:
}

void system_init(void)
{
     b14:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     b16:	4b7c      	ldr	r3, [pc, #496]	; (d08 <system_init+0x1f4>)
     b18:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b1a:	4b7c      	ldr	r3, [pc, #496]	; (d0c <system_init+0x1f8>)
     b1c:	2180      	movs	r1, #128	; 0x80
     b1e:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b20:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b22:	4d7b      	ldr	r5, [pc, #492]	; (d10 <system_init+0x1fc>)
     b24:	629d      	str	r5, [r3, #40]	; 0x28
     b26:	f04f 4040 	mov.w	r0, #3221225472	; 0xc0000000
     b2a:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b2c:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     b30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     b38:	f44f 6280 	mov.w	r2, #1024	; 0x400
     b3c:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b3e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     b42:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     b46:	629a      	str	r2, [r3, #40]	; 0x28
     b48:	4a72      	ldr	r2, [pc, #456]	; (d14 <system_init+0x200>)
     b4a:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b4c:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
     b50:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     b54:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b58:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     b5c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b60:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     b64:	f44f 6400 	mov.w	r4, #2048	; 0x800
     b68:	605c      	str	r4, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b6a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     b6e:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     b72:	629c      	str	r4, [r3, #40]	; 0x28
     b74:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b76:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
     b7a:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     b7e:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b82:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     b86:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b8a:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     b8e:	f44f 4480 	mov.w	r4, #16384	; 0x4000
     b92:	619c      	str	r4, [r3, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b94:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b96:	f04f 2440 	mov.w	r4, #1073758208	; 0x40004000
     b9a:	629c      	str	r4, [r3, #40]	; 0x28
     b9c:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b9e:	f893 404e 	ldrb.w	r4, [r3, #78]	; 0x4e
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ba6:	f883 404e 	strb.w	r4, [r3, #78]	; 0x4e
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     baa:	f44f 2480 	mov.w	r4, #262144	; 0x40000
     bae:	615c      	str	r4, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     bb0:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     bb2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
     bb6:	629c      	str	r4, [r3, #40]	; 0x28
     bb8:	4e57      	ldr	r6, [pc, #348]	; (d18 <system_init+0x204>)
     bba:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bbc:	f893 6052 	ldrb.w	r6, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
     bc0:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bc4:	f883 6052 	strb.w	r6, [r3, #82]	; 0x52
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     bc8:	f44f 2600 	mov.w	r6, #524288	; 0x80000
     bcc:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     bce:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     bd0:	629c      	str	r4, [r3, #40]	; 0x28
     bd2:	4e52      	ldr	r6, [pc, #328]	; (d1c <system_init+0x208>)
     bd4:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bd6:	f893 6053 	ldrb.w	r6, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     bda:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bde:	f883 6053 	strb.w	r6, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     be2:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
     be6:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     be8:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     bea:	629c      	str	r4, [r3, #40]	; 0x28
     bec:	4c4c      	ldr	r4, [pc, #304]	; (d20 <system_init+0x20c>)
     bee:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     bf0:	f893 4054 	ldrb.w	r4, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     bf4:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bf8:	f883 4054 	strb.w	r4, [r3, #84]	; 0x54
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     bfc:	2410      	movs	r4, #16
     bfe:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c02:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     c06:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     c0a:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c12:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
     c16:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c1a:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c1e:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
	tmp &= ~PORT_PINCFG_PMUXEN;
     c22:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c26:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c2a:	2420      	movs	r4, #32
     c2c:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c30:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     c34:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     c38:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     c3c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c40:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
     c44:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c48:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c4c:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
	tmp &= ~PORT_PINCFG_PMUXEN;
     c50:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c54:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c58:	2440      	movs	r4, #64	; 0x40
     c5a:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c5e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     c62:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     c66:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     c6a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c6e:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
     c72:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     c76:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c7a:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
	tmp &= ~PORT_PINCFG_PMUXEN;
     c7e:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c82:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c86:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c8a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c8e:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
     c92:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c96:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     c9a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c9e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     ca2:	f44f 7100 	mov.w	r1, #512	; 0x200
     ca6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     caa:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     cae:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     cb2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     cb6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     cba:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
     cbe:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     cc2:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cc6:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     cca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cce:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(BAT_STATUS, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     cd2:	4b14      	ldr	r3, [pc, #80]	; (d24 <system_init+0x210>)
     cd4:	4798      	blx	r3

	CRC_0_init();
     cd6:	4b14      	ldr	r3, [pc, #80]	; (d28 <system_init+0x214>)
     cd8:	4798      	blx	r3
	EXTERNAL_IRQ_0_init();
     cda:	4b14      	ldr	r3, [pc, #80]	; (d2c <system_init+0x218>)
     cdc:	4798      	blx	r3

	FLASH_0_init();
     cde:	4b14      	ldr	r3, [pc, #80]	; (d30 <system_init+0x21c>)
     ce0:	4798      	blx	r3

	CALENDAR_0_init();
     ce2:	4b14      	ldr	r3, [pc, #80]	; (d34 <system_init+0x220>)
     ce4:	4798      	blx	r3
	USART_0_init();
     ce6:	4b14      	ldr	r3, [pc, #80]	; (d38 <system_init+0x224>)
     ce8:	4798      	blx	r3
	USART_1_init();
     cea:	4b14      	ldr	r3, [pc, #80]	; (d3c <system_init+0x228>)
     cec:	4798      	blx	r3

	I2C_0_init();
     cee:	4b14      	ldr	r3, [pc, #80]	; (d40 <system_init+0x22c>)
     cf0:	4798      	blx	r3

	SPI_0_init();
     cf2:	4b14      	ldr	r3, [pc, #80]	; (d44 <system_init+0x230>)
     cf4:	4798      	blx	r3

	delay_driver_init();
     cf6:	4b14      	ldr	r3, [pc, #80]	; (d48 <system_init+0x234>)
     cf8:	4798      	blx	r3

	TIMER_0_init();
     cfa:	4b14      	ldr	r3, [pc, #80]	; (d4c <system_init+0x238>)
     cfc:	4798      	blx	r3
	USB_0_init();
     cfe:	4b14      	ldr	r3, [pc, #80]	; (d50 <system_init+0x23c>)
     d00:	4798      	blx	r3
	CAN_0_init();
     d02:	4b14      	ldr	r3, [pc, #80]	; (d54 <system_init+0x240>)
     d04:	4798      	blx	r3
     d06:	bd70      	pop	{r4, r5, r6, pc}
     d08:	00002929 	.word	0x00002929
     d0c:	41008000 	.word	0x41008000
     d10:	40000080 	.word	0x40000080
     d14:	c0020000 	.word	0xc0020000
     d18:	c0000004 	.word	0xc0000004
     d1c:	c0000008 	.word	0xc0000008
     d20:	c0000010 	.word	0xc0000010
     d24:	00000565 	.word	0x00000565
     d28:	00000591 	.word	0x00000591
     d2c:	000005b9 	.word	0x000005b9
     d30:	00000679 	.word	0x00000679
     d34:	000006a9 	.word	0x000006a9
     d38:	00000735 	.word	0x00000735
     d3c:	000007d9 	.word	0x000007d9
     d40:	00000895 	.word	0x00000895
     d44:	0000098d 	.word	0x0000098d
     d48:	000009b5 	.word	0x000009b5
     d4c:	00000475 	.word	0x00000475
     d50:	00000a75 	.word	0x00000a75
     d54:	00000ad9 	.word	0x00000ad9

00000d58 <alarm_cb>:
 * Example of using CALENDAR_0.
 */
static struct calendar_alarm alarm;

static void alarm_cb(struct calendar_descriptor *const descr)
{
     d58:	4770      	bx	lr
	...

00000d5c <CALENDAR_0_example>:
	/* alarm expired */
}

void CALENDAR_0_example(void)
{
     d5c:	b510      	push	{r4, lr}
     d5e:	b082      	sub	sp, #8
	struct calendar_date date;
	struct calendar_time time;

	calendar_enable(&CALENDAR_0);
     d60:	4c17      	ldr	r4, [pc, #92]	; (dc0 <CALENDAR_0_example+0x64>)
     d62:	4620      	mov	r0, r4
     d64:	4b17      	ldr	r3, [pc, #92]	; (dc4 <CALENDAR_0_example+0x68>)
     d66:	4798      	blx	r3

	date.year  = 2023;
     d68:	f240 73e7 	movw	r3, #2023	; 0x7e7
     d6c:	f8ad 3006 	strh.w	r3, [sp, #6]
	date.month = 9;
     d70:	2309      	movs	r3, #9
     d72:	f88d 3005 	strb.w	r3, [sp, #5]
	date.day   = 6;
     d76:	2306      	movs	r3, #6
     d78:	f88d 3004 	strb.w	r3, [sp, #4]

	time.hour = 17;
     d7c:	2311      	movs	r3, #17
     d7e:	f88d 3002 	strb.w	r3, [sp, #2]
	time.min  = 00;
     d82:	2300      	movs	r3, #0
     d84:	f88d 3001 	strb.w	r3, [sp, #1]
	time.sec  = 00;
     d88:	f88d 3000 	strb.w	r3, [sp]

	calendar_set_date(&CALENDAR_0, &date);
     d8c:	a901      	add	r1, sp, #4
     d8e:	4620      	mov	r0, r4
     d90:	4b0d      	ldr	r3, [pc, #52]	; (dc8 <CALENDAR_0_example+0x6c>)
     d92:	4798      	blx	r3
	calendar_set_time(&CALENDAR_0, &time);
     d94:	4669      	mov	r1, sp
     d96:	4620      	mov	r0, r4
     d98:	4b0c      	ldr	r3, [pc, #48]	; (dcc <CALENDAR_0_example+0x70>)
     d9a:	4798      	blx	r3
	
	alarm.cal_alarm.datetime.time.sec = 4;
     d9c:	490c      	ldr	r1, [pc, #48]	; (dd0 <CALENDAR_0_example+0x74>)
     d9e:	2304      	movs	r3, #4
     da0:	f881 3404 	strb.w	r3, [r1, #1028]	; 0x404
	alarm.cal_alarm.option            = CALENDAR_ALARM_MATCH_SEC;
     da4:	2301      	movs	r3, #1
     da6:	f881 3410 	strb.w	r3, [r1, #1040]	; 0x410
	alarm.cal_alarm.mode              = REPEAT;
     daa:	2302      	movs	r3, #2
     dac:	f881 3411 	strb.w	r3, [r1, #1041]	; 0x411

	calendar_set_alarm(&CALENDAR_0, &alarm, alarm_cb);
     db0:	4a08      	ldr	r2, [pc, #32]	; (dd4 <CALENDAR_0_example+0x78>)
     db2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
     db6:	4620      	mov	r0, r4
     db8:	4b07      	ldr	r3, [pc, #28]	; (dd8 <CALENDAR_0_example+0x7c>)
     dba:	4798      	blx	r3
}
     dbc:	b002      	add	sp, #8
     dbe:	bd10      	pop	{r4, pc}
     dc0:	2000179c 	.word	0x2000179c
     dc4:	00001391 	.word	0x00001391
     dc8:	00001425 	.word	0x00001425
     dcc:	000013bd 	.word	0x000013bd
     dd0:	200000cc 	.word	0x200000cc
     dd4:	00000d59 	.word	0x00000d59
     dd8:	0000148d 	.word	0x0000148d

00000ddc <i2c_m_sync_byte_write>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     ddc:	b500      	push	{lr}
     dde:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     de0:	8b83      	ldrh	r3, [r0, #28]
     de2:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     de6:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     de8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     dec:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     df0:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     df2:	a901      	add	r1, sp, #4
     df4:	4b02      	ldr	r3, [pc, #8]	; (e00 <i2c_m_sync_byte_write+0x24>)
     df6:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     df8:	b005      	add	sp, #20
     dfa:	f85d fb04 	ldr.w	pc, [sp], #4
     dfe:	bf00      	nop
     e00:	000037ed 	.word	0x000037ed

00000e04 <i2c_m_sync_byte_write_nostop>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write_nostop(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     e04:	b500      	push	{lr}
     e06:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     e08:	8b83      	ldrh	r3, [r0, #28]
     e0a:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     e0e:	9202      	str	r2, [sp, #8]
	msg.flags  = 0;
     e10:	2300      	movs	r3, #0
     e12:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     e16:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     e18:	a901      	add	r1, sp, #4
     e1a:	4b02      	ldr	r3, [pc, #8]	; (e24 <i2c_m_sync_byte_write_nostop+0x20>)
     e1c:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     e1e:	b005      	add	sp, #20
     e20:	f85d fb04 	ldr.w	pc, [sp], #4
     e24:	000037ed 	.word	0x000037ed

00000e28 <i2c_m_sync_byte_read>:

/**
 * \brief Sync version of i2c read command for bytes
 */
int32_t i2c_m_sync_byte_read(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     e28:	b500      	push	{lr}
     e2a:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     e2c:	8b83      	ldrh	r3, [r0, #28]
     e2e:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     e32:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     e34:	f248 0301 	movw	r3, #32769	; 0x8001
     e38:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     e3c:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     e3e:	a901      	add	r1, sp, #4
     e40:	4b02      	ldr	r3, [pc, #8]	; (e4c <i2c_m_sync_byte_read+0x24>)
     e42:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     e44:	b005      	add	sp, #20
     e46:	f85d fb04 	ldr.w	pc, [sp], #4
     e4a:	bf00      	nop
     e4c:	000037ed 	.word	0x000037ed

00000e50 <FRAM_init>:


int FRAM_init(void)
{
     e50:	b510      	push	{r4, lr}
	//i2c_m_sync_get_io_descriptor(&I2C_0, &fram_io);
	i2c_m_sync_enable(&I2C_0);
     e52:	4c05      	ldr	r4, [pc, #20]	; (e68 <FRAM_init+0x18>)
     e54:	4620      	mov	r0, r4
     e56:	4b05      	ldr	r3, [pc, #20]	; (e6c <FRAM_init+0x1c>)
     e58:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     e5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
     e5e:	2150      	movs	r1, #80	; 0x50
     e60:	4620      	mov	r0, r4
     e62:	4b03      	ldr	r3, [pc, #12]	; (e70 <FRAM_init+0x20>)
     e64:	4798      	blx	r3
	
	return;
}
     e66:	bd10      	pop	{r4, pc}
     e68:	20001874 	.word	0x20001874
     e6c:	000017ed 	.word	0x000017ed
     e70:	000017f9 	.word	0x000017f9

00000e74 <FRAM_bytewrite>:


/*---------------------------------------------------------------------------*/
void FRAM_bytewrite(uint16_t addr, uint8_t* data)
{
     e74:	b570      	push	{r4, r5, r6, lr}
     e76:	b082      	sub	sp, #8
     e78:	4605      	mov	r5, r0
     e7a:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     e7c:	4c0a      	ldr	r4, [pc, #40]	; (ea8 <FRAM_bytewrite+0x34>)
     e7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
     e82:	2150      	movs	r1, #80	; 0x50
     e84:	4620      	mov	r0, r4
     e86:	4b09      	ldr	r3, [pc, #36]	; (eac <FRAM_bytewrite+0x38>)
     e88:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
     e8a:	0a2a      	lsrs	r2, r5, #8
	uint8_t databuf = *data;
     e8c:	7833      	ldrb	r3, [r6, #0]
	uint8_t buff[3] = {add_high, add_low, databuf};
     e8e:	f88d 2004 	strb.w	r2, [sp, #4]
     e92:	f88d 5005 	strb.w	r5, [sp, #5]
     e96:	f88d 3006 	strb.w	r3, [sp, #6]

	i2c_m_sync_byte_write(&I2C_0, buff, 3);
     e9a:	2203      	movs	r2, #3
     e9c:	a901      	add	r1, sp, #4
     e9e:	4620      	mov	r0, r4
     ea0:	4b03      	ldr	r3, [pc, #12]	; (eb0 <FRAM_bytewrite+0x3c>)
     ea2:	4798      	blx	r3
	
	return;
}
     ea4:	b002      	add	sp, #8
     ea6:	bd70      	pop	{r4, r5, r6, pc}
     ea8:	20001874 	.word	0x20001874
     eac:	000017f9 	.word	0x000017f9
     eb0:	00000ddd 	.word	0x00000ddd

00000eb4 <FRAM_byteread>:

void FRAM_byteread(uint16_t addr, uint8_t* data)
{
     eb4:	b570      	push	{r4, r5, r6, lr}
     eb6:	b082      	sub	sp, #8
     eb8:	4605      	mov	r5, r0
     eba:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     ebc:	4c0b      	ldr	r4, [pc, #44]	; (eec <FRAM_byteread+0x38>)
     ebe:	f44f 6200 	mov.w	r2, #2048	; 0x800
     ec2:	2150      	movs	r1, #80	; 0x50
     ec4:	4620      	mov	r0, r4
     ec6:	4b0a      	ldr	r3, [pc, #40]	; (ef0 <FRAM_byteread+0x3c>)
     ec8:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
     eca:	0a2b      	lsrs	r3, r5, #8
	uint8_t buff[2] = {add_high, add_low};
     ecc:	f88d 3004 	strb.w	r3, [sp, #4]
     ed0:	f88d 5005 	strb.w	r5, [sp, #5]
	
	//i2c_m_sync_write(fram_io, buff, 3);
	//i2c_m_sync_read(fram_io, data, 1);
	i2c_m_sync_byte_write_nostop(&I2C_0, buff, 2);
     ed4:	2202      	movs	r2, #2
     ed6:	a901      	add	r1, sp, #4
     ed8:	4620      	mov	r0, r4
     eda:	4b06      	ldr	r3, [pc, #24]	; (ef4 <FRAM_byteread+0x40>)
     edc:	4798      	blx	r3
	i2c_m_sync_byte_read(&I2C_0, data, 1);
     ede:	2201      	movs	r2, #1
     ee0:	4631      	mov	r1, r6
     ee2:	4620      	mov	r0, r4
     ee4:	4b04      	ldr	r3, [pc, #16]	; (ef8 <FRAM_byteread+0x44>)
     ee6:	4798      	blx	r3
	
	return;
}
     ee8:	b002      	add	sp, #8
     eea:	bd70      	pop	{r4, r5, r6, pc}
     eec:	20001874 	.word	0x20001874
     ef0:	000017f9 	.word	0x000017f9
     ef4:	00000e05 	.word	0x00000e05
     ef8:	00000e29 	.word	0x00000e29

00000efc <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
     efc:	b538      	push	{r3, r4, r5, lr}
     efe:	460c      	mov	r4, r1
	ASSERT(descr && hw);
     f00:	4605      	mov	r5, r0
     f02:	b160      	cbz	r0, f1e <adc_sync_init+0x22>
     f04:	b149      	cbz	r1, f1a <adc_sync_init+0x1e>
     f06:	2001      	movs	r0, #1
     f08:	2239      	movs	r2, #57	; 0x39
     f0a:	4906      	ldr	r1, [pc, #24]	; (f24 <adc_sync_init+0x28>)
     f0c:	4b06      	ldr	r3, [pc, #24]	; (f28 <adc_sync_init+0x2c>)
     f0e:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
     f10:	4621      	mov	r1, r4
     f12:	4628      	mov	r0, r5
     f14:	4b05      	ldr	r3, [pc, #20]	; (f2c <adc_sync_init+0x30>)
     f16:	4798      	blx	r3
}
     f18:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
     f1a:	2000      	movs	r0, #0
     f1c:	e7f4      	b.n	f08 <adc_sync_init+0xc>
     f1e:	2000      	movs	r0, #0
     f20:	e7f2      	b.n	f08 <adc_sync_init+0xc>
     f22:	bf00      	nop
     f24:	00007034 	.word	0x00007034
     f28:	000023ad 	.word	0x000023ad
     f2c:	00002751 	.word	0x00002751

00000f30 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     f30:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     f34:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     f36:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     f38:	f3bf 8f5f 	dmb	sy
     f3c:	4770      	bx	lr

00000f3e <atomic_leave_critical>:
     f3e:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     f42:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     f44:	f383 8810 	msr	PRIMASK, r3
     f48:	4770      	bx	lr

00000f4a <leap_year>:
 *  \retval false  not leap year.
 *  \retval true  leap year.
 */
static bool leap_year(uint16_t year)
{
	if (year & 3) {
     f4a:	f010 0f03 	tst.w	r0, #3
     f4e:	d101      	bne.n	f54 <leap_year+0xa>
		return false;
	} else {
		return true;
     f50:	2001      	movs	r0, #1
	}
}
     f52:	4770      	bx	lr
		return false;
     f54:	2000      	movs	r0, #0
     f56:	4770      	bx	lr

00000f58 <get_secs_in_month>:

/** \brief calculate the seconds in specified year/month
 *  \retval 0  month error.
 */
static uint32_t get_secs_in_month(uint32_t year, uint8_t month)
{
     f58:	b510      	push	{r4, lr}
     f5a:	460c      	mov	r4, r1
	uint32_t sec_in_month = 0;

	if (leap_year(year)) {
     f5c:	b280      	uxth	r0, r0
     f5e:	4b14      	ldr	r3, [pc, #80]	; (fb0 <get_secs_in_month+0x58>)
     f60:	4798      	blx	r3
     f62:	b180      	cbz	r0, f86 <get_secs_in_month+0x2e>
		switch (month) {
     f64:	3c01      	subs	r4, #1
     f66:	2c0b      	cmp	r4, #11
     f68:	d807      	bhi.n	f7a <get_secs_in_month+0x22>
     f6a:	e8df f004 	tbb	[pc, r4]
     f6e:	081d      	.short	0x081d
     f70:	0a1d0a1d 	.word	0x0a1d0a1d
     f74:	1d0a1d1d 	.word	0x1d0a1d1d
     f78:	1d0a      	.short	0x1d0a
	uint32_t sec_in_month = 0;
     f7a:	2000      	movs	r0, #0
     f7c:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_29DAYS;
     f7e:	480d      	ldr	r0, [pc, #52]	; (fb4 <get_secs_in_month+0x5c>)
			break;
     f80:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
     f82:	480d      	ldr	r0, [pc, #52]	; (fb8 <get_secs_in_month+0x60>)
			break;
     f84:	bd10      	pop	{r4, pc}
		default:
			break;
		}
	} else {
		switch (month) {
     f86:	3c01      	subs	r4, #1
     f88:	2c0b      	cmp	r4, #11
     f8a:	d807      	bhi.n	f9c <get_secs_in_month+0x44>
     f8c:	e8df f004 	tbb	[pc, r4]
     f90:	0a0e080e 	.word	0x0a0e080e
     f94:	0e0e0a0e 	.word	0x0e0e0a0e
     f98:	0e0a0e0a 	.word	0x0e0a0e0a
	uint32_t sec_in_month = 0;
     f9c:	2000      	movs	r0, #0
     f9e:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_28DAYS;
     fa0:	4806      	ldr	r0, [pc, #24]	; (fbc <get_secs_in_month+0x64>)
			break;
     fa2:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
     fa4:	4804      	ldr	r0, [pc, #16]	; (fb8 <get_secs_in_month+0x60>)
			break;
     fa6:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
     fa8:	4805      	ldr	r0, [pc, #20]	; (fc0 <get_secs_in_month+0x68>)
     faa:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
     fac:	4804      	ldr	r0, [pc, #16]	; (fc0 <get_secs_in_month+0x68>)
			break;
		}
	}

	return sec_in_month;
}
     fae:	bd10      	pop	{r4, pc}
     fb0:	00000f4b 	.word	0x00000f4b
     fb4:	00263b80 	.word	0x00263b80
     fb8:	00278d00 	.word	0x00278d00
     fbc:	0024ea00 	.word	0x0024ea00
     fc0:	0028de80 	.word	0x0028de80

00000fc4 <convert_timestamp_to_datetime>:

/** \brief convert timestamp to date/time
 */
static int32_t convert_timestamp_to_datetime(struct calendar_descriptor *const calendar, uint32_t ts,
                                             struct calendar_date_time *dt)
{
     fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     fc8:	460c      	mov	r4, r1
     fca:	4690      	mov	r8, r2
	uint32_t tmp, sec_in_year, sec_in_month;
	uint32_t tmp_year    = calendar->base_year;
     fcc:	6986      	ldr	r6, [r0, #24]
     fce:	e004      	b.n	fda <convert_timestamp_to_datetime+0x16>

	tmp = ts;

	/* Find year */
	while (true) {
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
     fd0:	4b20      	ldr	r3, [pc, #128]	; (1054 <convert_timestamp_to_datetime+0x90>)

		if (tmp >= sec_in_year) {
     fd2:	429c      	cmp	r4, r3
     fd4:	d309      	bcc.n	fea <convert_timestamp_to_datetime+0x26>
			tmp -= sec_in_year;
     fd6:	1ae4      	subs	r4, r4, r3
			tmp_year++;
     fd8:	3601      	adds	r6, #1
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
     fda:	b2b7      	uxth	r7, r6
     fdc:	4638      	mov	r0, r7
     fde:	4b1e      	ldr	r3, [pc, #120]	; (1058 <convert_timestamp_to_datetime+0x94>)
     fe0:	4798      	blx	r3
     fe2:	2800      	cmp	r0, #0
     fe4:	d0f4      	beq.n	fd0 <convert_timestamp_to_datetime+0xc>
     fe6:	4b1d      	ldr	r3, [pc, #116]	; (105c <convert_timestamp_to_datetime+0x98>)
     fe8:	e7f3      	b.n	fd2 <convert_timestamp_to_datetime+0xe>
     fea:	2501      	movs	r5, #1
			break;
		}
	}
	/* Find month of year */
	while (true) {
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
     fec:	4629      	mov	r1, r5
     fee:	4630      	mov	r0, r6
     ff0:	4b1b      	ldr	r3, [pc, #108]	; (1060 <convert_timestamp_to_datetime+0x9c>)
     ff2:	4798      	blx	r3

		if (tmp >= sec_in_month) {
     ff4:	4284      	cmp	r4, r0
     ff6:	d303      	bcc.n	1000 <convert_timestamp_to_datetime+0x3c>
			tmp -= sec_in_month;
     ff8:	1a24      	subs	r4, r4, r0
			tmp_month++;
     ffa:	3501      	adds	r5, #1
     ffc:	b2ed      	uxtb	r5, r5
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
     ffe:	e7f5      	b.n	fec <convert_timestamp_to_datetime+0x28>
    1000:	2101      	movs	r1, #1
			break;
		}
	}
	/* Find day of month */
	while (true) {
		if (tmp >= SECS_IN_DAY) {
    1002:	4b18      	ldr	r3, [pc, #96]	; (1064 <convert_timestamp_to_datetime+0xa0>)
    1004:	429c      	cmp	r4, r3
    1006:	d906      	bls.n	1016 <convert_timestamp_to_datetime+0x52>
			tmp -= SECS_IN_DAY;
    1008:	f5a4 34a8 	sub.w	r4, r4, #86016	; 0x15000
    100c:	f5a4 74c0 	sub.w	r4, r4, #384	; 0x180
			tmp_day++;
    1010:	3101      	adds	r1, #1
    1012:	b2c9      	uxtb	r1, r1
		if (tmp >= SECS_IN_DAY) {
    1014:	e7f5      	b.n	1002 <convert_timestamp_to_datetime+0x3e>
    1016:	2200      	movs	r2, #0
			break;
		}
	}
	/* Find hour of day */
	while (true) {
		if (tmp >= SECS_IN_HOUR) {
    1018:	f5b4 6f61 	cmp.w	r4, #3600	; 0xe10
    101c:	d304      	bcc.n	1028 <convert_timestamp_to_datetime+0x64>
			tmp -= SECS_IN_HOUR;
    101e:	f5a4 6461 	sub.w	r4, r4, #3600	; 0xe10
			tmp_hour++;
    1022:	3201      	adds	r2, #1
    1024:	b2d2      	uxtb	r2, r2
		if (tmp >= SECS_IN_HOUR) {
    1026:	e7f7      	b.n	1018 <convert_timestamp_to_datetime+0x54>
    1028:	2300      	movs	r3, #0
			break;
		}
	}
	/* Find minute in hour */
	while (true) {
		if (tmp >= SECS_IN_MINUTE) {
    102a:	2c3b      	cmp	r4, #59	; 0x3b
    102c:	d903      	bls.n	1036 <convert_timestamp_to_datetime+0x72>
			tmp -= SECS_IN_MINUTE;
    102e:	3c3c      	subs	r4, #60	; 0x3c
			tmp_minutes++;
    1030:	3301      	adds	r3, #1
    1032:	b2db      	uxtb	r3, r3
		if (tmp >= SECS_IN_MINUTE) {
    1034:	e7f9      	b.n	102a <convert_timestamp_to_datetime+0x66>
		} else {
			break;
		}
	}

	dt->date.year  = tmp_year;
    1036:	f8a8 7006 	strh.w	r7, [r8, #6]
	dt->date.month = tmp_month;
    103a:	f888 5005 	strb.w	r5, [r8, #5]
	dt->date.day   = tmp_day;
    103e:	f888 1004 	strb.w	r1, [r8, #4]
	dt->time.hour  = tmp_hour;
    1042:	f888 2002 	strb.w	r2, [r8, #2]
	dt->time.min   = tmp_minutes;
    1046:	f888 3001 	strb.w	r3, [r8, #1]
	dt->time.sec   = tmp;
    104a:	f888 4000 	strb.w	r4, [r8]

	return ERR_NONE;
}
    104e:	2000      	movs	r0, #0
    1050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1054:	01e13380 	.word	0x01e13380
    1058:	00000f4b 	.word	0x00000f4b
    105c:	01e28500 	.word	0x01e28500
    1060:	00000f59 	.word	0x00000f59
    1064:	0001517f 	.word	0x0001517f

00001068 <convert_datetime_to_timestamp>:

/** \brief convert date/time to timestamp
 *  \return timestamp
 */
static uint32_t convert_datetime_to_timestamp(struct calendar_descriptor *const calendar, struct calendar_date_time *dt)
{
    1068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    106c:	b083      	sub	sp, #12
	uint32_t tmp = 0;
	uint32_t i   = 0;
	uint8_t  year, month, day, hour, minutes, seconds;

	year    = dt->date.year - calendar->base_year;
    106e:	88cf      	ldrh	r7, [r1, #6]
    1070:	b2fe      	uxtb	r6, r7
    1072:	f8d0 9018 	ldr.w	r9, [r0, #24]
    1076:	fa5f f389 	uxtb.w	r3, r9
    107a:	1af6      	subs	r6, r6, r3
    107c:	b2f6      	uxtb	r6, r6
	month   = dt->date.month;
    107e:	f891 8005 	ldrb.w	r8, [r1, #5]
	day     = dt->date.day;
    1082:	790b      	ldrb	r3, [r1, #4]
    1084:	9300      	str	r3, [sp, #0]
	hour    = dt->time.hour;
    1086:	788b      	ldrb	r3, [r1, #2]
    1088:	9301      	str	r3, [sp, #4]
	minutes = dt->time.min;
    108a:	f891 a001 	ldrb.w	sl, [r1, #1]
	seconds = dt->time.sec;
    108e:	f891 b000 	ldrb.w	fp, [r1]

	/* tot up year field */
	for (i = 0; i < year; ++i) {
    1092:	2500      	movs	r5, #0
	uint32_t tmp = 0;
    1094:	462c      	mov	r4, r5
	for (i = 0; i < year; ++i) {
    1096:	e006      	b.n	10a6 <convert_datetime_to_timestamp+0x3e>
		if (leap_year(calendar->base_year + i)) {
			tmp += SECS_IN_LEAP_YEAR;
		} else {
			tmp += SECS_IN_NON_LEAP_YEAR;
    1098:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    109c:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    10a0:	f504 74c0 	add.w	r4, r4, #384	; 0x180
	for (i = 0; i < year; ++i) {
    10a4:	3501      	adds	r5, #1
    10a6:	42b5      	cmp	r5, r6
    10a8:	d20b      	bcs.n	10c2 <convert_datetime_to_timestamp+0x5a>
		if (leap_year(calendar->base_year + i)) {
    10aa:	eb09 0005 	add.w	r0, r9, r5
    10ae:	b280      	uxth	r0, r0
    10b0:	4b12      	ldr	r3, [pc, #72]	; (10fc <convert_datetime_to_timestamp+0x94>)
    10b2:	4798      	blx	r3
    10b4:	2800      	cmp	r0, #0
    10b6:	d0ef      	beq.n	1098 <convert_datetime_to_timestamp+0x30>
			tmp += SECS_IN_LEAP_YEAR;
    10b8:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    10bc:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    10c0:	e7f0      	b.n	10a4 <convert_datetime_to_timestamp+0x3c>
    10c2:	2501      	movs	r5, #1
    10c4:	e005      	b.n	10d2 <convert_datetime_to_timestamp+0x6a>
		}
	}

	/* tot up month field */
	for (i = 1; i < month; ++i) {
		tmp += get_secs_in_month(dt->date.year, i);
    10c6:	b2e9      	uxtb	r1, r5
    10c8:	4638      	mov	r0, r7
    10ca:	4b0d      	ldr	r3, [pc, #52]	; (1100 <convert_datetime_to_timestamp+0x98>)
    10cc:	4798      	blx	r3
    10ce:	4404      	add	r4, r0
	for (i = 1; i < month; ++i) {
    10d0:	3501      	adds	r5, #1
    10d2:	4545      	cmp	r5, r8
    10d4:	d3f7      	bcc.n	10c6 <convert_datetime_to_timestamp+0x5e>
	}

	/* tot up day/hour/minute/second fields */
	tmp += (day - 1) * SECS_IN_DAY;
    10d6:	9b00      	ldr	r3, [sp, #0]
    10d8:	1e58      	subs	r0, r3, #1
    10da:	4b0a      	ldr	r3, [pc, #40]	; (1104 <convert_datetime_to_timestamp+0x9c>)
    10dc:	fb03 4000 	mla	r0, r3, r0, r4
	tmp += hour * SECS_IN_HOUR;
    10e0:	f44f 6461 	mov.w	r4, #3600	; 0xe10
    10e4:	9b01      	ldr	r3, [sp, #4]
    10e6:	fb04 0003 	mla	r0, r4, r3, r0
	tmp += minutes * SECS_IN_MINUTE;
    10ea:	ebca 1a0a 	rsb	sl, sl, sl, lsl #4
    10ee:	ea4f 048a 	mov.w	r4, sl, lsl #2
    10f2:	4420      	add	r0, r4
	tmp += seconds;

	return tmp;
}
    10f4:	4458      	add	r0, fp
    10f6:	b003      	add	sp, #12
    10f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    10fc:	00000f4b 	.word	0x00000f4b
    1100:	00000f59 	.word	0x00000f59
    1104:	00015180 	.word	0x00015180

00001108 <calibrate_timestamp>:

/** \brief calibrate timestamp to make desired timestamp ahead of current timestamp
 */
static void calibrate_timestamp(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm,
                                struct calendar_alarm *current_dt)
{
    1108:	b538      	push	{r3, r4, r5, lr}
    110a:	460d      	mov	r5, r1
	uint32_t alarm_ts;
	uint32_t current_ts = current_dt->cal_alarm.timestamp;
    110c:	68d1      	ldr	r1, [r2, #12]

	alarm_ts = alarm->cal_alarm.timestamp;
    110e:	68ec      	ldr	r4, [r5, #12]

	/* calibrate timestamp */
	switch (alarm->cal_alarm.option) {
    1110:	7c2b      	ldrb	r3, [r5, #16]
    1112:	3b01      	subs	r3, #1
    1114:	2b04      	cmp	r3, #4
    1116:	d807      	bhi.n	1128 <calibrate_timestamp+0x20>
    1118:	e8df f003 	tbb	[pc, r3]
    111c:	140d0803 	.word	0x140d0803
    1120:	1c          	.byte	0x1c
    1121:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:

		if (alarm_ts <= current_ts) {
    1122:	42a1      	cmp	r1, r4
    1124:	d300      	bcc.n	1128 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_MINUTE;
    1126:	343c      	adds	r4, #60	; 0x3c
	default:
		break;
	}

	/* desired timestamp after calibration */
	alarm->cal_alarm.timestamp = alarm_ts;
    1128:	60ec      	str	r4, [r5, #12]
    112a:	bd38      	pop	{r3, r4, r5, pc}
		if (alarm_ts <= current_ts) {
    112c:	42a1      	cmp	r1, r4
    112e:	d3fb      	bcc.n	1128 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_HOUR;
    1130:	f504 6461 	add.w	r4, r4, #3600	; 0xe10
    1134:	e7f8      	b.n	1128 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    1136:	42a1      	cmp	r1, r4
    1138:	d3f6      	bcc.n	1128 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_DAY;
    113a:	f504 34a8 	add.w	r4, r4, #86016	; 0x15000
    113e:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    1142:	e7f1      	b.n	1128 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    1144:	42a1      	cmp	r1, r4
    1146:	d3ef      	bcc.n	1128 <calibrate_timestamp+0x20>
			alarm_ts += get_secs_in_month(current_dt->cal_alarm.datetime.date.year,
    1148:	7a51      	ldrb	r1, [r2, #9]
    114a:	8950      	ldrh	r0, [r2, #10]
    114c:	4b0a      	ldr	r3, [pc, #40]	; (1178 <calibrate_timestamp+0x70>)
    114e:	4798      	blx	r3
    1150:	4404      	add	r4, r0
    1152:	e7e9      	b.n	1128 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    1154:	42a1      	cmp	r1, r4
    1156:	d3e7      	bcc.n	1128 <calibrate_timestamp+0x20>
			if (leap_year(current_dt->cal_alarm.datetime.date.year)) {
    1158:	8950      	ldrh	r0, [r2, #10]
    115a:	4b08      	ldr	r3, [pc, #32]	; (117c <calibrate_timestamp+0x74>)
    115c:	4798      	blx	r3
    115e:	b930      	cbnz	r0, 116e <calibrate_timestamp+0x66>
				alarm_ts += SECS_IN_NON_LEAP_YEAR;
    1160:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    1164:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    1168:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    116c:	e7dc      	b.n	1128 <calibrate_timestamp+0x20>
				alarm_ts += SECS_IN_LEAP_YEAR;
    116e:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    1172:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    1176:	e7d7      	b.n	1128 <calibrate_timestamp+0x20>
    1178:	00000f59 	.word	0x00000f59
    117c:	00000f4b 	.word	0x00000f4b

00001180 <fill_alarm>:
}

/** \brief complete alarm to absolute date/time, then fill up the timestamp
 */
static void fill_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm)
{
    1180:	b570      	push	{r4, r5, r6, lr}
    1182:	b086      	sub	sp, #24
    1184:	4605      	mov	r5, r0
    1186:	460c      	mov	r4, r1
	struct calendar_alarm current_dt;
	uint32_t              tmp, current_ts;

	/* get current date/time */
	current_ts = _calendar_get_counter(&calendar->device);
    1188:	4b2a      	ldr	r3, [pc, #168]	; (1234 <fill_alarm+0xb4>)
    118a:	4798      	blx	r3
    118c:	4606      	mov	r6, r0
	convert_timestamp_to_datetime(calendar, current_ts, &current_dt.cal_alarm.datetime);
    118e:	aa01      	add	r2, sp, #4
    1190:	4601      	mov	r1, r0
    1192:	4628      	mov	r0, r5
    1194:	4b28      	ldr	r3, [pc, #160]	; (1238 <fill_alarm+0xb8>)
    1196:	4798      	blx	r3

	current_dt.cal_alarm.timestamp = current_ts;
    1198:	9603      	str	r6, [sp, #12]

	/* complete alarm */
	switch (alarm->cal_alarm.option) {
    119a:	7c23      	ldrb	r3, [r4, #16]
    119c:	3b01      	subs	r3, #1
    119e:	2b04      	cmp	r3, #4
    11a0:	d813      	bhi.n	11ca <fill_alarm+0x4a>
    11a2:	e8df f003 	tbb	[pc, r3]
    11a6:	2403      	.short	0x2403
    11a8:	3b31      	.short	0x3b31
    11aa:	42          	.byte	0x42
    11ab:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    11ac:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    11b0:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    11b2:	f89d 3009 	ldrb.w	r3, [sp, #9]
    11b6:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    11b8:	f89d 3008 	ldrb.w	r3, [sp, #8]
    11bc:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    11be:	f89d 3006 	ldrb.w	r3, [sp, #6]
    11c2:	71a3      	strb	r3, [r4, #6]
		alarm->cal_alarm.datetime.time.min   = current_dt.cal_alarm.datetime.time.min;
    11c4:	f89d 3005 	ldrb.w	r3, [sp, #5]
    11c8:	7163      	strb	r3, [r4, #5]
	default:
		break;
	}

	/* fill up the timestamp */
	tmp                        = convert_datetime_to_timestamp(calendar, &alarm->cal_alarm.datetime);
    11ca:	1d26      	adds	r6, r4, #4
    11cc:	4631      	mov	r1, r6
    11ce:	4628      	mov	r0, r5
    11d0:	4b1a      	ldr	r3, [pc, #104]	; (123c <fill_alarm+0xbc>)
    11d2:	4798      	blx	r3
	alarm->cal_alarm.timestamp = tmp;
    11d4:	60e0      	str	r0, [r4, #12]

	/* calibrate the timestamp */
	calibrate_timestamp(calendar, alarm, &current_dt);
    11d6:	466a      	mov	r2, sp
    11d8:	4621      	mov	r1, r4
    11da:	4628      	mov	r0, r5
    11dc:	4b18      	ldr	r3, [pc, #96]	; (1240 <fill_alarm+0xc0>)
    11de:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, alarm->cal_alarm.timestamp, &alarm->cal_alarm.datetime);
    11e0:	4632      	mov	r2, r6
    11e2:	68e1      	ldr	r1, [r4, #12]
    11e4:	4628      	mov	r0, r5
    11e6:	4b14      	ldr	r3, [pc, #80]	; (1238 <fill_alarm+0xb8>)
    11e8:	4798      	blx	r3
}
    11ea:	b006      	add	sp, #24
    11ec:	bd70      	pop	{r4, r5, r6, pc}
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    11ee:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    11f2:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    11f4:	f89d 3009 	ldrb.w	r3, [sp, #9]
    11f8:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    11fa:	f89d 3008 	ldrb.w	r3, [sp, #8]
    11fe:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    1200:	f89d 3006 	ldrb.w	r3, [sp, #6]
    1204:	71a3      	strb	r3, [r4, #6]
		break;
    1206:	e7e0      	b.n	11ca <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    1208:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    120c:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    120e:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1212:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    1214:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1218:	7223      	strb	r3, [r4, #8]
		break;
    121a:	e7d6      	b.n	11ca <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    121c:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1220:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1222:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1226:	7263      	strb	r3, [r4, #9]
		break;
    1228:	e7cf      	b.n	11ca <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year = current_dt.cal_alarm.datetime.date.year;
    122a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    122e:	8163      	strh	r3, [r4, #10]
		break;
    1230:	e7cb      	b.n	11ca <fill_alarm+0x4a>
    1232:	bf00      	nop
    1234:	00002f31 	.word	0x00002f31
    1238:	00000fc5 	.word	0x00000fc5
    123c:	00001069 	.word	0x00001069
    1240:	00001109 	.word	0x00001109

00001244 <calendar_add_new_alarm>:

/** \brief add new alarm into the list in ascending order
 */
static int32_t calendar_add_new_alarm(struct list_descriptor *list, struct calendar_alarm *alarm)
{
    1244:	b570      	push	{r4, r5, r6, lr}
    1246:	4606      	mov	r6, r0
    1248:	460c      	mov	r4, r1
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    124a:	6805      	ldr	r5, [r0, #0]

	/*get the head of alarms list*/
	head = (struct calendar_alarm *)list_get_head(list);

	/*if head is null, insert new alarm as head*/
	if (!head) {
    124c:	b14d      	cbz	r5, 1262 <calendar_add_new_alarm+0x1e>
    124e:	462b      	mov	r3, r5
    1250:	2000      	movs	r0, #0
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
		return ERR_NONE;
	}

	/*insert the new alarm in accending order, the head will be invoked firstly */
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    1252:	b173      	cbz	r3, 1272 <calendar_add_new_alarm+0x2e>
		if (alarm->cal_alarm.timestamp <= it->cal_alarm.timestamp) {
    1254:	68e1      	ldr	r1, [r4, #12]
    1256:	68da      	ldr	r2, [r3, #12]
    1258:	4291      	cmp	r1, r2
    125a:	d90a      	bls.n	1272 <calendar_add_new_alarm+0x2e>
			break;
		}

		prev = it;
    125c:	4618      	mov	r0, r3
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    125e:	681b      	ldr	r3, [r3, #0]
    1260:	e7f7      	b.n	1252 <calendar_add_new_alarm+0xe>
		list_insert_as_head(list, alarm);
    1262:	4b0c      	ldr	r3, [pc, #48]	; (1294 <calendar_add_new_alarm+0x50>)
    1264:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    1266:	68e1      	ldr	r1, [r4, #12]
    1268:	f1a6 0014 	sub.w	r0, r6, #20
    126c:	4b0a      	ldr	r3, [pc, #40]	; (1298 <calendar_add_new_alarm+0x54>)
    126e:	4798      	blx	r3
		return ERR_NONE;
    1270:	e004      	b.n	127c <calendar_add_new_alarm+0x38>
	}

	/*insert new alarm into the list */
	if (it == head) {
    1272:	42ab      	cmp	r3, r5
    1274:	d004      	beq.n	1280 <calendar_add_new_alarm+0x3c>
		list_insert_as_head(list, alarm);
		/*get the head and set it into register*/
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);

	} else {
		list_insert_after(prev, alarm);
    1276:	4621      	mov	r1, r4
    1278:	4b08      	ldr	r3, [pc, #32]	; (129c <calendar_add_new_alarm+0x58>)
    127a:	4798      	blx	r3
	}

	return ERR_NONE;
}
    127c:	2000      	movs	r0, #0
    127e:	bd70      	pop	{r4, r5, r6, pc}
		list_insert_as_head(list, alarm);
    1280:	4621      	mov	r1, r4
    1282:	4630      	mov	r0, r6
    1284:	4b03      	ldr	r3, [pc, #12]	; (1294 <calendar_add_new_alarm+0x50>)
    1286:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    1288:	68e1      	ldr	r1, [r4, #12]
    128a:	f1a6 0014 	sub.w	r0, r6, #20
    128e:	4b02      	ldr	r3, [pc, #8]	; (1298 <calendar_add_new_alarm+0x54>)
    1290:	4798      	blx	r3
    1292:	e7f3      	b.n	127c <calendar_add_new_alarm+0x38>
    1294:	000023c9 	.word	0x000023c9
    1298:	00002f65 	.word	0x00002f65
    129c:	000023f5 	.word	0x000023f5

000012a0 <calendar_alarm>:
{
	struct calendar_descriptor *calendar = CONTAINER_OF(dev, struct calendar_descriptor, device);

	struct calendar_alarm *head, *it, current_dt;

	if ((calendar->flags & SET_ALARM_BUSY) || (calendar->flags & PROCESS_ALARM_BUSY)) {
    12a0:	7f03      	ldrb	r3, [r0, #28]
    12a2:	f013 0f03 	tst.w	r3, #3
    12a6:	d003      	beq.n	12b0 <calendar_alarm+0x10>
		calendar->flags |= PROCESS_ALARM_BUSY;
    12a8:	f043 0302 	orr.w	r3, r3, #2
    12ac:	7703      	strb	r3, [r0, #28]
		return;
    12ae:	4770      	bx	lr
{
    12b0:	b570      	push	{r4, r5, r6, lr}
    12b2:	b086      	sub	sp, #24
    12b4:	4605      	mov	r5, r0
	}

	/* get current timestamp */
	current_dt.cal_alarm.timestamp = _calendar_get_counter(dev);
    12b6:	4b1c      	ldr	r3, [pc, #112]	; (1328 <calendar_alarm+0x88>)
    12b8:	4798      	blx	r3
    12ba:	9003      	str	r0, [sp, #12]
    12bc:	696c      	ldr	r4, [r5, #20]

	/* get the head */
	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);
	ASSERT(head);
    12be:	f44f 72ce 	mov.w	r2, #412	; 0x19c
    12c2:	491a      	ldr	r1, [pc, #104]	; (132c <calendar_alarm+0x8c>)
    12c4:	1c20      	adds	r0, r4, #0
    12c6:	bf18      	it	ne
    12c8:	2001      	movne	r0, #1
    12ca:	4b19      	ldr	r3, [pc, #100]	; (1330 <calendar_alarm+0x90>)
    12cc:	4798      	blx	r3

	/* remove all alarms and invoke them*/
	for (it = head; it; it = (struct calendar_alarm *)list_get_head(&calendar->alarms)) {
    12ce:	e000      	b.n	12d2 <calendar_alarm+0x32>
    12d0:	696c      	ldr	r4, [r5, #20]
    12d2:	b1ec      	cbz	r4, 1310 <calendar_alarm+0x70>
		/* check the timestamp with current timestamp*/
		if (it->cal_alarm.timestamp <= current_dt.cal_alarm.timestamp) {
    12d4:	68e2      	ldr	r2, [r4, #12]
    12d6:	9b03      	ldr	r3, [sp, #12]
    12d8:	429a      	cmp	r2, r3
    12da:	d819      	bhi.n	1310 <calendar_alarm+0x70>
			list_remove_head(&calendar->alarms);
    12dc:	f105 0614 	add.w	r6, r5, #20
    12e0:	4630      	mov	r0, r6
    12e2:	4b14      	ldr	r3, [pc, #80]	; (1334 <calendar_alarm+0x94>)
    12e4:	4798      	blx	r3
			it->callback(calendar);
    12e6:	6963      	ldr	r3, [r4, #20]
    12e8:	4628      	mov	r0, r5
    12ea:	4798      	blx	r3

			if (it->cal_alarm.mode == REPEAT) {
    12ec:	7c63      	ldrb	r3, [r4, #17]
    12ee:	2b02      	cmp	r3, #2
    12f0:	d1ee      	bne.n	12d0 <calendar_alarm+0x30>
				calibrate_timestamp(calendar, it, &current_dt);
    12f2:	466a      	mov	r2, sp
    12f4:	4621      	mov	r1, r4
    12f6:	4628      	mov	r0, r5
    12f8:	4b0f      	ldr	r3, [pc, #60]	; (1338 <calendar_alarm+0x98>)
    12fa:	4798      	blx	r3
				convert_timestamp_to_datetime(calendar, it->cal_alarm.timestamp, &it->cal_alarm.datetime);
    12fc:	1d22      	adds	r2, r4, #4
    12fe:	68e1      	ldr	r1, [r4, #12]
    1300:	4628      	mov	r0, r5
    1302:	4b0e      	ldr	r3, [pc, #56]	; (133c <calendar_alarm+0x9c>)
    1304:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, it);
    1306:	4621      	mov	r1, r4
    1308:	4630      	mov	r0, r6
    130a:	4b0d      	ldr	r3, [pc, #52]	; (1340 <calendar_alarm+0xa0>)
    130c:	4798      	blx	r3
    130e:	e7df      	b.n	12d0 <calendar_alarm+0x30>
			break;
		}
	}

	/*if no alarm in the list, register null */
	if (!it) {
    1310:	b12c      	cbz	r4, 131e <calendar_alarm+0x7e>
		_calendar_register_callback(&calendar->device, NULL);
		return;
	}

	/*put the new head into register */
	_calendar_set_comp(&calendar->device, it->cal_alarm.timestamp);
    1312:	68e1      	ldr	r1, [r4, #12]
    1314:	4628      	mov	r0, r5
    1316:	4b0b      	ldr	r3, [pc, #44]	; (1344 <calendar_alarm+0xa4>)
    1318:	4798      	blx	r3
}
    131a:	b006      	add	sp, #24
    131c:	bd70      	pop	{r4, r5, r6, pc}
		_calendar_register_callback(&calendar->device, NULL);
    131e:	2100      	movs	r1, #0
    1320:	4628      	mov	r0, r5
    1322:	4b09      	ldr	r3, [pc, #36]	; (1348 <calendar_alarm+0xa8>)
    1324:	4798      	blx	r3
		return;
    1326:	e7f8      	b.n	131a <calendar_alarm+0x7a>
    1328:	00002f31 	.word	0x00002f31
    132c:	00007050 	.word	0x00007050
    1330:	000023ad 	.word	0x000023ad
    1334:	0000243d 	.word	0x0000243d
    1338:	00001109 	.word	0x00001109
    133c:	00000fc5 	.word	0x00000fc5
    1340:	00001245 	.word	0x00001245
    1344:	00002f65 	.word	0x00002f65
    1348:	00002f9d 	.word	0x00002f9d

0000134c <calendar_init>:

/** \brief Initialize Calendar
 */
int32_t calendar_init(struct calendar_descriptor *const calendar, const void *hw)
{
    134c:	b538      	push	{r3, r4, r5, lr}
    134e:	460d      	mov	r5, r1
	int32_t ret = 0;

	/* Sanity check arguments */
	ASSERT(calendar);
    1350:	4604      	mov	r4, r0
    1352:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
    1356:	490b      	ldr	r1, [pc, #44]	; (1384 <calendar_init+0x38>)
    1358:	3000      	adds	r0, #0
    135a:	bf18      	it	ne
    135c:	2001      	movne	r0, #1
    135e:	4b0a      	ldr	r3, [pc, #40]	; (1388 <calendar_init+0x3c>)
    1360:	4798      	blx	r3

	if (calendar->device.hw == hw) {
    1362:	6823      	ldr	r3, [r4, #0]
    1364:	42ab      	cmp	r3, r5
    1366:	d008      	beq.n	137a <calendar_init+0x2e>
		/* Already initialized with current configuration */
		return ERR_NONE;
	} else if (calendar->device.hw != NULL) {
    1368:	b94b      	cbnz	r3, 137e <calendar_init+0x32>
		/* Initialized with another configuration */
		return ERR_ALREADY_INITIALIZED;
	}
	calendar->device.hw = (void *)hw;
    136a:	6025      	str	r5, [r4, #0]
	ret                 = _calendar_init(&calendar->device);
    136c:	4620      	mov	r0, r4
    136e:	4b07      	ldr	r3, [pc, #28]	; (138c <calendar_init+0x40>)
    1370:	4798      	blx	r3
	calendar->base_year = DEFAULT_BASE_YEAR;
    1372:	f240 73b2 	movw	r3, #1970	; 0x7b2
    1376:	61a3      	str	r3, [r4, #24]

	return ret;
    1378:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NONE;
    137a:	2000      	movs	r0, #0
    137c:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_ALREADY_INITIALIZED;
    137e:	f06f 0011 	mvn.w	r0, #17
}
    1382:	bd38      	pop	{r3, r4, r5, pc}
    1384:	00007050 	.word	0x00007050
    1388:	000023ad 	.word	0x000023ad
    138c:	00002e1d 	.word	0x00002e1d

00001390 <calendar_enable>:
}

/** \brief Enable the Calendar
 */
int32_t calendar_enable(struct calendar_descriptor *const calendar)
{
    1390:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(calendar);
    1392:	4604      	mov	r4, r0
    1394:	f240 12e5 	movw	r2, #485	; 0x1e5
    1398:	4905      	ldr	r1, [pc, #20]	; (13b0 <calendar_enable+0x20>)
    139a:	3000      	adds	r0, #0
    139c:	bf18      	it	ne
    139e:	2001      	movne	r0, #1
    13a0:	4b04      	ldr	r3, [pc, #16]	; (13b4 <calendar_enable+0x24>)
    13a2:	4798      	blx	r3

	_calendar_enable(&calendar->device);
    13a4:	4620      	mov	r0, r4
    13a6:	4b04      	ldr	r3, [pc, #16]	; (13b8 <calendar_enable+0x28>)
    13a8:	4798      	blx	r3

	return ERR_NONE;
}
    13aa:	2000      	movs	r0, #0
    13ac:	bd10      	pop	{r4, pc}
    13ae:	bf00      	nop
    13b0:	00007050 	.word	0x00007050
    13b4:	000023ad 	.word	0x000023ad
    13b8:	00002eb9 	.word	0x00002eb9

000013bc <calendar_set_time>:
}

/** \brief Set time for calendar
 */
int32_t calendar_set_time(struct calendar_descriptor *const calendar, struct calendar_time *const p_calendar_time)
{
    13bc:	b530      	push	{r4, r5, lr}
    13be:	b083      	sub	sp, #12
    13c0:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    13c2:	4604      	mov	r4, r0
    13c4:	f44f 7203 	mov.w	r2, #524	; 0x20c
    13c8:	4910      	ldr	r1, [pc, #64]	; (140c <calendar_set_time+0x50>)
    13ca:	3000      	adds	r0, #0
    13cc:	bf18      	it	ne
    13ce:	2001      	movne	r0, #1
    13d0:	4b0f      	ldr	r3, [pc, #60]	; (1410 <calendar_set_time+0x54>)
    13d2:	4798      	blx	r3

	/* convert time to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    13d4:	4620      	mov	r0, r4
    13d6:	4b0f      	ldr	r3, [pc, #60]	; (1414 <calendar_set_time+0x58>)
    13d8:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    13da:	466a      	mov	r2, sp
    13dc:	4601      	mov	r1, r0
    13de:	4620      	mov	r0, r4
    13e0:	4b0d      	ldr	r3, [pc, #52]	; (1418 <calendar_set_time+0x5c>)
    13e2:	4798      	blx	r3
	dt.time.sec  = p_calendar_time->sec;
    13e4:	782b      	ldrb	r3, [r5, #0]
    13e6:	f88d 3000 	strb.w	r3, [sp]
	dt.time.min  = p_calendar_time->min;
    13ea:	786b      	ldrb	r3, [r5, #1]
    13ec:	f88d 3001 	strb.w	r3, [sp, #1]
	dt.time.hour = p_calendar_time->hour;
    13f0:	78ab      	ldrb	r3, [r5, #2]
    13f2:	f88d 3002 	strb.w	r3, [sp, #2]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    13f6:	4669      	mov	r1, sp
    13f8:	4620      	mov	r0, r4
    13fa:	4b08      	ldr	r3, [pc, #32]	; (141c <calendar_set_time+0x60>)
    13fc:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    13fe:	4601      	mov	r1, r0
    1400:	4620      	mov	r0, r4
    1402:	4b07      	ldr	r3, [pc, #28]	; (1420 <calendar_set_time+0x64>)
    1404:	4798      	blx	r3

	return ERR_NONE;
}
    1406:	2000      	movs	r0, #0
    1408:	b003      	add	sp, #12
    140a:	bd30      	pop	{r4, r5, pc}
    140c:	00007050 	.word	0x00007050
    1410:	000023ad 	.word	0x000023ad
    1414:	00002f31 	.word	0x00002f31
    1418:	00000fc5 	.word	0x00000fc5
    141c:	00001069 	.word	0x00001069
    1420:	00002ef9 	.word	0x00002ef9

00001424 <calendar_set_date>:

/** \brief Set date for calendar
 */
int32_t calendar_set_date(struct calendar_descriptor *const calendar, struct calendar_date *const p_calendar_date)
{
    1424:	b530      	push	{r4, r5, lr}
    1426:	b083      	sub	sp, #12
    1428:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    142a:	4604      	mov	r4, r0
    142c:	f44f 7209 	mov.w	r2, #548	; 0x224
    1430:	4910      	ldr	r1, [pc, #64]	; (1474 <calendar_set_date+0x50>)
    1432:	3000      	adds	r0, #0
    1434:	bf18      	it	ne
    1436:	2001      	movne	r0, #1
    1438:	4b0f      	ldr	r3, [pc, #60]	; (1478 <calendar_set_date+0x54>)
    143a:	4798      	blx	r3

	/* convert date to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    143c:	4620      	mov	r0, r4
    143e:	4b0f      	ldr	r3, [pc, #60]	; (147c <calendar_set_date+0x58>)
    1440:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    1442:	466a      	mov	r2, sp
    1444:	4601      	mov	r1, r0
    1446:	4620      	mov	r0, r4
    1448:	4b0d      	ldr	r3, [pc, #52]	; (1480 <calendar_set_date+0x5c>)
    144a:	4798      	blx	r3
	dt.date.day   = p_calendar_date->day;
    144c:	782b      	ldrb	r3, [r5, #0]
    144e:	f88d 3004 	strb.w	r3, [sp, #4]
	dt.date.month = p_calendar_date->month;
    1452:	786b      	ldrb	r3, [r5, #1]
    1454:	f88d 3005 	strb.w	r3, [sp, #5]
	dt.date.year  = p_calendar_date->year;
    1458:	886b      	ldrh	r3, [r5, #2]
    145a:	f8ad 3006 	strh.w	r3, [sp, #6]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    145e:	4669      	mov	r1, sp
    1460:	4620      	mov	r0, r4
    1462:	4b08      	ldr	r3, [pc, #32]	; (1484 <calendar_set_date+0x60>)
    1464:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    1466:	4601      	mov	r1, r0
    1468:	4620      	mov	r0, r4
    146a:	4b07      	ldr	r3, [pc, #28]	; (1488 <calendar_set_date+0x64>)
    146c:	4798      	blx	r3

	return ERR_NONE;
}
    146e:	2000      	movs	r0, #0
    1470:	b003      	add	sp, #12
    1472:	bd30      	pop	{r4, r5, pc}
    1474:	00007050 	.word	0x00007050
    1478:	000023ad 	.word	0x000023ad
    147c:	00002f31 	.word	0x00002f31
    1480:	00000fc5 	.word	0x00000fc5
    1484:	00001069 	.word	0x00001069
    1488:	00002ef9 	.word	0x00002ef9

0000148c <calendar_set_alarm>:

/** \brief Set alarm for calendar
 */
int32_t calendar_set_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *const alarm,
                           calendar_cb_alarm_t callback)
{
    148c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1490:	b082      	sub	sp, #8
    1492:	460d      	mov	r5, r1
    1494:	4690      	mov	r8, r2
	struct calendar_alarm *head;

	/* Sanity check arguments */
	ASSERT(calendar);
    1496:	4f37      	ldr	r7, [pc, #220]	; (1574 <calendar_set_alarm+0xe8>)
    1498:	4604      	mov	r4, r0
    149a:	f44f 7213 	mov.w	r2, #588	; 0x24c
    149e:	4639      	mov	r1, r7
    14a0:	3000      	adds	r0, #0
    14a2:	bf18      	it	ne
    14a4:	2001      	movne	r0, #1
    14a6:	4e34      	ldr	r6, [pc, #208]	; (1578 <calendar_set_alarm+0xec>)
    14a8:	47b0      	blx	r6
	ASSERT(alarm);
    14aa:	f240 224d 	movw	r2, #589	; 0x24d
    14ae:	4639      	mov	r1, r7
    14b0:	1c28      	adds	r0, r5, #0
    14b2:	bf18      	it	ne
    14b4:	2001      	movne	r0, #1
    14b6:	47b0      	blx	r6

	alarm->callback = callback;
    14b8:	f8c5 8014 	str.w	r8, [r5, #20]

	fill_alarm(calendar, alarm);
    14bc:	4629      	mov	r1, r5
    14be:	4620      	mov	r0, r4
    14c0:	4b2e      	ldr	r3, [pc, #184]	; (157c <calendar_set_alarm+0xf0>)
    14c2:	4798      	blx	r3

	calendar->flags |= SET_ALARM_BUSY;
    14c4:	7f23      	ldrb	r3, [r4, #28]
    14c6:	f043 0301 	orr.w	r3, r3, #1
    14ca:	7723      	strb	r3, [r4, #28]
    14cc:	6963      	ldr	r3, [r4, #20]

	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);

	if (head != NULL) {
    14ce:	2b00      	cmp	r3, #0
    14d0:	d042      	beq.n	1558 <calendar_set_alarm+0xcc>
		/* already added */
		if (is_list_element(&calendar->alarms, alarm)) {
    14d2:	f104 0614 	add.w	r6, r4, #20
    14d6:	4629      	mov	r1, r5
    14d8:	4630      	mov	r0, r6
    14da:	4b29      	ldr	r3, [pc, #164]	; (1580 <calendar_set_alarm+0xf4>)
    14dc:	4798      	blx	r3
    14de:	b328      	cbz	r0, 152c <calendar_set_alarm+0xa0>
			if (callback == NULL) {
    14e0:	f1b8 0f00 	cmp.w	r8, #0
    14e4:	d016      	beq.n	1514 <calendar_set_alarm+0x88>
				if (!list_get_head(&calendar->alarms)) {
					_calendar_register_callback(&calendar->device, NULL);
				}
			} else {
				/* re-add */
				list_delete_element(&calendar->alarms, alarm);
    14e6:	4629      	mov	r1, r5
    14e8:	4630      	mov	r0, r6
    14ea:	4b26      	ldr	r3, [pc, #152]	; (1584 <calendar_set_alarm+0xf8>)
    14ec:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, alarm);
    14ee:	4629      	mov	r1, r5
    14f0:	4630      	mov	r0, r6
    14f2:	4b25      	ldr	r3, [pc, #148]	; (1588 <calendar_set_alarm+0xfc>)
    14f4:	4798      	blx	r3
			}
		} else if (callback != NULL) {
			calendar_add_new_alarm(&calendar->alarms, alarm);
		}

		calendar->flags &= ~SET_ALARM_BUSY;
    14f6:	7f23      	ldrb	r3, [r4, #28]
    14f8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    14fc:	7723      	strb	r3, [r4, #28]

		if (calendar->flags & PROCESS_ALARM_BUSY) {
    14fe:	f013 0f02 	tst.w	r3, #2
    1502:	d11b      	bne.n	153c <calendar_set_alarm+0xb0>
		/* if head is NULL, Register callback*/
		_calendar_register_callback(&calendar->device, calendar_alarm);
		calendar_add_new_alarm(&calendar->alarms, alarm);
	}

	calendar->flags &= ~SET_ALARM_BUSY;
    1504:	7f23      	ldrb	r3, [r4, #28]
    1506:	f023 0301 	bic.w	r3, r3, #1
    150a:	7723      	strb	r3, [r4, #28]

	return ERR_NONE;
}
    150c:	2000      	movs	r0, #0
    150e:	b002      	add	sp, #8
    1510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				list_delete_element(&calendar->alarms, alarm);
    1514:	4629      	mov	r1, r5
    1516:	4630      	mov	r0, r6
    1518:	4b1a      	ldr	r3, [pc, #104]	; (1584 <calendar_set_alarm+0xf8>)
    151a:	4798      	blx	r3
    151c:	6963      	ldr	r3, [r4, #20]
				if (!list_get_head(&calendar->alarms)) {
    151e:	2b00      	cmp	r3, #0
    1520:	d1e9      	bne.n	14f6 <calendar_set_alarm+0x6a>
					_calendar_register_callback(&calendar->device, NULL);
    1522:	2100      	movs	r1, #0
    1524:	4620      	mov	r0, r4
    1526:	4b19      	ldr	r3, [pc, #100]	; (158c <calendar_set_alarm+0x100>)
    1528:	4798      	blx	r3
    152a:	e7e4      	b.n	14f6 <calendar_set_alarm+0x6a>
		} else if (callback != NULL) {
    152c:	f1b8 0f00 	cmp.w	r8, #0
    1530:	d0e1      	beq.n	14f6 <calendar_set_alarm+0x6a>
			calendar_add_new_alarm(&calendar->alarms, alarm);
    1532:	4629      	mov	r1, r5
    1534:	4630      	mov	r0, r6
    1536:	4b14      	ldr	r3, [pc, #80]	; (1588 <calendar_set_alarm+0xfc>)
    1538:	4798      	blx	r3
    153a:	e7dc      	b.n	14f6 <calendar_set_alarm+0x6a>
			CRITICAL_SECTION_ENTER()
    153c:	a801      	add	r0, sp, #4
    153e:	4b14      	ldr	r3, [pc, #80]	; (1590 <calendar_set_alarm+0x104>)
    1540:	4798      	blx	r3
			calendar->flags &= ~PROCESS_ALARM_BUSY;
    1542:	7f23      	ldrb	r3, [r4, #28]
    1544:	f023 0302 	bic.w	r3, r3, #2
    1548:	7723      	strb	r3, [r4, #28]
			_calendar_set_irq(&calendar->device);
    154a:	4620      	mov	r0, r4
    154c:	4b11      	ldr	r3, [pc, #68]	; (1594 <calendar_set_alarm+0x108>)
    154e:	4798      	blx	r3
			CRITICAL_SECTION_LEAVE()
    1550:	a801      	add	r0, sp, #4
    1552:	4b11      	ldr	r3, [pc, #68]	; (1598 <calendar_set_alarm+0x10c>)
    1554:	4798      	blx	r3
    1556:	e7d5      	b.n	1504 <calendar_set_alarm+0x78>
	} else if (callback != NULL) {
    1558:	f1b8 0f00 	cmp.w	r8, #0
    155c:	d0d2      	beq.n	1504 <calendar_set_alarm+0x78>
		_calendar_register_callback(&calendar->device, calendar_alarm);
    155e:	490f      	ldr	r1, [pc, #60]	; (159c <calendar_set_alarm+0x110>)
    1560:	4620      	mov	r0, r4
    1562:	4b0a      	ldr	r3, [pc, #40]	; (158c <calendar_set_alarm+0x100>)
    1564:	4798      	blx	r3
		calendar_add_new_alarm(&calendar->alarms, alarm);
    1566:	4629      	mov	r1, r5
    1568:	f104 0014 	add.w	r0, r4, #20
    156c:	4b06      	ldr	r3, [pc, #24]	; (1588 <calendar_set_alarm+0xfc>)
    156e:	4798      	blx	r3
    1570:	e7c8      	b.n	1504 <calendar_set_alarm+0x78>
    1572:	bf00      	nop
    1574:	00007050 	.word	0x00007050
    1578:	000023ad 	.word	0x000023ad
    157c:	00001181 	.word	0x00001181
    1580:	000023b3 	.word	0x000023b3
    1584:	0000244d 	.word	0x0000244d
    1588:	00001245 	.word	0x00001245
    158c:	00002f9d 	.word	0x00002f9d
    1590:	00000f31 	.word	0x00000f31
    1594:	00003001 	.word	0x00003001
    1598:	00000f3f 	.word	0x00000f3f
    159c:	000012a1 	.word	0x000012a1

000015a0 <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
    15a0:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
    15a2:	69c3      	ldr	r3, [r0, #28]
    15a4:	b103      	cbz	r3, 15a8 <can_tx_done+0x8>
		descr->cb.tx_done(descr);
    15a6:	4798      	blx	r3
    15a8:	bd08      	pop	{r3, pc}

000015aa <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
    15aa:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
    15ac:	6a03      	ldr	r3, [r0, #32]
    15ae:	b103      	cbz	r3, 15b2 <can_rx_done+0x8>
		descr->cb.rx_done(descr);
    15b0:	4798      	blx	r3
    15b2:	bd08      	pop	{r3, pc}

000015b4 <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
    15b4:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
    15b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
    15b8:	b103      	cbz	r3, 15bc <can_irq_handler+0x8>
		descr->cb.irq_handler(descr, type);
    15ba:	4798      	blx	r3
    15bc:	bd08      	pop	{r3, pc}
	...

000015c0 <can_async_init>:
{
    15c0:	b538      	push	{r3, r4, r5, lr}
    15c2:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    15c4:	4604      	mov	r4, r0
    15c6:	b1a8      	cbz	r0, 15f4 <can_async_init+0x34>
    15c8:	b191      	cbz	r1, 15f0 <can_async_init+0x30>
    15ca:	2001      	movs	r0, #1
    15cc:	2241      	movs	r2, #65	; 0x41
    15ce:	490a      	ldr	r1, [pc, #40]	; (15f8 <can_async_init+0x38>)
    15d0:	4b0a      	ldr	r3, [pc, #40]	; (15fc <can_async_init+0x3c>)
    15d2:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
    15d4:	4629      	mov	r1, r5
    15d6:	4620      	mov	r0, r4
    15d8:	4b09      	ldr	r3, [pc, #36]	; (1600 <can_async_init+0x40>)
    15da:	4798      	blx	r3
	if (rc) {
    15dc:	4603      	mov	r3, r0
    15de:	b928      	cbnz	r0, 15ec <can_async_init+0x2c>
	descr->dev.cb.tx_done     = can_tx_done;
    15e0:	4a08      	ldr	r2, [pc, #32]	; (1604 <can_async_init+0x44>)
    15e2:	6062      	str	r2, [r4, #4]
	descr->dev.cb.rx_done     = can_rx_done;
    15e4:	4a08      	ldr	r2, [pc, #32]	; (1608 <can_async_init+0x48>)
    15e6:	60a2      	str	r2, [r4, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
    15e8:	4a08      	ldr	r2, [pc, #32]	; (160c <can_async_init+0x4c>)
    15ea:	60e2      	str	r2, [r4, #12]
}
    15ec:	4618      	mov	r0, r3
    15ee:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    15f0:	2000      	movs	r0, #0
    15f2:	e7eb      	b.n	15cc <can_async_init+0xc>
    15f4:	2000      	movs	r0, #0
    15f6:	e7e9      	b.n	15cc <can_async_init+0xc>
    15f8:	0000706c 	.word	0x0000706c
    15fc:	000023ad 	.word	0x000023ad
    1600:	00002789 	.word	0x00002789
    1604:	000015a1 	.word	0x000015a1
    1608:	000015ab 	.word	0x000015ab
    160c:	000015b5 	.word	0x000015b5

00001610 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    1610:	b538      	push	{r3, r4, r5, lr}
    1612:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1614:	4605      	mov	r5, r0
    1616:	b160      	cbz	r0, 1632 <crc_sync_init+0x22>
    1618:	b149      	cbz	r1, 162e <crc_sync_init+0x1e>
    161a:	2001      	movs	r0, #1
    161c:	222b      	movs	r2, #43	; 0x2b
    161e:	4906      	ldr	r1, [pc, #24]	; (1638 <crc_sync_init+0x28>)
    1620:	4b06      	ldr	r3, [pc, #24]	; (163c <crc_sync_init+0x2c>)
    1622:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    1624:	4621      	mov	r1, r4
    1626:	4628      	mov	r0, r5
    1628:	4b05      	ldr	r3, [pc, #20]	; (1640 <crc_sync_init+0x30>)
    162a:	4798      	blx	r3
}
    162c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    162e:	2000      	movs	r0, #0
    1630:	e7f4      	b.n	161c <crc_sync_init+0xc>
    1632:	2000      	movs	r0, #0
    1634:	e7f2      	b.n	161c <crc_sync_init+0xc>
    1636:	bf00      	nop
    1638:	00007088 	.word	0x00007088
    163c:	000023ad 	.word	0x000023ad
    1640:	00002969 	.word	0x00002969

00001644 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    1644:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    1646:	4b02      	ldr	r3, [pc, #8]	; (1650 <delay_init+0xc>)
    1648:	6018      	str	r0, [r3, #0]
    164a:	4b02      	ldr	r3, [pc, #8]	; (1654 <delay_init+0x10>)
    164c:	4798      	blx	r3
    164e:	bd08      	pop	{r3, pc}
    1650:	2000050c 	.word	0x2000050c
    1654:	00003e01 	.word	0x00003e01

00001658 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    1658:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    165a:	4b04      	ldr	r3, [pc, #16]	; (166c <delay_ms+0x14>)
    165c:	681c      	ldr	r4, [r3, #0]
    165e:	4b04      	ldr	r3, [pc, #16]	; (1670 <delay_ms+0x18>)
    1660:	4798      	blx	r3
    1662:	4601      	mov	r1, r0
    1664:	4620      	mov	r0, r4
    1666:	4b03      	ldr	r3, [pc, #12]	; (1674 <delay_ms+0x1c>)
    1668:	4798      	blx	r3
    166a:	bd10      	pop	{r4, pc}
    166c:	2000050c 	.word	0x2000050c
    1670:	00002919 	.word	0x00002919
    1674:	00003e0d 	.word	0x00003e0d

00001678 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    1678:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
    167a:	2502      	movs	r5, #2
    167c:	2400      	movs	r4, #0

	while (upper >= lower) {
    167e:	e007      	b.n	1690 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
    1680:	4a0d      	ldr	r2, [pc, #52]	; (16b8 <process_ext_irq+0x40>)
    1682:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    1686:	b1b3      	cbz	r3, 16b6 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
    1688:	4798      	blx	r3
    168a:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
    168c:	3a01      	subs	r2, #1
    168e:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
    1690:	42ac      	cmp	r4, r5
    1692:	d810      	bhi.n	16b6 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
    1694:	192b      	adds	r3, r5, r4
    1696:	105b      	asrs	r3, r3, #1
    1698:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
    169a:	2a01      	cmp	r2, #1
    169c:	d80b      	bhi.n	16b6 <process_ext_irq+0x3e>
    169e:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
    16a0:	4905      	ldr	r1, [pc, #20]	; (16b8 <process_ext_irq+0x40>)
    16a2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    16a6:	6849      	ldr	r1, [r1, #4]
    16a8:	4281      	cmp	r1, r0
    16aa:	d0e9      	beq.n	1680 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
    16ac:	4281      	cmp	r1, r0
    16ae:	d2ed      	bcs.n	168c <process_ext_irq+0x14>
			lower = middle + 1;
    16b0:	3201      	adds	r2, #1
    16b2:	b2d4      	uxtb	r4, r2
    16b4:	e7ec      	b.n	1690 <process_ext_irq+0x18>
    16b6:	bd38      	pop	{r3, r4, r5, pc}
    16b8:	20000510 	.word	0x20000510

000016bc <ext_irq_init>:
{
    16bc:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    16be:	2300      	movs	r3, #0
    16c0:	e00a      	b.n	16d8 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
    16c2:	4a08      	ldr	r2, [pc, #32]	; (16e4 <ext_irq_init+0x28>)
    16c4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    16c8:	f04f 30ff 	mov.w	r0, #4294967295
    16cc:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
    16ce:	2100      	movs	r1, #0
    16d0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    16d4:	3301      	adds	r3, #1
    16d6:	b29b      	uxth	r3, r3
    16d8:	2b01      	cmp	r3, #1
    16da:	d9f2      	bls.n	16c2 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
    16dc:	4802      	ldr	r0, [pc, #8]	; (16e8 <ext_irq_init+0x2c>)
    16de:	4b03      	ldr	r3, [pc, #12]	; (16ec <ext_irq_init+0x30>)
    16e0:	4798      	blx	r3
}
    16e2:	bd08      	pop	{r3, pc}
    16e4:	20000510 	.word	0x20000510
    16e8:	00001679 	.word	0x00001679
    16ec:	00002a35 	.word	0x00002a35

000016f0 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    16f0:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    16f2:	6943      	ldr	r3, [r0, #20]
    16f4:	b103      	cbz	r3, 16f8 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    16f6:	4798      	blx	r3
    16f8:	bd08      	pop	{r3, pc}

000016fa <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    16fa:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    16fc:	6983      	ldr	r3, [r0, #24]
    16fe:	b103      	cbz	r3, 1702 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    1700:	4798      	blx	r3
    1702:	bd08      	pop	{r3, pc}

00001704 <flash_init>:
{
    1704:	b538      	push	{r3, r4, r5, lr}
    1706:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    1708:	4604      	mov	r4, r0
    170a:	b198      	cbz	r0, 1734 <flash_init+0x30>
    170c:	b181      	cbz	r1, 1730 <flash_init+0x2c>
    170e:	2001      	movs	r0, #1
    1710:	2238      	movs	r2, #56	; 0x38
    1712:	4909      	ldr	r1, [pc, #36]	; (1738 <flash_init+0x34>)
    1714:	4b09      	ldr	r3, [pc, #36]	; (173c <flash_init+0x38>)
    1716:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    1718:	4629      	mov	r1, r5
    171a:	4620      	mov	r0, r4
    171c:	4b08      	ldr	r3, [pc, #32]	; (1740 <flash_init+0x3c>)
    171e:	4798      	blx	r3
	if (rc) {
    1720:	4603      	mov	r3, r0
    1722:	b918      	cbnz	r0, 172c <flash_init+0x28>
	flash->dev.flash_cb.ready_cb = flash_ready;
    1724:	4a07      	ldr	r2, [pc, #28]	; (1744 <flash_init+0x40>)
    1726:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    1728:	4a07      	ldr	r2, [pc, #28]	; (1748 <flash_init+0x44>)
    172a:	6062      	str	r2, [r4, #4]
}
    172c:	4618      	mov	r0, r3
    172e:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(flash && hw);
    1730:	2000      	movs	r0, #0
    1732:	e7ed      	b.n	1710 <flash_init+0xc>
    1734:	2000      	movs	r0, #0
    1736:	e7eb      	b.n	1710 <flash_init+0xc>
    1738:	000070a4 	.word	0x000070a4
    173c:	000023ad 	.word	0x000023ad
    1740:	00002ba1 	.word	0x00002ba1
    1744:	000016f1 	.word	0x000016f1
    1748:	000016fb 	.word	0x000016fb

0000174c <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
    174c:	b510      	push	{r4, lr}
    174e:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
    1750:	8903      	ldrh	r3, [r0, #8]
    1752:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    1756:	4614      	mov	r4, r2
    1758:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    175a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    175e:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    1762:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1764:	a901      	add	r1, sp, #4
    1766:	3814      	subs	r0, #20
    1768:	4b03      	ldr	r3, [pc, #12]	; (1778 <i2c_m_sync_write+0x2c>)
    176a:	4798      	blx	r3

	if (ret) {
    176c:	b910      	cbnz	r0, 1774 <i2c_m_sync_write+0x28>
		return ret;
	}

	return n;
}
    176e:	4620      	mov	r0, r4
    1770:	b004      	add	sp, #16
    1772:	bd10      	pop	{r4, pc}
		return ret;
    1774:	4604      	mov	r4, r0
    1776:	e7fa      	b.n	176e <i2c_m_sync_write+0x22>
    1778:	000037ed 	.word	0x000037ed

0000177c <i2c_m_sync_read>:
{
    177c:	b510      	push	{r4, lr}
    177e:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
    1780:	8903      	ldrh	r3, [r0, #8]
    1782:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    1786:	4614      	mov	r4, r2
    1788:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    178a:	f248 0301 	movw	r3, #32769	; 0x8001
    178e:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    1792:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1794:	a901      	add	r1, sp, #4
    1796:	3814      	subs	r0, #20
    1798:	4b03      	ldr	r3, [pc, #12]	; (17a8 <i2c_m_sync_read+0x2c>)
    179a:	4798      	blx	r3
	if (ret) {
    179c:	b910      	cbnz	r0, 17a4 <i2c_m_sync_read+0x28>
}
    179e:	4620      	mov	r0, r4
    17a0:	b004      	add	sp, #16
    17a2:	bd10      	pop	{r4, pc}
		return ret;
    17a4:	4604      	mov	r4, r0
    17a6:	e7fa      	b.n	179e <i2c_m_sync_read+0x22>
    17a8:	000037ed 	.word	0x000037ed

000017ac <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
    17ac:	b538      	push	{r3, r4, r5, lr}
    17ae:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    17b0:	4604      	mov	r4, r0
    17b2:	225e      	movs	r2, #94	; 0x5e
    17b4:	4908      	ldr	r1, [pc, #32]	; (17d8 <i2c_m_sync_init+0x2c>)
    17b6:	3000      	adds	r0, #0
    17b8:	bf18      	it	ne
    17ba:	2001      	movne	r0, #1
    17bc:	4b07      	ldr	r3, [pc, #28]	; (17dc <i2c_m_sync_init+0x30>)
    17be:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
    17c0:	4629      	mov	r1, r5
    17c2:	4620      	mov	r0, r4
    17c4:	4b06      	ldr	r3, [pc, #24]	; (17e0 <i2c_m_sync_init+0x34>)
    17c6:	4798      	blx	r3
	if (init_status) {
    17c8:	4603      	mov	r3, r0
    17ca:	b918      	cbnz	r0, 17d4 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
    17cc:	4a05      	ldr	r2, [pc, #20]	; (17e4 <i2c_m_sync_init+0x38>)
    17ce:	61a2      	str	r2, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
    17d0:	4a05      	ldr	r2, [pc, #20]	; (17e8 <i2c_m_sync_init+0x3c>)
    17d2:	6162      	str	r2, [r4, #20]

	return ERR_NONE;
}
    17d4:	4618      	mov	r0, r3
    17d6:	bd38      	pop	{r3, r4, r5, pc}
    17d8:	000070bc 	.word	0x000070bc
    17dc:	000023ad 	.word	0x000023ad
    17e0:	00003745 	.word	0x00003745
    17e4:	0000177d 	.word	0x0000177d
    17e8:	0000174d 	.word	0x0000174d

000017ec <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
    17ec:	b508      	push	{r3, lr}
	return _i2c_m_sync_enable(&i2c->device);
    17ee:	4b01      	ldr	r3, [pc, #4]	; (17f4 <i2c_m_sync_enable+0x8>)
    17f0:	4798      	blx	r3
}
    17f2:	bd08      	pop	{r3, pc}
    17f4:	00003775 	.word	0x00003775

000017f8 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
    17f8:	f3c1 0109 	ubfx	r1, r1, #0, #10
    17fc:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    1800:	430a      	orrs	r2, r1
    1802:	8382      	strh	r2, [r0, #28]
}
    1804:	4610      	mov	r0, r2
    1806:	4770      	bx	lr

00001808 <i2c_m_sync_cmd_read>:

/**
 * \brief Sync version of i2c read command
 */
int32_t i2c_m_sync_cmd_read(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
    1808:	b570      	push	{r4, r5, r6, lr}
    180a:	b086      	sub	sp, #24
    180c:	4604      	mov	r4, r0
    180e:	4616      	mov	r6, r2
    1810:	461d      	mov	r5, r3
    1812:	f88d 1007 	strb.w	r1, [sp, #7]
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
    1816:	8b83      	ldrh	r3, [r0, #28]
    1818:	f8ad 300c 	strh.w	r3, [sp, #12]
	msg.len    = 1;
    181c:	2301      	movs	r3, #1
    181e:	9304      	str	r3, [sp, #16]
	msg.flags  = 0;
    1820:	2300      	movs	r3, #0
    1822:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = &reg;
    1826:	f10d 0307 	add.w	r3, sp, #7
    182a:	9305      	str	r3, [sp, #20]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    182c:	a903      	add	r1, sp, #12
    182e:	4b09      	ldr	r3, [pc, #36]	; (1854 <i2c_m_sync_cmd_read+0x4c>)
    1830:	4798      	blx	r3

	if (ret != 0) {
    1832:	4603      	mov	r3, r0
    1834:	b110      	cbz	r0, 183c <i2c_m_sync_cmd_read+0x34>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
    1836:	4618      	mov	r0, r3
    1838:	b006      	add	sp, #24
    183a:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    183c:	f248 0301 	movw	r3, #32769	; 0x8001
    1840:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = buffer;
    1844:	9605      	str	r6, [sp, #20]
	msg.len    = length;
    1846:	9504      	str	r5, [sp, #16]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1848:	a903      	add	r1, sp, #12
    184a:	4620      	mov	r0, r4
    184c:	4b01      	ldr	r3, [pc, #4]	; (1854 <i2c_m_sync_cmd_read+0x4c>)
    184e:	4798      	blx	r3
    1850:	4603      	mov	r3, r0
    1852:	e7f0      	b.n	1836 <i2c_m_sync_cmd_read+0x2e>
    1854:	000037ed 	.word	0x000037ed

00001858 <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
    1858:	3014      	adds	r0, #20
    185a:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
    185c:	2000      	movs	r0, #0
    185e:	4770      	bx	lr

00001860 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    1860:	b570      	push	{r4, r5, r6, lr}
    1862:	460d      	mov	r5, r1
    1864:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    1866:	4604      	mov	r4, r0
    1868:	b168      	cbz	r0, 1886 <io_write+0x26>
    186a:	b151      	cbz	r1, 1882 <io_write+0x22>
    186c:	2001      	movs	r0, #1
    186e:	2234      	movs	r2, #52	; 0x34
    1870:	4906      	ldr	r1, [pc, #24]	; (188c <io_write+0x2c>)
    1872:	4b07      	ldr	r3, [pc, #28]	; (1890 <io_write+0x30>)
    1874:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    1876:	6823      	ldr	r3, [r4, #0]
    1878:	4632      	mov	r2, r6
    187a:	4629      	mov	r1, r5
    187c:	4620      	mov	r0, r4
    187e:	4798      	blx	r3
}
    1880:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    1882:	2000      	movs	r0, #0
    1884:	e7f3      	b.n	186e <io_write+0xe>
    1886:	2000      	movs	r0, #0
    1888:	e7f1      	b.n	186e <io_write+0xe>
    188a:	bf00      	nop
    188c:	000070d8 	.word	0x000070d8
    1890:	000023ad 	.word	0x000023ad

00001894 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1894:	b570      	push	{r4, r5, r6, lr}
    1896:	460d      	mov	r5, r1
    1898:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    189a:	4604      	mov	r4, r0
    189c:	b168      	cbz	r0, 18ba <io_read+0x26>
    189e:	b151      	cbz	r1, 18b6 <io_read+0x22>
    18a0:	2001      	movs	r0, #1
    18a2:	223d      	movs	r2, #61	; 0x3d
    18a4:	4906      	ldr	r1, [pc, #24]	; (18c0 <io_read+0x2c>)
    18a6:	4b07      	ldr	r3, [pc, #28]	; (18c4 <io_read+0x30>)
    18a8:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    18aa:	6863      	ldr	r3, [r4, #4]
    18ac:	4632      	mov	r2, r6
    18ae:	4629      	mov	r1, r5
    18b0:	4620      	mov	r0, r4
    18b2:	4798      	blx	r3
}
    18b4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    18b6:	2000      	movs	r0, #0
    18b8:	e7f3      	b.n	18a2 <io_read+0xe>
    18ba:	2000      	movs	r0, #0
    18bc:	e7f1      	b.n	18a2 <io_read+0xe>
    18be:	bf00      	nop
    18c0:	000070d8 	.word	0x000070d8
    18c4:	000023ad 	.word	0x000023ad

000018c8 <sleep>:
 * \retval -1 The requested sleep mode was invalid or not available
 * \retval  0 The operation completed successfully, returned after leaving the
 *            sleep
 */
int sleep(const uint8_t mode)
{
    18c8:	b508      	push	{r3, lr}
	if (ERR_NONE != _set_sleep_mode(mode))
    18ca:	4b05      	ldr	r3, [pc, #20]	; (18e0 <sleep+0x18>)
    18cc:	4798      	blx	r3
    18ce:	b918      	cbnz	r0, 18d8 <sleep+0x10>
		return ERR_INVALID_ARG;

	_go_to_sleep();
    18d0:	4b04      	ldr	r3, [pc, #16]	; (18e4 <sleep+0x1c>)
    18d2:	4798      	blx	r3

	return ERR_NONE;
    18d4:	2000      	movs	r0, #0
    18d6:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    18d8:	f06f 000c 	mvn.w	r0, #12
}
    18dc:	bd08      	pop	{r3, pc}
    18de:	bf00      	nop
    18e0:	00002d69 	.word	0x00002d69
    18e4:	00002911 	.word	0x00002911

000018e8 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
    18e8:	b538      	push	{r3, r4, r5, lr}
    18ea:	460d      	mov	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
    18ec:	4604      	mov	r4, r0
    18ee:	b1c0      	cbz	r0, 1922 <spi_m_sync_init+0x3a>
    18f0:	b1a9      	cbz	r1, 191e <spi_m_sync_init+0x36>
    18f2:	2001      	movs	r0, #1
    18f4:	2240      	movs	r2, #64	; 0x40
    18f6:	490c      	ldr	r1, [pc, #48]	; (1928 <spi_m_sync_init+0x40>)
    18f8:	4b0c      	ldr	r3, [pc, #48]	; (192c <spi_m_sync_init+0x44>)
    18fa:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    18fc:	4620      	mov	r0, r4
    18fe:	f840 5f04 	str.w	r5, [r0, #4]!
	rc            = _spi_m_sync_init(&spi->dev, hw);
    1902:	4629      	mov	r1, r5
    1904:	4b0a      	ldr	r3, [pc, #40]	; (1930 <spi_m_sync_init+0x48>)
    1906:	4798      	blx	r3

	if (rc < 0) {
    1908:	2800      	cmp	r0, #0
    190a:	db07      	blt.n	191c <spi_m_sync_init+0x34>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
    190c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1910:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
    1912:	4b08      	ldr	r3, [pc, #32]	; (1934 <spi_m_sync_init+0x4c>)
    1914:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
    1916:	4b08      	ldr	r3, [pc, #32]	; (1938 <spi_m_sync_init+0x50>)
    1918:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
    191a:	2000      	movs	r0, #0
}
    191c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && hw);
    191e:	2000      	movs	r0, #0
    1920:	e7e8      	b.n	18f4 <spi_m_sync_init+0xc>
    1922:	2000      	movs	r0, #0
    1924:	e7e6      	b.n	18f4 <spi_m_sync_init+0xc>
    1926:	bf00      	nop
    1928:	000070ec 	.word	0x000070ec
    192c:	000023ad 	.word	0x000023ad
    1930:	00003b3d 	.word	0x00003b3d
    1934:	000019e5 	.word	0x000019e5
    1938:	000019a9 	.word	0x000019a9

0000193c <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
    193c:	b510      	push	{r4, lr}
	ASSERT(spi);
    193e:	4604      	mov	r4, r0
    1940:	2257      	movs	r2, #87	; 0x57
    1942:	4905      	ldr	r1, [pc, #20]	; (1958 <spi_m_sync_enable+0x1c>)
    1944:	3000      	adds	r0, #0
    1946:	bf18      	it	ne
    1948:	2001      	movne	r0, #1
    194a:	4b04      	ldr	r3, [pc, #16]	; (195c <spi_m_sync_enable+0x20>)
    194c:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
    194e:	1d20      	adds	r0, r4, #4
    1950:	4b03      	ldr	r3, [pc, #12]	; (1960 <spi_m_sync_enable+0x24>)
    1952:	4798      	blx	r3
    1954:	bd10      	pop	{r4, pc}
    1956:	bf00      	nop
    1958:	000070ec 	.word	0x000070ec
    195c:	000023ad 	.word	0x000023ad
    1960:	00003cb9 	.word	0x00003cb9

00001964 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
    1964:	b530      	push	{r4, r5, lr}
    1966:	b085      	sub	sp, #20
    1968:	460c      	mov	r4, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
    196a:	4605      	mov	r5, r0
    196c:	b198      	cbz	r0, 1996 <spi_m_sync_transfer+0x32>
    196e:	b181      	cbz	r1, 1992 <spi_m_sync_transfer+0x2e>
    1970:	2001      	movs	r0, #1
    1972:	22b3      	movs	r2, #179	; 0xb3
    1974:	4909      	ldr	r1, [pc, #36]	; (199c <spi_m_sync_transfer+0x38>)
    1976:	4b0a      	ldr	r3, [pc, #40]	; (19a0 <spi_m_sync_transfer+0x3c>)
    1978:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
    197a:	6823      	ldr	r3, [r4, #0]
    197c:	9301      	str	r3, [sp, #4]
	msg.rxbuf = p_xfer->rxbuf;
    197e:	6863      	ldr	r3, [r4, #4]
    1980:	9302      	str	r3, [sp, #8]
	msg.size  = p_xfer->size;
    1982:	68a3      	ldr	r3, [r4, #8]
    1984:	9303      	str	r3, [sp, #12]
	return _spi_m_sync_trans(&spi->dev, &msg);
    1986:	a901      	add	r1, sp, #4
    1988:	1d28      	adds	r0, r5, #4
    198a:	4b06      	ldr	r3, [pc, #24]	; (19a4 <spi_m_sync_transfer+0x40>)
    198c:	4798      	blx	r3
}
    198e:	b005      	add	sp, #20
    1990:	bd30      	pop	{r4, r5, pc}
	ASSERT(spi && p_xfer);
    1992:	2000      	movs	r0, #0
    1994:	e7ed      	b.n	1972 <spi_m_sync_transfer+0xe>
    1996:	2000      	movs	r0, #0
    1998:	e7eb      	b.n	1972 <spi_m_sync_transfer+0xe>
    199a:	bf00      	nop
    199c:	000070ec 	.word	0x000070ec
    19a0:	000023ad 	.word	0x000023ad
    19a4:	00003ced 	.word	0x00003ced

000019a8 <_spi_m_sync_io_write>:
{
    19a8:	b570      	push	{r4, r5, r6, lr}
    19aa:	b084      	sub	sp, #16
    19ac:	460e      	mov	r6, r1
    19ae:	4615      	mov	r5, r2
	ASSERT(io);
    19b0:	4604      	mov	r4, r0
    19b2:	22a3      	movs	r2, #163	; 0xa3
    19b4:	4908      	ldr	r1, [pc, #32]	; (19d8 <_spi_m_sync_io_write+0x30>)
    19b6:	3000      	adds	r0, #0
    19b8:	bf18      	it	ne
    19ba:	2001      	movne	r0, #1
    19bc:	4b07      	ldr	r3, [pc, #28]	; (19dc <_spi_m_sync_io_write+0x34>)
    19be:	4798      	blx	r3
	xfer.rxbuf = 0;
    19c0:	2300      	movs	r3, #0
    19c2:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
    19c4:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
    19c6:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    19c8:	a901      	add	r1, sp, #4
    19ca:	f1a4 000c 	sub.w	r0, r4, #12
    19ce:	4b04      	ldr	r3, [pc, #16]	; (19e0 <_spi_m_sync_io_write+0x38>)
    19d0:	4798      	blx	r3
}
    19d2:	b004      	add	sp, #16
    19d4:	bd70      	pop	{r4, r5, r6, pc}
    19d6:	bf00      	nop
    19d8:	000070ec 	.word	0x000070ec
    19dc:	000023ad 	.word	0x000023ad
    19e0:	00001965 	.word	0x00001965

000019e4 <_spi_m_sync_io_read>:
{
    19e4:	b570      	push	{r4, r5, r6, lr}
    19e6:	b084      	sub	sp, #16
    19e8:	460e      	mov	r6, r1
    19ea:	4615      	mov	r5, r2
	ASSERT(io);
    19ec:	4604      	mov	r4, r0
    19ee:	2287      	movs	r2, #135	; 0x87
    19f0:	4908      	ldr	r1, [pc, #32]	; (1a14 <_spi_m_sync_io_read+0x30>)
    19f2:	3000      	adds	r0, #0
    19f4:	bf18      	it	ne
    19f6:	2001      	movne	r0, #1
    19f8:	4b07      	ldr	r3, [pc, #28]	; (1a18 <_spi_m_sync_io_read+0x34>)
    19fa:	4798      	blx	r3
	xfer.rxbuf = buf;
    19fc:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
    19fe:	2300      	movs	r3, #0
    1a00:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
    1a02:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    1a04:	a901      	add	r1, sp, #4
    1a06:	f1a4 000c 	sub.w	r0, r4, #12
    1a0a:	4b04      	ldr	r3, [pc, #16]	; (1a1c <_spi_m_sync_io_read+0x38>)
    1a0c:	4798      	blx	r3
}
    1a0e:	b004      	add	sp, #16
    1a10:	bd70      	pop	{r4, r5, r6, pc}
    1a12:	bf00      	nop
    1a14:	000070ec 	.word	0x000070ec
    1a18:	000023ad 	.word	0x000023ad
    1a1c:	00001965 	.word	0x00001965

00001a20 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
    1a20:	b538      	push	{r3, r4, r5, lr}
    1a22:	460d      	mov	r5, r1
	ASSERT(spi && io);
    1a24:	4604      	mov	r4, r0
    1a26:	b158      	cbz	r0, 1a40 <spi_m_sync_get_io_descriptor+0x20>
    1a28:	b141      	cbz	r1, 1a3c <spi_m_sync_get_io_descriptor+0x1c>
    1a2a:	2001      	movs	r0, #1
    1a2c:	22bd      	movs	r2, #189	; 0xbd
    1a2e:	4905      	ldr	r1, [pc, #20]	; (1a44 <spi_m_sync_get_io_descriptor+0x24>)
    1a30:	4b05      	ldr	r3, [pc, #20]	; (1a48 <spi_m_sync_get_io_descriptor+0x28>)
    1a32:	4798      	blx	r3
	*io = &spi->io;
    1a34:	340c      	adds	r4, #12
    1a36:	602c      	str	r4, [r5, #0]
	return 0;
}
    1a38:	2000      	movs	r0, #0
    1a3a:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && io);
    1a3c:	2000      	movs	r0, #0
    1a3e:	e7f5      	b.n	1a2c <spi_m_sync_get_io_descriptor+0xc>
    1a40:	2000      	movs	r0, #0
    1a42:	e7f3      	b.n	1a2c <spi_m_sync_get_io_descriptor+0xc>
    1a44:	000070ec 	.word	0x000070ec
    1a48:	000023ad 	.word	0x000023ad

00001a4c <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a4e:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    1a50:	b117      	cbz	r7, 1a58 <timer_add_timer_task+0xc>
    1a52:	463c      	mov	r4, r7
    1a54:	2600      	movs	r6, #0
    1a56:	e00b      	b.n	1a70 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
    1a58:	4b0e      	ldr	r3, [pc, #56]	; (1a94 <timer_add_timer_task+0x48>)
    1a5a:	4798      	blx	r3
		return;
    1a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1a5e:	68a5      	ldr	r5, [r4, #8]
    1a60:	442b      	add	r3, r5
    1a62:	1a9b      	subs	r3, r3, r2
    1a64:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
    1a66:	688d      	ldr	r5, [r1, #8]
    1a68:	42ab      	cmp	r3, r5
    1a6a:	d209      	bcs.n	1a80 <timer_add_timer_task+0x34>
			break;
		prev = it;
    1a6c:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1a6e:	6824      	ldr	r4, [r4, #0]
    1a70:	b134      	cbz	r4, 1a80 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
    1a72:	6863      	ldr	r3, [r4, #4]
    1a74:	4293      	cmp	r3, r2
    1a76:	d8f2      	bhi.n	1a5e <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
    1a78:	68a5      	ldr	r5, [r4, #8]
    1a7a:	1a9b      	subs	r3, r3, r2
    1a7c:	442b      	add	r3, r5
    1a7e:	e7f2      	b.n	1a66 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
    1a80:	42bc      	cmp	r4, r7
    1a82:	d003      	beq.n	1a8c <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    1a84:	4630      	mov	r0, r6
    1a86:	4b04      	ldr	r3, [pc, #16]	; (1a98 <timer_add_timer_task+0x4c>)
    1a88:	4798      	blx	r3
    1a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    1a8c:	4b01      	ldr	r3, [pc, #4]	; (1a94 <timer_add_timer_task+0x48>)
    1a8e:	4798      	blx	r3
    1a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a92:	bf00      	nop
    1a94:	000023c9 	.word	0x000023c9
    1a98:	000023f5 	.word	0x000023f5

00001a9c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    1a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a9e:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    1aa0:	6906      	ldr	r6, [r0, #16]
    1aa2:	3601      	adds	r6, #1
    1aa4:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1aa6:	7e03      	ldrb	r3, [r0, #24]
    1aa8:	f013 0f01 	tst.w	r3, #1
    1aac:	d105      	bne.n	1aba <timer_process_counted+0x1e>
    1aae:	7e03      	ldrb	r3, [r0, #24]
    1ab0:	f013 0f02 	tst.w	r3, #2
    1ab4:	d101      	bne.n	1aba <timer_process_counted+0x1e>
    1ab6:	4605      	mov	r5, r0
    1ab8:	e009      	b.n	1ace <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    1aba:	7e03      	ldrb	r3, [r0, #24]
    1abc:	f043 0302 	orr.w	r3, r3, #2
    1ac0:	7603      	strb	r3, [r0, #24]
		return;
    1ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ac4:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1ac6:	68e3      	ldr	r3, [r4, #12]
    1ac8:	4620      	mov	r0, r4
    1aca:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1acc:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
    1ace:	b19c      	cbz	r4, 1af8 <timer_process_counted+0x5c>
    1ad0:	6863      	ldr	r3, [r4, #4]
    1ad2:	1af3      	subs	r3, r6, r3
    1ad4:	68a2      	ldr	r2, [r4, #8]
    1ad6:	4293      	cmp	r3, r2
    1ad8:	d30e      	bcc.n	1af8 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
    1ada:	f105 0714 	add.w	r7, r5, #20
    1ade:	4638      	mov	r0, r7
    1ae0:	4b06      	ldr	r3, [pc, #24]	; (1afc <timer_process_counted+0x60>)
    1ae2:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1ae4:	7c23      	ldrb	r3, [r4, #16]
    1ae6:	2b01      	cmp	r3, #1
    1ae8:	d1ec      	bne.n	1ac4 <timer_process_counted+0x28>
			tmp->time_label = time;
    1aea:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1aec:	4632      	mov	r2, r6
    1aee:	4621      	mov	r1, r4
    1af0:	4638      	mov	r0, r7
    1af2:	4b03      	ldr	r3, [pc, #12]	; (1b00 <timer_process_counted+0x64>)
    1af4:	4798      	blx	r3
    1af6:	e7e5      	b.n	1ac4 <timer_process_counted+0x28>
    1af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1afa:	bf00      	nop
    1afc:	0000243d 	.word	0x0000243d
    1b00:	00001a4d 	.word	0x00001a4d

00001b04 <timer_init>:
{
    1b04:	b538      	push	{r3, r4, r5, lr}
    1b06:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1b08:	4604      	mov	r4, r0
    1b0a:	b180      	cbz	r0, 1b2e <timer_init+0x2a>
    1b0c:	b169      	cbz	r1, 1b2a <timer_init+0x26>
    1b0e:	2001      	movs	r0, #1
    1b10:	223b      	movs	r2, #59	; 0x3b
    1b12:	4908      	ldr	r1, [pc, #32]	; (1b34 <timer_init+0x30>)
    1b14:	4b08      	ldr	r3, [pc, #32]	; (1b38 <timer_init+0x34>)
    1b16:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    1b18:	4629      	mov	r1, r5
    1b1a:	4620      	mov	r0, r4
    1b1c:	4b07      	ldr	r3, [pc, #28]	; (1b3c <timer_init+0x38>)
    1b1e:	4798      	blx	r3
	descr->time                           = 0;
    1b20:	2000      	movs	r0, #0
    1b22:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1b24:	4b06      	ldr	r3, [pc, #24]	; (1b40 <timer_init+0x3c>)
    1b26:	6023      	str	r3, [r4, #0]
}
    1b28:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1b2a:	2000      	movs	r0, #0
    1b2c:	e7f0      	b.n	1b10 <timer_init+0xc>
    1b2e:	2000      	movs	r0, #0
    1b30:	e7ee      	b.n	1b10 <timer_init+0xc>
    1b32:	bf00      	nop
    1b34:	00007108 	.word	0x00007108
    1b38:	000023ad 	.word	0x000023ad
    1b3c:	00003ef1 	.word	0x00003ef1
    1b40:	00001a9d 	.word	0x00001a9d

00001b44 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1b44:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1b46:	2300      	movs	r3, #0
    1b48:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    1b4a:	69c3      	ldr	r3, [r0, #28]
    1b4c:	b11b      	cbz	r3, 1b56 <usart_transmission_complete+0x12>
    1b4e:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    1b52:	4610      	mov	r0, r2
    1b54:	4798      	blx	r3
    1b56:	bd08      	pop	{r3, pc}

00001b58 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    1b58:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1b5a:	2300      	movs	r3, #0
    1b5c:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    1b5e:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1b60:	b11b      	cbz	r3, 1b6a <usart_error+0x12>
    1b62:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    1b66:	4610      	mov	r0, r2
    1b68:	4798      	blx	r3
    1b6a:	bd08      	pop	{r3, pc}

00001b6c <usart_fill_rx_buffer>:
{
    1b6c:	b538      	push	{r3, r4, r5, lr}
    1b6e:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1b70:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    1b74:	302c      	adds	r0, #44	; 0x2c
    1b76:	4b03      	ldr	r3, [pc, #12]	; (1b84 <usart_fill_rx_buffer+0x18>)
    1b78:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    1b7a:	6a23      	ldr	r3, [r4, #32]
    1b7c:	b10b      	cbz	r3, 1b82 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    1b7e:	4628      	mov	r0, r5
    1b80:	4798      	blx	r3
    1b82:	bd38      	pop	{r3, r4, r5, pc}
    1b84:	0000250d 	.word	0x0000250d

00001b88 <usart_async_write>:
{
    1b88:	b570      	push	{r4, r5, r6, lr}
    1b8a:	460e      	mov	r6, r1
    1b8c:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    1b8e:	4604      	mov	r4, r0
    1b90:	b1d8      	cbz	r0, 1bca <usart_async_write+0x42>
    1b92:	b1e1      	cbz	r1, 1bce <usart_async_write+0x46>
    1b94:	b9ea      	cbnz	r2, 1bd2 <usart_async_write+0x4a>
    1b96:	2000      	movs	r0, #0
    1b98:	f240 123b 	movw	r2, #315	; 0x13b
    1b9c:	490f      	ldr	r1, [pc, #60]	; (1bdc <usart_async_write+0x54>)
    1b9e:	4b10      	ldr	r3, [pc, #64]	; (1be0 <usart_async_write+0x58>)
    1ba0:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    1ba2:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    1ba6:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    1baa:	429a      	cmp	r2, r3
    1bac:	d113      	bne.n	1bd6 <usart_async_write+0x4e>
	descr->tx_buffer        = (uint8_t *)buf;
    1bae:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    1bb0:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    1bb4:	2300      	movs	r3, #0
    1bb6:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    1bba:	2301      	movs	r3, #1
    1bbc:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    1bbe:	f104 0008 	add.w	r0, r4, #8
    1bc2:	4b08      	ldr	r3, [pc, #32]	; (1be4 <usart_async_write+0x5c>)
    1bc4:	4798      	blx	r3
	return (int32_t)length;
    1bc6:	4628      	mov	r0, r5
    1bc8:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    1bca:	2000      	movs	r0, #0
    1bcc:	e7e4      	b.n	1b98 <usart_async_write+0x10>
    1bce:	2000      	movs	r0, #0
    1bd0:	e7e2      	b.n	1b98 <usart_async_write+0x10>
    1bd2:	2001      	movs	r0, #1
    1bd4:	e7e0      	b.n	1b98 <usart_async_write+0x10>
		return ERR_NO_RESOURCE;
    1bd6:	f06f 001b 	mvn.w	r0, #27
}
    1bda:	bd70      	pop	{r4, r5, r6, pc}
    1bdc:	00007120 	.word	0x00007120
    1be0:	000023ad 	.word	0x000023ad
    1be4:	000036c3 	.word	0x000036c3

00001be8 <usart_process_byte_sent>:
{
    1be8:	b510      	push	{r4, lr}
    1bea:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    1bec:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    1bee:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    1bf2:	4293      	cmp	r3, r2
    1bf4:	d009      	beq.n	1c0a <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    1bf6:	6c02      	ldr	r2, [r0, #64]	; 0x40
    1bf8:	1c59      	adds	r1, r3, #1
    1bfa:	8781      	strh	r1, [r0, #60]	; 0x3c
    1bfc:	5cd1      	ldrb	r1, [r2, r3]
    1bfe:	4b04      	ldr	r3, [pc, #16]	; (1c10 <usart_process_byte_sent+0x28>)
    1c00:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    1c02:	4620      	mov	r0, r4
    1c04:	4b03      	ldr	r3, [pc, #12]	; (1c14 <usart_process_byte_sent+0x2c>)
    1c06:	4798      	blx	r3
    1c08:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    1c0a:	4b03      	ldr	r3, [pc, #12]	; (1c18 <usart_process_byte_sent+0x30>)
    1c0c:	4798      	blx	r3
    1c0e:	bd10      	pop	{r4, pc}
    1c10:	000036bd 	.word	0x000036bd
    1c14:	000036c3 	.word	0x000036c3
    1c18:	000036cb 	.word	0x000036cb

00001c1c <usart_async_read>:
{
    1c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1c20:	b082      	sub	sp, #8
    1c22:	4688      	mov	r8, r1
    1c24:	4616      	mov	r6, r2
	ASSERT(descr && buf && length);
    1c26:	4605      	mov	r5, r0
    1c28:	b1a0      	cbz	r0, 1c54 <usart_async_read+0x38>
    1c2a:	b1a9      	cbz	r1, 1c58 <usart_async_read+0x3c>
    1c2c:	b9b2      	cbnz	r2, 1c5c <usart_async_read+0x40>
    1c2e:	2000      	movs	r0, #0
    1c30:	f44f 72ac 	mov.w	r2, #344	; 0x158
    1c34:	4912      	ldr	r1, [pc, #72]	; (1c80 <usart_async_read+0x64>)
    1c36:	4b13      	ldr	r3, [pc, #76]	; (1c84 <usart_async_read+0x68>)
    1c38:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    1c3a:	a801      	add	r0, sp, #4
    1c3c:	4b12      	ldr	r3, [pc, #72]	; (1c88 <usart_async_read+0x6c>)
    1c3e:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1c40:	3534      	adds	r5, #52	; 0x34
    1c42:	4628      	mov	r0, r5
    1c44:	4b11      	ldr	r3, [pc, #68]	; (1c8c <usart_async_read+0x70>)
    1c46:	4798      	blx	r3
    1c48:	4607      	mov	r7, r0
	CRITICAL_SECTION_LEAVE()
    1c4a:	a801      	add	r0, sp, #4
    1c4c:	4b10      	ldr	r3, [pc, #64]	; (1c90 <usart_async_read+0x74>)
    1c4e:	4798      	blx	r3
	uint16_t                       was_read = 0;
    1c50:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
    1c52:	e00b      	b.n	1c6c <usart_async_read+0x50>
	ASSERT(descr && buf && length);
    1c54:	2000      	movs	r0, #0
    1c56:	e7eb      	b.n	1c30 <usart_async_read+0x14>
    1c58:	2000      	movs	r0, #0
    1c5a:	e7e9      	b.n	1c30 <usart_async_read+0x14>
    1c5c:	2001      	movs	r0, #1
    1c5e:	e7e7      	b.n	1c30 <usart_async_read+0x14>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    1c60:	3401      	adds	r4, #1
    1c62:	b2a4      	uxth	r4, r4
    1c64:	4441      	add	r1, r8
    1c66:	4628      	mov	r0, r5
    1c68:	4b0a      	ldr	r3, [pc, #40]	; (1c94 <usart_async_read+0x78>)
    1c6a:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    1c6c:	4621      	mov	r1, r4
    1c6e:	42a7      	cmp	r7, r4
    1c70:	d901      	bls.n	1c76 <usart_async_read+0x5a>
    1c72:	42b4      	cmp	r4, r6
    1c74:	d3f4      	bcc.n	1c60 <usart_async_read+0x44>
}
    1c76:	4620      	mov	r0, r4
    1c78:	b002      	add	sp, #8
    1c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1c7e:	bf00      	nop
    1c80:	00007120 	.word	0x00007120
    1c84:	000023ad 	.word	0x000023ad
    1c88:	00000f31 	.word	0x00000f31
    1c8c:	0000254d 	.word	0x0000254d
    1c90:	00000f3f 	.word	0x00000f3f
    1c94:	000024c5 	.word	0x000024c5

00001c98 <usart_async_init>:
{
    1c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c9a:	460d      	mov	r5, r1
    1c9c:	4616      	mov	r6, r2
    1c9e:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1ca0:	4604      	mov	r4, r0
    1ca2:	b318      	cbz	r0, 1cec <usart_async_init+0x54>
    1ca4:	b321      	cbz	r1, 1cf0 <usart_async_init+0x58>
    1ca6:	b32a      	cbz	r2, 1cf4 <usart_async_init+0x5c>
    1ca8:	bb33      	cbnz	r3, 1cf8 <usart_async_init+0x60>
    1caa:	2000      	movs	r0, #0
    1cac:	223a      	movs	r2, #58	; 0x3a
    1cae:	4915      	ldr	r1, [pc, #84]	; (1d04 <usart_async_init+0x6c>)
    1cb0:	4b15      	ldr	r3, [pc, #84]	; (1d08 <usart_async_init+0x70>)
    1cb2:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    1cb4:	463a      	mov	r2, r7
    1cb6:	4631      	mov	r1, r6
    1cb8:	f104 0034 	add.w	r0, r4, #52	; 0x34
    1cbc:	4b13      	ldr	r3, [pc, #76]	; (1d0c <usart_async_init+0x74>)
    1cbe:	4798      	blx	r3
    1cc0:	b9e0      	cbnz	r0, 1cfc <usart_async_init+0x64>
	init_status = _usart_async_init(&descr->device, hw);
    1cc2:	4629      	mov	r1, r5
    1cc4:	f104 0008 	add.w	r0, r4, #8
    1cc8:	4b11      	ldr	r3, [pc, #68]	; (1d10 <usart_async_init+0x78>)
    1cca:	4798      	blx	r3
	if (init_status) {
    1ccc:	4603      	mov	r3, r0
    1cce:	b958      	cbnz	r0, 1ce8 <usart_async_init+0x50>
	descr->io.read  = usart_async_read;
    1cd0:	4a10      	ldr	r2, [pc, #64]	; (1d14 <usart_async_init+0x7c>)
    1cd2:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    1cd4:	4a10      	ldr	r2, [pc, #64]	; (1d18 <usart_async_init+0x80>)
    1cd6:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    1cd8:	4a10      	ldr	r2, [pc, #64]	; (1d1c <usart_async_init+0x84>)
    1cda:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    1cdc:	4a10      	ldr	r2, [pc, #64]	; (1d20 <usart_async_init+0x88>)
    1cde:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1ce0:	4a10      	ldr	r2, [pc, #64]	; (1d24 <usart_async_init+0x8c>)
    1ce2:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1ce4:	4a10      	ldr	r2, [pc, #64]	; (1d28 <usart_async_init+0x90>)
    1ce6:	6162      	str	r2, [r4, #20]
}
    1ce8:	4618      	mov	r0, r3
    1cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1cec:	2000      	movs	r0, #0
    1cee:	e7dd      	b.n	1cac <usart_async_init+0x14>
    1cf0:	2000      	movs	r0, #0
    1cf2:	e7db      	b.n	1cac <usart_async_init+0x14>
    1cf4:	2000      	movs	r0, #0
    1cf6:	e7d9      	b.n	1cac <usart_async_init+0x14>
    1cf8:	2001      	movs	r0, #1
    1cfa:	e7d7      	b.n	1cac <usart_async_init+0x14>
		return ERR_INVALID_ARG;
    1cfc:	f06f 030c 	mvn.w	r3, #12
    1d00:	e7f2      	b.n	1ce8 <usart_async_init+0x50>
    1d02:	bf00      	nop
    1d04:	00007120 	.word	0x00007120
    1d08:	000023ad 	.word	0x000023ad
    1d0c:	00002481 	.word	0x00002481
    1d10:	00003625 	.word	0x00003625
    1d14:	00001c1d 	.word	0x00001c1d
    1d18:	00001b89 	.word	0x00001b89
    1d1c:	00001be9 	.word	0x00001be9
    1d20:	00001b6d 	.word	0x00001b6d
    1d24:	00001b45 	.word	0x00001b45
    1d28:	00001b59 	.word	0x00001b59

00001d2c <usart_async_enable>:
{
    1d2c:	b510      	push	{r4, lr}
	ASSERT(descr);
    1d2e:	4604      	mov	r4, r0
    1d30:	2261      	movs	r2, #97	; 0x61
    1d32:	4906      	ldr	r1, [pc, #24]	; (1d4c <usart_async_enable+0x20>)
    1d34:	3000      	adds	r0, #0
    1d36:	bf18      	it	ne
    1d38:	2001      	movne	r0, #1
    1d3a:	4b05      	ldr	r3, [pc, #20]	; (1d50 <usart_async_enable+0x24>)
    1d3c:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    1d3e:	f104 0008 	add.w	r0, r4, #8
    1d42:	4b04      	ldr	r3, [pc, #16]	; (1d54 <usart_async_enable+0x28>)
    1d44:	4798      	blx	r3
}
    1d46:	2000      	movs	r0, #0
    1d48:	bd10      	pop	{r4, pc}
    1d4a:	bf00      	nop
    1d4c:	00007120 	.word	0x00007120
    1d50:	000023ad 	.word	0x000023ad
    1d54:	000036a9 	.word	0x000036a9

00001d58 <usart_async_get_io_descriptor>:
{
    1d58:	b538      	push	{r3, r4, r5, lr}
    1d5a:	460c      	mov	r4, r1
	ASSERT(descr && io);
    1d5c:	4605      	mov	r5, r0
    1d5e:	b150      	cbz	r0, 1d76 <usart_async_get_io_descriptor+0x1e>
    1d60:	b139      	cbz	r1, 1d72 <usart_async_get_io_descriptor+0x1a>
    1d62:	2001      	movs	r0, #1
    1d64:	2277      	movs	r2, #119	; 0x77
    1d66:	4905      	ldr	r1, [pc, #20]	; (1d7c <usart_async_get_io_descriptor+0x24>)
    1d68:	4b05      	ldr	r3, [pc, #20]	; (1d80 <usart_async_get_io_descriptor+0x28>)
    1d6a:	4798      	blx	r3
	*io = &descr->io;
    1d6c:	6025      	str	r5, [r4, #0]
}
    1d6e:	2000      	movs	r0, #0
    1d70:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && io);
    1d72:	2000      	movs	r0, #0
    1d74:	e7f6      	b.n	1d64 <usart_async_get_io_descriptor+0xc>
    1d76:	2000      	movs	r0, #0
    1d78:	e7f4      	b.n	1d64 <usart_async_get_io_descriptor+0xc>
    1d7a:	bf00      	nop
    1d7c:	00007120 	.word	0x00007120
    1d80:	000023ad 	.word	0x000023ad

00001d84 <usart_async_register_callback>:
{
    1d84:	b570      	push	{r4, r5, r6, lr}
    1d86:	460c      	mov	r4, r1
    1d88:	4616      	mov	r6, r2
	ASSERT(descr);
    1d8a:	4605      	mov	r5, r0
    1d8c:	2283      	movs	r2, #131	; 0x83
    1d8e:	4917      	ldr	r1, [pc, #92]	; (1dec <usart_async_register_callback+0x68>)
    1d90:	3000      	adds	r0, #0
    1d92:	bf18      	it	ne
    1d94:	2001      	movne	r0, #1
    1d96:	4b16      	ldr	r3, [pc, #88]	; (1df0 <usart_async_register_callback+0x6c>)
    1d98:	4798      	blx	r3
	switch (type) {
    1d9a:	2c01      	cmp	r4, #1
    1d9c:	d010      	beq.n	1dc0 <usart_async_register_callback+0x3c>
    1d9e:	b124      	cbz	r4, 1daa <usart_async_register_callback+0x26>
    1da0:	2c02      	cmp	r4, #2
    1da2:	d018      	beq.n	1dd6 <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    1da4:	f06f 000c 	mvn.w	r0, #12
}
    1da8:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    1daa:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    1dac:	1c32      	adds	r2, r6, #0
    1dae:	bf18      	it	ne
    1db0:	2201      	movne	r2, #1
    1db2:	2101      	movs	r1, #1
    1db4:	f105 0008 	add.w	r0, r5, #8
    1db8:	4b0e      	ldr	r3, [pc, #56]	; (1df4 <usart_async_register_callback+0x70>)
    1dba:	4798      	blx	r3
	return ERR_NONE;
    1dbc:	2000      	movs	r0, #0
		break;
    1dbe:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    1dc0:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    1dc2:	1c32      	adds	r2, r6, #0
    1dc4:	bf18      	it	ne
    1dc6:	2201      	movne	r2, #1
    1dc8:	2102      	movs	r1, #2
    1dca:	f105 0008 	add.w	r0, r5, #8
    1dce:	4b09      	ldr	r3, [pc, #36]	; (1df4 <usart_async_register_callback+0x70>)
    1dd0:	4798      	blx	r3
	return ERR_NONE;
    1dd2:	2000      	movs	r0, #0
		break;
    1dd4:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    1dd6:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    1dd8:	1c32      	adds	r2, r6, #0
    1dda:	bf18      	it	ne
    1ddc:	2201      	movne	r2, #1
    1dde:	2103      	movs	r1, #3
    1de0:	f105 0008 	add.w	r0, r5, #8
    1de4:	4b03      	ldr	r3, [pc, #12]	; (1df4 <usart_async_register_callback+0x70>)
    1de6:	4798      	blx	r3
	return ERR_NONE;
    1de8:	2000      	movs	r0, #0
		break;
    1dea:	bd70      	pop	{r4, r5, r6, pc}
    1dec:	00007120 	.word	0x00007120
    1df0:	000023ad 	.word	0x000023ad
    1df4:	000036d5 	.word	0x000036d5

00001df8 <_usb_d_find_ep>:
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1df8:	2300      	movs	r3, #0
    1dfa:	2b03      	cmp	r3, #3
    1dfc:	dc21      	bgt.n	1e42 <_usb_d_find_ep+0x4a>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1dfe:	4a13      	ldr	r2, [pc, #76]	; (1e4c <_usb_d_find_ep+0x54>)
    1e00:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1e04:	7851      	ldrb	r1, [r2, #1]
    1e06:	4281      	cmp	r1, r0
    1e08:	d01d      	beq.n	1e46 <_usb_d_find_ep+0x4e>
{
    1e0a:	b410      	push	{r4}
    1e0c:	e009      	b.n	1e22 <_usb_d_find_ep+0x2a>
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1e0e:	3301      	adds	r3, #1
    1e10:	b25b      	sxtb	r3, r3
    1e12:	2b03      	cmp	r3, #3
    1e14:	dc0f      	bgt.n	1e36 <_usb_d_find_ep+0x3e>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1e16:	4a0d      	ldr	r2, [pc, #52]	; (1e4c <_usb_d_find_ep+0x54>)
    1e18:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1e1c:	7851      	ldrb	r1, [r2, #1]
    1e1e:	4281      	cmp	r1, r0
    1e20:	d00b      	beq.n	1e3a <_usb_d_find_ep+0x42>
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    1e22:	015a      	lsls	r2, r3, #5
    1e24:	4c09      	ldr	r4, [pc, #36]	; (1e4c <_usb_d_find_ep+0x54>)
    1e26:	5ca2      	ldrb	r2, [r4, r2]
    1e28:	2a00      	cmp	r2, #0
    1e2a:	d1f0      	bne.n	1e0e <_usb_d_find_ep+0x16>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    1e2c:	f000 020f 	and.w	r2, r0, #15
    1e30:	428a      	cmp	r2, r1
    1e32:	d1ec      	bne.n	1e0e <_usb_d_find_ep+0x16>
    1e34:	e001      	b.n	1e3a <_usb_d_find_ep+0x42>
			return i;
		}
	}
	return -1;
    1e36:	f04f 33ff 	mov.w	r3, #4294967295
}
    1e3a:	4618      	mov	r0, r3
    1e3c:	f85d 4b04 	ldr.w	r4, [sp], #4
    1e40:	4770      	bx	lr
	return -1;
    1e42:	f04f 33ff 	mov.w	r3, #4294967295
}
    1e46:	4618      	mov	r0, r3
    1e48:	4770      	bx	lr
    1e4a:	bf00      	nop
    1e4c:	20000520 	.word	0x20000520

00001e50 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    1e50:	2000      	movs	r0, #0
    1e52:	4770      	bx	lr

00001e54 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    1e54:	b538      	push	{r3, r4, r5, lr}
    1e56:	4604      	mov	r4, r0
    1e58:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    1e5a:	4b09      	ldr	r3, [pc, #36]	; (1e80 <usb_d_cb_trans_more+0x2c>)
    1e5c:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    1e5e:	4b09      	ldr	r3, [pc, #36]	; (1e84 <usb_d_cb_trans_more+0x30>)
    1e60:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1e64:	789b      	ldrb	r3, [r3, #2]
    1e66:	2b03      	cmp	r3, #3
    1e68:	d001      	beq.n	1e6e <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    1e6a:	2000      	movs	r0, #0
}
    1e6c:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    1e6e:	4b05      	ldr	r3, [pc, #20]	; (1e84 <usb_d_cb_trans_more+0x30>)
    1e70:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    1e74:	6983      	ldr	r3, [r0, #24]
    1e76:	4629      	mov	r1, r5
    1e78:	4620      	mov	r0, r4
    1e7a:	4798      	blx	r3
    1e7c:	bd38      	pop	{r3, r4, r5, pc}
    1e7e:	bf00      	nop
    1e80:	00001df9 	.word	0x00001df9
    1e84:	20000520 	.word	0x20000520

00001e88 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    1e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1e8c:	b084      	sub	sp, #16
    1e8e:	4607      	mov	r7, r0
    1e90:	460d      	mov	r5, r1
    1e92:	4690      	mov	r8, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    1e94:	4b48      	ldr	r3, [pc, #288]	; (1fb8 <_usb_d_cb_trans_done+0x130>)
    1e96:	4798      	blx	r3
    1e98:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
    1e9a:	4e48      	ldr	r6, [pc, #288]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1e9c:	eb06 1640 	add.w	r6, r6, r0, lsl #5

	if (code == USB_TRANS_DONE) {
    1ea0:	2d00      	cmp	r5, #0
    1ea2:	d14f      	bne.n	1f44 <_usb_d_cb_trans_done+0xbc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    1ea4:	4a45      	ldr	r2, [pc, #276]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1ea6:	0143      	lsls	r3, r0, #5
    1ea8:	2000      	movs	r0, #0
    1eaa:	70f0      	strb	r0, [r6, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    1eac:	5cd3      	ldrb	r3, [r2, r3]
    1eae:	b17b      	cbz	r3, 1ed0 <_usb_d_cb_trans_done+0x48>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    1eb0:	4b42      	ldr	r3, [pc, #264]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1eb2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    1eb6:	2201      	movs	r2, #1
    1eb8:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    1eba:	4b40      	ldr	r3, [pc, #256]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1ebc:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    1ec0:	69e3      	ldr	r3, [r4, #28]
    1ec2:	4642      	mov	r2, r8
    1ec4:	78e1      	ldrb	r1, [r4, #3]
    1ec6:	4638      	mov	r0, r7
    1ec8:	4798      	blx	r3
}
    1eca:	b004      	add	sp, #16
    1ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t state   = ept->xfer.hdr.state;
    1ed0:	78b3      	ldrb	r3, [r6, #2]
    1ed2:	f996 400c 	ldrsb.w	r4, [r6, #12]
	if (state == USB_EP_S_X_DATA) {
    1ed6:	2b03      	cmp	r3, #3
    1ed8:	d008      	beq.n	1eec <_usb_d_cb_trans_done+0x64>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    1eda:	69f3      	ldr	r3, [r6, #28]
    1edc:	f106 020c 	add.w	r2, r6, #12
    1ee0:	2100      	movs	r1, #0
    1ee2:	7870      	ldrb	r0, [r6, #1]
    1ee4:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    1ee6:	2302      	movs	r3, #2
    1ee8:	70b3      	strb	r3, [r6, #2]
    1eea:	e7ee      	b.n	1eca <_usb_d_cb_trans_done+0x42>
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    1eec:	69f3      	ldr	r3, [r6, #28]
    1eee:	f106 020c 	add.w	r2, r6, #12
    1ef2:	2101      	movs	r1, #1
    1ef4:	7870      	ldrb	r0, [r6, #1]
    1ef6:	4798      	blx	r3
		if (err) {
    1ef8:	b170      	cbz	r0, 1f18 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    1efa:	2305      	movs	r3, #5
    1efc:	70b3      	strb	r3, [r6, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    1efe:	2302      	movs	r3, #2
    1f00:	70f3      	strb	r3, [r6, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    1f02:	2c00      	cmp	r4, #0
    1f04:	db06      	blt.n	1f14 <_usb_d_cb_trans_done+0x8c>
    1f06:	7870      	ldrb	r0, [r6, #1]
    1f08:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    1f0c:	2101      	movs	r1, #1
    1f0e:	4b2c      	ldr	r3, [pc, #176]	; (1fc0 <_usb_d_cb_trans_done+0x138>)
    1f10:	4798      	blx	r3
    1f12:	e7da      	b.n	1eca <_usb_d_cb_trans_done+0x42>
    1f14:	7870      	ldrb	r0, [r6, #1]
    1f16:	e7f9      	b.n	1f0c <_usb_d_cb_trans_done+0x84>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    1f18:	2304      	movs	r3, #4
    1f1a:	70b3      	strb	r3, [r6, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    1f1c:	7873      	ldrb	r3, [r6, #1]
	struct usb_d_transfer trans
    1f1e:	2200      	movs	r2, #0
    1f20:	9201      	str	r2, [sp, #4]
    1f22:	9202      	str	r2, [sp, #8]
    1f24:	4294      	cmp	r4, r2
    1f26:	db0a      	blt.n	1f3e <_usb_d_cb_trans_done+0xb6>
    1f28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1f2c:	f88d 300c 	strb.w	r3, [sp, #12]
    1f30:	2301      	movs	r3, #1
    1f32:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    1f36:	a801      	add	r0, sp, #4
    1f38:	4b22      	ldr	r3, [pc, #136]	; (1fc4 <_usb_d_cb_trans_done+0x13c>)
    1f3a:	4798      	blx	r3
    1f3c:	e7c5      	b.n	1eca <_usb_d_cb_trans_done+0x42>
	struct usb_d_transfer trans
    1f3e:	f003 030f 	and.w	r3, r3, #15
    1f42:	e7f3      	b.n	1f2c <_usb_d_cb_trans_done+0xa4>
	} else if (code == USB_TRANS_STALL) {
    1f44:	2d01      	cmp	r5, #1
    1f46:	d00a      	beq.n	1f5e <_usb_d_cb_trans_done+0xd6>
	} else if (code == USB_TRANS_ABORT) {
    1f48:	2d02      	cmp	r5, #2
    1f4a:	d01c      	beq.n	1f86 <_usb_d_cb_trans_done+0xfe>
	} else if (code == USB_TRANS_RESET) {
    1f4c:	2d03      	cmp	r5, #3
    1f4e:	d02a      	beq.n	1fa6 <_usb_d_cb_trans_done+0x11e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    1f50:	4b1a      	ldr	r3, [pc, #104]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1f52:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1f56:	2206      	movs	r2, #6
    1f58:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    1f5a:	70da      	strb	r2, [r3, #3]
    1f5c:	e7ad      	b.n	1eba <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_HALT;
    1f5e:	4a17      	ldr	r2, [pc, #92]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1f60:	0143      	lsls	r3, r0, #5
    1f62:	18d1      	adds	r1, r2, r3
    1f64:	2002      	movs	r0, #2
    1f66:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    1f68:	5cd3      	ldrb	r3, [r2, r3]
    1f6a:	b12b      	cbz	r3, 1f78 <_usb_d_cb_trans_done+0xf0>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    1f6c:	4b13      	ldr	r3, [pc, #76]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1f6e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    1f72:	2205      	movs	r2, #5
    1f74:	709a      	strb	r2, [r3, #2]
    1f76:	e7a0      	b.n	1eba <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    1f78:	460b      	mov	r3, r1
    1f7a:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    1f7c:	2100      	movs	r1, #0
    1f7e:	4638      	mov	r0, r7
    1f80:	4b0f      	ldr	r3, [pc, #60]	; (1fc0 <_usb_d_cb_trans_done+0x138>)
    1f82:	4798      	blx	r3
    1f84:	e799      	b.n	1eba <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    1f86:	4a0d      	ldr	r2, [pc, #52]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1f88:	0143      	lsls	r3, r0, #5
    1f8a:	18d1      	adds	r1, r2, r3
    1f8c:	2004      	movs	r0, #4
    1f8e:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    1f90:	5cd3      	ldrb	r3, [r2, r3]
    1f92:	b12b      	cbz	r3, 1fa0 <_usb_d_cb_trans_done+0x118>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    1f94:	4b09      	ldr	r3, [pc, #36]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1f96:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    1f9a:	2201      	movs	r2, #1
    1f9c:	709a      	strb	r2, [r3, #2]
    1f9e:	e78c      	b.n	1eba <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    1fa0:	2302      	movs	r3, #2
    1fa2:	708b      	strb	r3, [r1, #2]
			return;
    1fa4:	e791      	b.n	1eca <_usb_d_cb_trans_done+0x42>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    1fa6:	4b05      	ldr	r3, [pc, #20]	; (1fbc <_usb_d_cb_trans_done+0x134>)
    1fa8:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1fac:	2200      	movs	r2, #0
    1fae:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    1fb0:	2205      	movs	r2, #5
    1fb2:	70da      	strb	r2, [r3, #3]
    1fb4:	e781      	b.n	1eba <_usb_d_cb_trans_done+0x32>
    1fb6:	bf00      	nop
    1fb8:	00001df9 	.word	0x00001df9
    1fbc:	20000520 	.word	0x20000520
    1fc0:	00004fa1 	.word	0x00004fa1
    1fc4:	0000515d 	.word	0x0000515d

00001fc8 <usb_d_cb_trans_setup>:
{
    1fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1fcc:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    1fce:	4b1d      	ldr	r3, [pc, #116]	; (2044 <usb_d_cb_trans_setup+0x7c>)
    1fd0:	4798      	blx	r3
    1fd2:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    1fd4:	0144      	lsls	r4, r0, #5
    1fd6:	f104 0308 	add.w	r3, r4, #8
    1fda:	4c1b      	ldr	r4, [pc, #108]	; (2048 <usb_d_cb_trans_setup+0x80>)
    1fdc:	441c      	add	r4, r3
    1fde:	3404      	adds	r4, #4
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    1fe0:	4621      	mov	r1, r4
    1fe2:	4628      	mov	r0, r5
    1fe4:	4b19      	ldr	r3, [pc, #100]	; (204c <usb_d_cb_trans_setup+0x84>)
    1fe6:	4798      	blx	r3
    1fe8:	b2c0      	uxtb	r0, r0
	if (n != 8) {
    1fea:	2808      	cmp	r0, #8
    1fec:	d009      	beq.n	2002 <usb_d_cb_trans_setup+0x3a>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    1fee:	2101      	movs	r1, #1
    1ff0:	4628      	mov	r0, r5
    1ff2:	4c17      	ldr	r4, [pc, #92]	; (2050 <usb_d_cb_trans_setup+0x88>)
    1ff4:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    1ff6:	2101      	movs	r1, #1
    1ff8:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    1ffc:	47a0      	blx	r4
		return;
    1ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2002:	2100      	movs	r1, #0
    2004:	4628      	mov	r0, r5
    2006:	4f12      	ldr	r7, [pc, #72]	; (2050 <usb_d_cb_trans_setup+0x88>)
    2008:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    200a:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    200e:	2100      	movs	r1, #0
    2010:	4640      	mov	r0, r8
    2012:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    2014:	4b0c      	ldr	r3, [pc, #48]	; (2048 <usb_d_cb_trans_setup+0x80>)
    2016:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    201a:	2201      	movs	r2, #1
    201c:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    201e:	695b      	ldr	r3, [r3, #20]
    2020:	4621      	mov	r1, r4
    2022:	4628      	mov	r0, r5
    2024:	4798      	blx	r3
    2026:	b108      	cbz	r0, 202c <usb_d_cb_trans_setup+0x64>
    2028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    202c:	4b06      	ldr	r3, [pc, #24]	; (2048 <usb_d_cb_trans_setup+0x80>)
    202e:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    2032:	2305      	movs	r3, #5
    2034:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    2036:	2101      	movs	r1, #1
    2038:	4628      	mov	r0, r5
    203a:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    203c:	2101      	movs	r1, #1
    203e:	4640      	mov	r0, r8
    2040:	47b8      	blx	r7
    2042:	e7f1      	b.n	2028 <usb_d_cb_trans_setup+0x60>
    2044:	00001df9 	.word	0x00001df9
    2048:	20000520 	.word	0x20000520
    204c:	000050e9 	.word	0x000050e9
    2050:	00004fa1 	.word	0x00004fa1

00002054 <usb_d_init>:

int32_t usb_d_init(void)
{
    2054:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    2056:	4b12      	ldr	r3, [pc, #72]	; (20a0 <usb_d_init+0x4c>)
    2058:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    205a:	2800      	cmp	r0, #0
    205c:	db1e      	blt.n	209c <usb_d_init+0x48>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    205e:	2280      	movs	r2, #128	; 0x80
    2060:	2100      	movs	r1, #0
    2062:	4810      	ldr	r0, [pc, #64]	; (20a4 <usb_d_init+0x50>)
    2064:	4b10      	ldr	r3, [pc, #64]	; (20a8 <usb_d_init+0x54>)
    2066:	4798      	blx	r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    2068:	2200      	movs	r2, #0
    206a:	e00a      	b.n	2082 <usb_d_init+0x2e>
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    206c:	4b0d      	ldr	r3, [pc, #52]	; (20a4 <usb_d_init+0x50>)
    206e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
    2072:	21ff      	movs	r1, #255	; 0xff
    2074:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    2076:	490d      	ldr	r1, [pc, #52]	; (20ac <usb_d_init+0x58>)
    2078:	6159      	str	r1, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    207a:	6199      	str	r1, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    207c:	61d9      	str	r1, [r3, #28]
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    207e:	3201      	adds	r2, #1
    2080:	b2d2      	uxtb	r2, r2
    2082:	2a03      	cmp	r2, #3
    2084:	d9f2      	bls.n	206c <usb_d_init+0x18>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    2086:	490a      	ldr	r1, [pc, #40]	; (20b0 <usb_d_init+0x5c>)
    2088:	2000      	movs	r0, #0
    208a:	4c0a      	ldr	r4, [pc, #40]	; (20b4 <usb_d_init+0x60>)
    208c:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    208e:	490a      	ldr	r1, [pc, #40]	; (20b8 <usb_d_init+0x64>)
    2090:	2001      	movs	r0, #1
    2092:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    2094:	4909      	ldr	r1, [pc, #36]	; (20bc <usb_d_init+0x68>)
    2096:	2002      	movs	r0, #2
    2098:	47a0      	blx	r4
	return ERR_NONE;
    209a:	2000      	movs	r0, #0
}
    209c:	bd10      	pop	{r4, pc}
    209e:	bf00      	nop
    20a0:	00004989 	.word	0x00004989
    20a4:	20000520 	.word	0x20000520
    20a8:	00006fbf 	.word	0x00006fbf
    20ac:	00001e51 	.word	0x00001e51
    20b0:	00001fc9 	.word	0x00001fc9
    20b4:	00005335 	.word	0x00005335
    20b8:	00001e55 	.word	0x00001e55
    20bc:	00001e89 	.word	0x00001e89

000020c0 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    20c0:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    20c2:	4b01      	ldr	r3, [pc, #4]	; (20c8 <usb_d_register_callback+0x8>)
    20c4:	4798      	blx	r3
    20c6:	bd08      	pop	{r3, pc}
    20c8:	00005311 	.word	0x00005311

000020cc <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    20cc:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    20ce:	4b01      	ldr	r3, [pc, #4]	; (20d4 <usb_d_enable+0x8>)
    20d0:	4798      	blx	r3
}
    20d2:	bd08      	pop	{r3, pc}
    20d4:	00004a51 	.word	0x00004a51

000020d8 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    20d8:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    20da:	4b01      	ldr	r3, [pc, #4]	; (20e0 <usb_d_attach+0x8>)
    20dc:	4798      	blx	r3
    20de:	bd08      	pop	{r3, pc}
    20e0:	00004ac1 	.word	0x00004ac1

000020e4 <usb_d_detach>:
}

void usb_d_detach(void)
{
    20e4:	b508      	push	{r3, lr}
	_usb_d_dev_detach();
    20e6:	4b01      	ldr	r3, [pc, #4]	; (20ec <usb_d_detach+0x8>)
    20e8:	4798      	blx	r3
    20ea:	bd08      	pop	{r3, pc}
    20ec:	00004ad3 	.word	0x00004ad3

000020f0 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    20f0:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    20f2:	4b01      	ldr	r3, [pc, #4]	; (20f8 <usb_d_set_address+0x8>)
    20f4:	4798      	blx	r3
    20f6:	bd08      	pop	{r3, pc}
    20f8:	00004ae3 	.word	0x00004ae3

000020fc <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    20fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    20fe:	4606      	mov	r6, r0
    2100:	460c      	mov	r4, r1
    2102:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    2104:	4b0f      	ldr	r3, [pc, #60]	; (2144 <usb_d_ep_init+0x48>)
    2106:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    2108:	2800      	cmp	r0, #0
    210a:	da14      	bge.n	2136 <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    210c:	20ff      	movs	r0, #255	; 0xff
    210e:	4b0d      	ldr	r3, [pc, #52]	; (2144 <usb_d_ep_init+0x48>)
    2110:	4798      	blx	r3
		if (ep_index < 0) {
    2112:	1e05      	subs	r5, r0, #0
    2114:	db12      	blt.n	213c <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    2116:	463a      	mov	r2, r7
    2118:	4621      	mov	r1, r4
    211a:	4630      	mov	r0, r6
    211c:	4b0a      	ldr	r3, [pc, #40]	; (2148 <usb_d_ep_init+0x4c>)
    211e:	4798      	blx	r3
	if (rc < 0) {
    2120:	2800      	cmp	r0, #0
    2122:	db0d      	blt.n	2140 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    2124:	4b09      	ldr	r3, [pc, #36]	; (214c <usb_d_ep_init+0x50>)
    2126:	0168      	lsls	r0, r5, #5
    2128:	181a      	adds	r2, r3, r0
    212a:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    212c:	f004 0403 	and.w	r4, r4, #3
    2130:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    2132:	2000      	movs	r0, #0
    2134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    2136:	f06f 0013 	mvn.w	r0, #19
    213a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    213c:	f06f 0014 	mvn.w	r0, #20
}
    2140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2142:	bf00      	nop
    2144:	00001df9 	.word	0x00001df9
    2148:	00004af1 	.word	0x00004af1
    214c:	20000520 	.word	0x20000520

00002150 <usb_d_ep0_init>:
{
    2150:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    2152:	4602      	mov	r2, r0
    2154:	2100      	movs	r1, #0
    2156:	4608      	mov	r0, r1
    2158:	4b01      	ldr	r3, [pc, #4]	; (2160 <usb_d_ep0_init+0x10>)
    215a:	4798      	blx	r3
}
    215c:	bd08      	pop	{r3, pc}
    215e:	bf00      	nop
    2160:	000020fd 	.word	0x000020fd

00002164 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    2164:	b538      	push	{r3, r4, r5, lr}
    2166:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    2168:	4b06      	ldr	r3, [pc, #24]	; (2184 <usb_d_ep_deinit+0x20>)
    216a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    216c:	1e04      	subs	r4, r0, #0
    216e:	db07      	blt.n	2180 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    2170:	4628      	mov	r0, r5
    2172:	4b05      	ldr	r3, [pc, #20]	; (2188 <usb_d_ep_deinit+0x24>)
    2174:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    2176:	4805      	ldr	r0, [pc, #20]	; (218c <usb_d_ep_deinit+0x28>)
    2178:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    217c:	23ff      	movs	r3, #255	; 0xff
    217e:	7043      	strb	r3, [r0, #1]
    2180:	bd38      	pop	{r3, r4, r5, pc}
    2182:	bf00      	nop
    2184:	00001df9 	.word	0x00001df9
    2188:	00004c11 	.word	0x00004c11
    218c:	20000520 	.word	0x20000520

00002190 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    2190:	b538      	push	{r3, r4, r5, lr}
    2192:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    2194:	4b0e      	ldr	r3, [pc, #56]	; (21d0 <usb_d_ep_enable+0x40>)
    2196:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    2198:	1e04      	subs	r4, r0, #0
    219a:	db16      	blt.n	21ca <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    219c:	0163      	lsls	r3, r4, #5
    219e:	4a0d      	ldr	r2, [pc, #52]	; (21d4 <usb_d_ep_enable+0x44>)
    21a0:	5cd3      	ldrb	r3, [r2, r3]
    21a2:	b953      	cbnz	r3, 21ba <usb_d_ep_enable+0x2a>
    21a4:	2202      	movs	r2, #2
    21a6:	4b0b      	ldr	r3, [pc, #44]	; (21d4 <usb_d_ep_enable+0x44>)
    21a8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    21ac:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    21ae:	4628      	mov	r0, r5
    21b0:	4b09      	ldr	r3, [pc, #36]	; (21d8 <usb_d_ep_enable+0x48>)
    21b2:	4798      	blx	r3
	if (rc < 0) {
    21b4:	2800      	cmp	r0, #0
    21b6:	db02      	blt.n	21be <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    21b8:	bd38      	pop	{r3, r4, r5, pc}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    21ba:	2201      	movs	r2, #1
    21bc:	e7f3      	b.n	21a6 <usb_d_ep_enable+0x16>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    21be:	4b05      	ldr	r3, [pc, #20]	; (21d4 <usb_d_ep_enable+0x44>)
    21c0:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    21c4:	2300      	movs	r3, #0
    21c6:	70a3      	strb	r3, [r4, #2]
    21c8:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    21ca:	f06f 0011 	mvn.w	r0, #17
    21ce:	e7f3      	b.n	21b8 <usb_d_ep_enable+0x28>
    21d0:	00001df9 	.word	0x00001df9
    21d4:	20000520 	.word	0x20000520
    21d8:	00004cd1 	.word	0x00004cd1

000021dc <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    21dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    21e0:	b086      	sub	sp, #24
    21e2:	4605      	mov	r5, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    21e4:	7a06      	ldrb	r6, [r0, #8]
    21e6:	4630      	mov	r0, r6
    21e8:	4b3c      	ldr	r3, [pc, #240]	; (22dc <usb_d_ep_transfer+0x100>)
    21ea:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    21ec:	7a6c      	ldrb	r4, [r5, #9]
    21ee:	3400      	adds	r4, #0
    21f0:	bf18      	it	ne
    21f2:	2401      	movne	r4, #1
	uint32_t              len = xfer->size;
    21f4:	f8d5 8004 	ldr.w	r8, [r5, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    21f8:	1e07      	subs	r7, r0, #0
    21fa:	db69      	blt.n	22d0 <usb_d_ep_transfer+0xf4>
    21fc:	09f6      	lsrs	r6, r6, #7
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    21fe:	a804      	add	r0, sp, #16
    2200:	4b37      	ldr	r3, [pc, #220]	; (22e0 <usb_d_ep_transfer+0x104>)
    2202:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    2204:	4b37      	ldr	r3, [pc, #220]	; (22e4 <usb_d_ep_transfer+0x108>)
    2206:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    220a:	789b      	ldrb	r3, [r3, #2]
    220c:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    2210:	f89d 3017 	ldrb.w	r3, [sp, #23]
    2214:	b2db      	uxtb	r3, r3
    2216:	2b01      	cmp	r3, #1
    2218:	d00c      	beq.n	2234 <usb_d_ep_transfer+0x58>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    221a:	a804      	add	r0, sp, #16
    221c:	4b32      	ldr	r3, [pc, #200]	; (22e8 <usb_d_ep_transfer+0x10c>)
    221e:	4798      	blx	r3
		switch (state) {
    2220:	f89d 3017 	ldrb.w	r3, [sp, #23]
    2224:	b2db      	uxtb	r3, r3
    2226:	2b05      	cmp	r3, #5
    2228:	d025      	beq.n	2276 <usb_d_ep_transfer+0x9a>
    222a:	2b06      	cmp	r3, #6
    222c:	d053      	beq.n	22d6 <usb_d_ep_transfer+0xfa>
    222e:	b323      	cbz	r3, 227a <usb_d_ep_transfer+0x9e>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    2230:	2001      	movs	r0, #1
    2232:	e01d      	b.n	2270 <usb_d_ep_transfer+0x94>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    2234:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 22e4 <usb_d_ep_transfer+0x108>
    2238:	ea4f 1947 	mov.w	r9, r7, lsl #5
    223c:	eb0a 0309 	add.w	r3, sl, r9
    2240:	2203      	movs	r2, #3
    2242:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    2244:	a804      	add	r0, sp, #16
    2246:	4b28      	ldr	r3, [pc, #160]	; (22e8 <usb_d_ep_transfer+0x10c>)
    2248:	4798      	blx	r3
		}
	}

	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    224a:	f81a 3009 	ldrb.w	r3, [sl, r9]
    224e:	b1bb      	cbz	r3, 2280 <usb_d_ep_transfer+0xa4>
				zlp = false;
			}
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    2250:	7a2b      	ldrb	r3, [r5, #8]
    2252:	682a      	ldr	r2, [r5, #0]
	struct usb_d_transfer trans
    2254:	9201      	str	r2, [sp, #4]
    2256:	f8cd 8008 	str.w	r8, [sp, #8]
    225a:	2e00      	cmp	r6, #0
    225c:	d035      	beq.n	22ca <usb_d_ep_transfer+0xee>
    225e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2262:	f88d 300c 	strb.w	r3, [sp, #12]
    2266:	f88d 400d 	strb.w	r4, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    226a:	a801      	add	r0, sp, #4
    226c:	4b1f      	ldr	r3, [pc, #124]	; (22ec <usb_d_ep_transfer+0x110>)
    226e:	4798      	blx	r3
	return rc;
}
    2270:	b006      	add	sp, #24
    2272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return USB_HALTED;
    2276:	2002      	movs	r0, #2
    2278:	e7fa      	b.n	2270 <usb_d_ep_transfer+0x94>
			return -USB_ERR_FUNC;
    227a:	f06f 0012 	mvn.w	r0, #18
    227e:	e7f7      	b.n	2270 <usb_d_ep_transfer+0x94>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    2280:	4b18      	ldr	r3, [pc, #96]	; (22e4 <usb_d_ep_transfer+0x108>)
    2282:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    2286:	7c9c      	ldrb	r4, [r3, #18]
    2288:	7cdb      	ldrb	r3, [r3, #19]
    228a:	eb04 2403 	add.w	r4, r4, r3, lsl #8
    228e:	b2a4      	uxth	r4, r4
		if (req_len == 0) {
    2290:	b94c      	cbnz	r4, 22a6 <usb_d_ep_transfer+0xca>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    2292:	4b14      	ldr	r3, [pc, #80]	; (22e4 <usb_d_ep_transfer+0x108>)
    2294:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    2298:	2304      	movs	r3, #4
    229a:	70bb      	strb	r3, [r7, #2]
			len                 = 0;
    229c:	f04f 0800 	mov.w	r8, #0
			zlp                 = true;
    22a0:	2401      	movs	r4, #1
			dir                 = true;
    22a2:	4626      	mov	r6, r4
    22a4:	e7d4      	b.n	2250 <usb_d_ep_transfer+0x74>
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    22a6:	4b0f      	ldr	r3, [pc, #60]	; (22e4 <usb_d_ep_transfer+0x108>)
    22a8:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    22ac:	f997 300c 	ldrsb.w	r3, [r7, #12]
    22b0:	0fde      	lsrs	r6, r3, #31
			if (len > req_len) {
    22b2:	45a0      	cmp	r8, r4
    22b4:	d900      	bls.n	22b8 <usb_d_ep_transfer+0xdc>
				len = req_len;
    22b6:	46a0      	mov	r8, r4
			if (dir) {
    22b8:	2b00      	cmp	r3, #0
    22ba:	db01      	blt.n	22c0 <usb_d_ep_transfer+0xe4>
				zlp = false;
    22bc:	2400      	movs	r4, #0
    22be:	e7c7      	b.n	2250 <usb_d_ep_transfer+0x74>
				zlp = (req_len > len);
    22c0:	45a0      	cmp	r8, r4
    22c2:	bf2c      	ite	cs
    22c4:	2400      	movcs	r4, #0
    22c6:	2401      	movcc	r4, #1
    22c8:	e7c2      	b.n	2250 <usb_d_ep_transfer+0x74>
	struct usb_d_transfer trans
    22ca:	f003 030f 	and.w	r3, r3, #15
    22ce:	e7c8      	b.n	2262 <usb_d_ep_transfer+0x86>
		return -USB_ERR_PARAM;
    22d0:	f06f 0011 	mvn.w	r0, #17
    22d4:	e7cc      	b.n	2270 <usb_d_ep_transfer+0x94>
			return -USB_ERROR;
    22d6:	f06f 000f 	mvn.w	r0, #15
    22da:	e7c9      	b.n	2270 <usb_d_ep_transfer+0x94>
    22dc:	00001df9 	.word	0x00001df9
    22e0:	00000f31 	.word	0x00000f31
    22e4:	20000520 	.word	0x20000520
    22e8:	00000f3f 	.word	0x00000f3f
    22ec:	0000515d 	.word	0x0000515d

000022f0 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    22f0:	b538      	push	{r3, r4, r5, lr}
    22f2:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    22f4:	b139      	cbz	r1, 2306 <usb_d_ep_halt+0x16>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    22f6:	2901      	cmp	r1, #1
    22f8:	d026      	beq.n	2348 <usb_d_ep_halt+0x58>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    22fa:	2102      	movs	r1, #2
    22fc:	4b15      	ldr	r3, [pc, #84]	; (2354 <usb_d_ep_halt+0x64>)
    22fe:	4798      	blx	r3
    2300:	4603      	mov	r3, r0
	}
}
    2302:	4618      	mov	r0, r3
    2304:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    2306:	4b14      	ldr	r3, [pc, #80]	; (2358 <usb_d_ep_halt+0x68>)
    2308:	4798      	blx	r3
	if (ep_index < 0) {
    230a:	1e05      	subs	r5, r0, #0
    230c:	db19      	blt.n	2342 <usb_d_ep_halt+0x52>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    230e:	2102      	movs	r1, #2
    2310:	4620      	mov	r0, r4
    2312:	4b10      	ldr	r3, [pc, #64]	; (2354 <usb_d_ep_halt+0x64>)
    2314:	4798      	blx	r3
    2316:	4603      	mov	r3, r0
    2318:	2800      	cmp	r0, #0
    231a:	d0f2      	beq.n	2302 <usb_d_ep_halt+0x12>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    231c:	2100      	movs	r1, #0
    231e:	4620      	mov	r0, r4
    2320:	4b0c      	ldr	r3, [pc, #48]	; (2354 <usb_d_ep_halt+0x64>)
    2322:	4798      	blx	r3
		if (rc < 0) {
    2324:	1e03      	subs	r3, r0, #0
    2326:	dbec      	blt.n	2302 <usb_d_ep_halt+0x12>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    2328:	4b0c      	ldr	r3, [pc, #48]	; (235c <usb_d_ep_halt+0x6c>)
    232a:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    232e:	2201      	movs	r2, #1
    2330:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    2332:	2103      	movs	r1, #3
    2334:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    2336:	69db      	ldr	r3, [r3, #28]
    2338:	2200      	movs	r2, #0
    233a:	4620      	mov	r0, r4
    233c:	4798      	blx	r3
	return ERR_NONE;
    233e:	2300      	movs	r3, #0
    2340:	e7df      	b.n	2302 <usb_d_ep_halt+0x12>
		return -USB_ERR_PARAM;
    2342:	f06f 0311 	mvn.w	r3, #17
		return _usb_d_ep_halt_clr(ep);
    2346:	e7dc      	b.n	2302 <usb_d_ep_halt+0x12>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    2348:	2101      	movs	r1, #1
    234a:	4b02      	ldr	r3, [pc, #8]	; (2354 <usb_d_ep_halt+0x64>)
    234c:	4798      	blx	r3
    234e:	4603      	mov	r3, r0
    2350:	e7d7      	b.n	2302 <usb_d_ep_halt+0x12>
    2352:	bf00      	nop
    2354:	00004fa1 	.word	0x00004fa1
    2358:	00001df9 	.word	0x00001df9
    235c:	20000520 	.word	0x20000520

00002360 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    2360:	b538      	push	{r3, r4, r5, lr}
    2362:	460d      	mov	r5, r1
    2364:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    2366:	4b0e      	ldr	r3, [pc, #56]	; (23a0 <usb_d_ep_register_callback+0x40>)
    2368:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    236a:	b13c      	cbz	r4, 237c <usb_d_ep_register_callback+0x1c>
	if (ep_index < 0) {
    236c:	2800      	cmp	r0, #0
    236e:	db15      	blt.n	239c <usb_d_ep_register_callback+0x3c>
		return;
	}
	switch (type) {
    2370:	2d01      	cmp	r5, #1
    2372:	d00a      	beq.n	238a <usb_d_ep_register_callback+0x2a>
    2374:	b125      	cbz	r5, 2380 <usb_d_ep_register_callback+0x20>
    2376:	2d02      	cmp	r5, #2
    2378:	d00c      	beq.n	2394 <usb_d_ep_register_callback+0x34>
    237a:	bd38      	pop	{r3, r4, r5, pc}
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    237c:	4c09      	ldr	r4, [pc, #36]	; (23a4 <usb_d_ep_register_callback+0x44>)
    237e:	e7f5      	b.n	236c <usb_d_ep_register_callback+0xc>
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    2380:	4b09      	ldr	r3, [pc, #36]	; (23a8 <usb_d_ep_register_callback+0x48>)
    2382:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    2386:	6144      	str	r4, [r0, #20]
		break;
    2388:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    238a:	4b07      	ldr	r3, [pc, #28]	; (23a8 <usb_d_ep_register_callback+0x48>)
    238c:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    2390:	6184      	str	r4, [r0, #24]
		break;
    2392:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    2394:	4b04      	ldr	r3, [pc, #16]	; (23a8 <usb_d_ep_register_callback+0x48>)
    2396:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    239a:	61c4      	str	r4, [r0, #28]
    239c:	bd38      	pop	{r3, r4, r5, pc}
    239e:	bf00      	nop
    23a0:	00001df9 	.word	0x00001df9
    23a4:	00001e51 	.word	0x00001e51
    23a8:	20000520 	.word	0x20000520

000023ac <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    23ac:	b900      	cbnz	r0, 23b0 <assert+0x4>
		__asm("BKPT #0");
    23ae:	be00      	bkpt	0x0000
    23b0:	4770      	bx	lr

000023b2 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    23b2:	6803      	ldr	r3, [r0, #0]
    23b4:	b11b      	cbz	r3, 23be <is_list_element+0xc>
		if (it == element) {
    23b6:	428b      	cmp	r3, r1
    23b8:	d003      	beq.n	23c2 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
    23ba:	681b      	ldr	r3, [r3, #0]
    23bc:	e7fa      	b.n	23b4 <is_list_element+0x2>
			return true;
		}
	}

	return false;
    23be:	2000      	movs	r0, #0
    23c0:	4770      	bx	lr
			return true;
    23c2:	2001      	movs	r0, #1
}
    23c4:	4770      	bx	lr
	...

000023c8 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    23c8:	b538      	push	{r3, r4, r5, lr}
    23ca:	4604      	mov	r4, r0
    23cc:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    23ce:	4b06      	ldr	r3, [pc, #24]	; (23e8 <list_insert_as_head+0x20>)
    23d0:	4798      	blx	r3
    23d2:	f080 0001 	eor.w	r0, r0, #1
    23d6:	2239      	movs	r2, #57	; 0x39
    23d8:	4904      	ldr	r1, [pc, #16]	; (23ec <list_insert_as_head+0x24>)
    23da:	b2c0      	uxtb	r0, r0
    23dc:	4b04      	ldr	r3, [pc, #16]	; (23f0 <list_insert_as_head+0x28>)
    23de:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    23e0:	6823      	ldr	r3, [r4, #0]
    23e2:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    23e4:	6025      	str	r5, [r4, #0]
    23e6:	bd38      	pop	{r3, r4, r5, pc}
    23e8:	000023b3 	.word	0x000023b3
    23ec:	00007140 	.word	0x00007140
    23f0:	000023ad 	.word	0x000023ad

000023f4 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    23f4:	6803      	ldr	r3, [r0, #0]
    23f6:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    23f8:	6001      	str	r1, [r0, #0]
    23fa:	4770      	bx	lr

000023fc <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    23fc:	b570      	push	{r4, r5, r6, lr}
    23fe:	4605      	mov	r5, r0
    2400:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    2402:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    2404:	4b0a      	ldr	r3, [pc, #40]	; (2430 <list_insert_at_end+0x34>)
    2406:	4798      	blx	r3
    2408:	f080 0001 	eor.w	r0, r0, #1
    240c:	224f      	movs	r2, #79	; 0x4f
    240e:	4909      	ldr	r1, [pc, #36]	; (2434 <list_insert_at_end+0x38>)
    2410:	b2c0      	uxtb	r0, r0
    2412:	4b09      	ldr	r3, [pc, #36]	; (2438 <list_insert_at_end+0x3c>)
    2414:	4798      	blx	r3

	if (!list->head) {
    2416:	682b      	ldr	r3, [r5, #0]
    2418:	b91b      	cbnz	r3, 2422 <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    241a:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    241c:	6033      	str	r3, [r6, #0]
		return;
    241e:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    2420:	461c      	mov	r4, r3
	while (it->next) {
    2422:	6823      	ldr	r3, [r4, #0]
    2424:	2b00      	cmp	r3, #0
    2426:	d1fb      	bne.n	2420 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    2428:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    242a:	6033      	str	r3, [r6, #0]
    242c:	bd70      	pop	{r4, r5, r6, pc}
    242e:	bf00      	nop
    2430:	000023b3 	.word	0x000023b3
    2434:	00007140 	.word	0x00007140
    2438:	000023ad 	.word	0x000023ad

0000243c <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    243c:	6803      	ldr	r3, [r0, #0]
    243e:	b11b      	cbz	r3, 2448 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    2440:	681a      	ldr	r2, [r3, #0]
    2442:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
    2444:	4618      	mov	r0, r3
    2446:	4770      	bx	lr
	}

	return NULL;
    2448:	2000      	movs	r0, #0
}
    244a:	4770      	bx	lr

0000244c <list_delete_element>:
/**
 * \brief Removes list element
 */
bool list_delete_element(struct list_descriptor *const list, const void *const element)
{
	if (!element) {
    244c:	b1a1      	cbz	r1, 2478 <list_delete_element+0x2c>
{
    244e:	b410      	push	{r4}
    2450:	460c      	mov	r4, r1
		return false;
	}

	if (list->head == element) {
    2452:	6803      	ldr	r3, [r0, #0]
    2454:	4299      	cmp	r1, r3
    2456:	d104      	bne.n	2462 <list_delete_element+0x16>
		list->head = list->head->next;
    2458:	681b      	ldr	r3, [r3, #0]
    245a:	6003      	str	r3, [r0, #0]
		return true;
    245c:	2001      	movs	r0, #1
    245e:	e008      	b.n	2472 <list_delete_element+0x26>
	} else {
		struct list_element *it = list->head;

		while (it && it->next != element) {
			it = it->next;
    2460:	4613      	mov	r3, r2
		while (it && it->next != element) {
    2462:	b113      	cbz	r3, 246a <list_delete_element+0x1e>
    2464:	681a      	ldr	r2, [r3, #0]
    2466:	4294      	cmp	r4, r2
    2468:	d1fa      	bne.n	2460 <list_delete_element+0x14>
		}
		if (it) {
    246a:	b13b      	cbz	r3, 247c <list_delete_element+0x30>
			it->next = ((struct list_element *)element)->next;
    246c:	6822      	ldr	r2, [r4, #0]
    246e:	601a      	str	r2, [r3, #0]
			return true;
    2470:	2001      	movs	r0, #1
		}
	}

	return false;
}
    2472:	f85d 4b04 	ldr.w	r4, [sp], #4
    2476:	4770      	bx	lr
		return false;
    2478:	2000      	movs	r0, #0
    247a:	4770      	bx	lr
	return false;
    247c:	2000      	movs	r0, #0
    247e:	e7f8      	b.n	2472 <list_delete_element+0x26>

00002480 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    2480:	b570      	push	{r4, r5, r6, lr}
    2482:	460e      	mov	r6, r1
    2484:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    2486:	4604      	mov	r4, r0
    2488:	b178      	cbz	r0, 24aa <ringbuffer_init+0x2a>
    248a:	b181      	cbz	r1, 24ae <ringbuffer_init+0x2e>
    248c:	b98a      	cbnz	r2, 24b2 <ringbuffer_init+0x32>
    248e:	2000      	movs	r0, #0
    2490:	2228      	movs	r2, #40	; 0x28
    2492:	490a      	ldr	r1, [pc, #40]	; (24bc <ringbuffer_init+0x3c>)
    2494:	4b0a      	ldr	r3, [pc, #40]	; (24c0 <ringbuffer_init+0x40>)
    2496:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    2498:	1e6b      	subs	r3, r5, #1
    249a:	421d      	tst	r5, r3
    249c:	d10b      	bne.n	24b6 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    249e:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    24a0:	2000      	movs	r0, #0
    24a2:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    24a4:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    24a6:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    24a8:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    24aa:	2000      	movs	r0, #0
    24ac:	e7f0      	b.n	2490 <ringbuffer_init+0x10>
    24ae:	2000      	movs	r0, #0
    24b0:	e7ee      	b.n	2490 <ringbuffer_init+0x10>
    24b2:	2001      	movs	r0, #1
    24b4:	e7ec      	b.n	2490 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    24b6:	f06f 000c 	mvn.w	r0, #12
}
    24ba:	bd70      	pop	{r4, r5, r6, pc}
    24bc:	00007160 	.word	0x00007160
    24c0:	000023ad 	.word	0x000023ad

000024c4 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    24c4:	b538      	push	{r3, r4, r5, lr}
    24c6:	460d      	mov	r5, r1
	ASSERT(rb && data);
    24c8:	4604      	mov	r4, r0
    24ca:	b1a8      	cbz	r0, 24f8 <ringbuffer_get+0x34>
    24cc:	b191      	cbz	r1, 24f4 <ringbuffer_get+0x30>
    24ce:	2001      	movs	r0, #1
    24d0:	2240      	movs	r2, #64	; 0x40
    24d2:	490c      	ldr	r1, [pc, #48]	; (2504 <ringbuffer_get+0x40>)
    24d4:	4b0c      	ldr	r3, [pc, #48]	; (2508 <ringbuffer_get+0x44>)
    24d6:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    24d8:	68e2      	ldr	r2, [r4, #12]
    24da:	68a3      	ldr	r3, [r4, #8]
    24dc:	429a      	cmp	r2, r3
    24de:	d00d      	beq.n	24fc <ringbuffer_get+0x38>
		*data = rb->buf[rb->read_index & rb->size];
    24e0:	6822      	ldr	r2, [r4, #0]
    24e2:	6861      	ldr	r1, [r4, #4]
    24e4:	400b      	ands	r3, r1
    24e6:	5cd3      	ldrb	r3, [r2, r3]
    24e8:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    24ea:	68a3      	ldr	r3, [r4, #8]
    24ec:	3301      	adds	r3, #1
    24ee:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    24f0:	2000      	movs	r0, #0
    24f2:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(rb && data);
    24f4:	2000      	movs	r0, #0
    24f6:	e7eb      	b.n	24d0 <ringbuffer_get+0xc>
    24f8:	2000      	movs	r0, #0
    24fa:	e7e9      	b.n	24d0 <ringbuffer_get+0xc>
	}

	return ERR_NOT_FOUND;
    24fc:	f06f 0009 	mvn.w	r0, #9
}
    2500:	bd38      	pop	{r3, r4, r5, pc}
    2502:	bf00      	nop
    2504:	00007160 	.word	0x00007160
    2508:	000023ad 	.word	0x000023ad

0000250c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    250c:	b538      	push	{r3, r4, r5, lr}
    250e:	460d      	mov	r5, r1
	ASSERT(rb);
    2510:	4604      	mov	r4, r0
    2512:	2251      	movs	r2, #81	; 0x51
    2514:	490b      	ldr	r1, [pc, #44]	; (2544 <ringbuffer_put+0x38>)
    2516:	3000      	adds	r0, #0
    2518:	bf18      	it	ne
    251a:	2001      	movne	r0, #1
    251c:	4b0a      	ldr	r3, [pc, #40]	; (2548 <ringbuffer_put+0x3c>)
    251e:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    2520:	6822      	ldr	r2, [r4, #0]
    2522:	68e3      	ldr	r3, [r4, #12]
    2524:	6861      	ldr	r1, [r4, #4]
    2526:	400b      	ands	r3, r1
    2528:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    252a:	68e3      	ldr	r3, [r4, #12]
    252c:	68a2      	ldr	r2, [r4, #8]
    252e:	1a9a      	subs	r2, r3, r2
    2530:	6861      	ldr	r1, [r4, #4]
    2532:	428a      	cmp	r2, r1
    2534:	d901      	bls.n	253a <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
    2536:	1a59      	subs	r1, r3, r1
    2538:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
    253a:	3301      	adds	r3, #1
    253c:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    253e:	2000      	movs	r0, #0
    2540:	bd38      	pop	{r3, r4, r5, pc}
    2542:	bf00      	nop
    2544:	00007160 	.word	0x00007160
    2548:	000023ad 	.word	0x000023ad

0000254c <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    254c:	b510      	push	{r4, lr}
	ASSERT(rb);
    254e:	4604      	mov	r4, r0
    2550:	2267      	movs	r2, #103	; 0x67
    2552:	4905      	ldr	r1, [pc, #20]	; (2568 <ringbuffer_num+0x1c>)
    2554:	3000      	adds	r0, #0
    2556:	bf18      	it	ne
    2558:	2001      	movne	r0, #1
    255a:	4b04      	ldr	r3, [pc, #16]	; (256c <ringbuffer_num+0x20>)
    255c:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    255e:	68e0      	ldr	r0, [r4, #12]
    2560:	68a3      	ldr	r3, [r4, #8]
}
    2562:	1ac0      	subs	r0, r0, r3
    2564:	bd10      	pop	{r4, pc}
    2566:	bf00      	nop
    2568:	00007160 	.word	0x00007160
    256c:	000023ad 	.word	0x000023ad

00002570 <_adc_get_hardware_index>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    2570:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    2574:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
}
    2578:	f3c0 2087 	ubfx	r0, r0, #10, #8
    257c:	4770      	bx	lr
	...

00002580 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
    2580:	b410      	push	{r4}
	uint16_t calib_reg = 0;
	if (hw == ADC0) {
    2582:	4b60      	ldr	r3, [pc, #384]	; (2704 <_adc_init+0x184>)
    2584:	4298      	cmp	r0, r3
    2586:	f000 809c 	beq.w	26c2 <_adc_init+0x142>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
	} else if (hw == ADC1) {
    258a:	4b5f      	ldr	r3, [pc, #380]	; (2708 <_adc_init+0x188>)
    258c:	4298      	cmp	r0, r3
    258e:	f000 80a8 	beq.w	26e2 <_adc_init+0x162>
	uint16_t calib_reg = 0;
    2592:	2200      	movs	r2, #0
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    2594:	6b03      	ldr	r3, [r0, #48]	; 0x30
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
	}

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    2596:	f013 0f01 	tst.w	r3, #1
    259a:	d11b      	bne.n	25d4 <_adc_init+0x54>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    259c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    259e:	f013 0f03 	tst.w	r3, #3
    25a2:	d1fb      	bne.n	259c <_adc_init+0x1c>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    25a4:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    25a6:	f013 0f02 	tst.w	r3, #2
    25aa:	d00d      	beq.n	25c8 <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    25ac:	8803      	ldrh	r3, [r0, #0]
    25ae:	b29b      	uxth	r3, r3
    25b0:	f023 0302 	bic.w	r3, r3, #2
    25b4:	b29b      	uxth	r3, r3
    25b6:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    25b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25ba:	f013 0f03 	tst.w	r3, #3
    25be:	d1fb      	bne.n	25b8 <_adc_init+0x38>
    25c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25c2:	f013 0f02 	tst.w	r3, #2
    25c6:	d1fb      	bne.n	25c0 <_adc_init+0x40>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    25c8:	2301      	movs	r3, #1
    25ca:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    25cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25ce:	f013 0f03 	tst.w	r3, #3
    25d2:	d1fb      	bne.n	25cc <_adc_init+0x4c>
    25d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25d6:	f013 0f01 	tst.w	r3, #1
    25da:	d1fb      	bne.n	25d4 <_adc_init+0x54>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
    25dc:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    25e0:	2316      	movs	r3, #22
    25e2:	4a4a      	ldr	r2, [pc, #296]	; (270c <_adc_init+0x18c>)
    25e4:	fb03 2301 	mla	r3, r3, r1, r2
    25e8:	889b      	ldrh	r3, [r3, #4]
	((Adc *)hw)->CTRLB.reg = data;
    25ea:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    25ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
    25ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
    25f2:	2b00      	cmp	r3, #0
    25f4:	d1fa      	bne.n	25ec <_adc_init+0x6c>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    25f6:	2316      	movs	r3, #22
    25f8:	4a44      	ldr	r2, [pc, #272]	; (270c <_adc_init+0x18c>)
    25fa:	fb03 2301 	mla	r3, r3, r1, r2
    25fe:	799b      	ldrb	r3, [r3, #6]
	((Adc *)hw)->REFCTRL.reg = data;
    2600:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2602:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2604:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2608:	2b00      	cmp	r3, #0
    260a:	d1fa      	bne.n	2602 <_adc_init+0x82>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    260c:	2316      	movs	r3, #22
    260e:	4a3f      	ldr	r2, [pc, #252]	; (270c <_adc_init+0x18c>)
    2610:	fb03 2301 	mla	r3, r3, r1, r2
    2614:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    2616:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    2618:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    261a:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    261c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    261e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2622:	2b00      	cmp	r3, #0
    2624:	d1fa      	bne.n	261c <_adc_init+0x9c>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    2626:	2316      	movs	r3, #22
    2628:	4a38      	ldr	r2, [pc, #224]	; (270c <_adc_init+0x18c>)
    262a:	fb03 2301 	mla	r3, r3, r1, r2
    262e:	7a9b      	ldrb	r3, [r3, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
    2630:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2632:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2634:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2638:	2b00      	cmp	r3, #0
    263a:	d1fa      	bne.n	2632 <_adc_init+0xb2>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    263c:	2316      	movs	r3, #22
    263e:	4a33      	ldr	r2, [pc, #204]	; (270c <_adc_init+0x18c>)
    2640:	fb03 2301 	mla	r3, r3, r1, r2
    2644:	7adb      	ldrb	r3, [r3, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
    2646:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2648:	6b03      	ldr	r3, [r0, #48]	; 0x30
    264a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    264e:	2b00      	cmp	r3, #0
    2650:	d1fa      	bne.n	2648 <_adc_init+0xc8>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    2652:	2316      	movs	r3, #22
    2654:	4a2d      	ldr	r2, [pc, #180]	; (270c <_adc_init+0x18c>)
    2656:	fb03 2301 	mla	r3, r3, r1, r2
    265a:	899b      	ldrh	r3, [r3, #12]
	((Adc *)hw)->WINLT.reg = data;
    265c:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    265e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2660:	f013 0f80 	tst.w	r3, #128	; 0x80
    2664:	d1fb      	bne.n	265e <_adc_init+0xde>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    2666:	2316      	movs	r3, #22
    2668:	4a28      	ldr	r2, [pc, #160]	; (270c <_adc_init+0x18c>)
    266a:	fb03 2301 	mla	r3, r3, r1, r2
    266e:	89db      	ldrh	r3, [r3, #14]
	((Adc *)hw)->WINUT.reg = data;
    2670:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2672:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2674:	f413 7f80 	tst.w	r3, #256	; 0x100
    2678:	d1fb      	bne.n	2672 <_adc_init+0xf2>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    267a:	2316      	movs	r3, #22
    267c:	4a23      	ldr	r2, [pc, #140]	; (270c <_adc_init+0x18c>)
    267e:	fb03 2301 	mla	r3, r3, r1, r2
    2682:	8a1b      	ldrh	r3, [r3, #16]
	((Adc *)hw)->GAINCORR.reg = data;
    2684:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2686:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2688:	f413 7f00 	tst.w	r3, #512	; 0x200
    268c:	d1fb      	bne.n	2686 <_adc_init+0x106>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    268e:	2316      	movs	r3, #22
    2690:	4a1e      	ldr	r2, [pc, #120]	; (270c <_adc_init+0x18c>)
    2692:	fb03 2301 	mla	r3, r3, r1, r2
    2696:	8a5b      	ldrh	r3, [r3, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
    2698:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    269a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    269c:	f413 6f80 	tst.w	r3, #1024	; 0x400
    26a0:	d1fb      	bne.n	269a <_adc_init+0x11a>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    26a2:	2216      	movs	r2, #22
    26a4:	4b19      	ldr	r3, [pc, #100]	; (270c <_adc_init+0x18c>)
    26a6:	fb02 3101 	mla	r1, r2, r1, r3
    26aa:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    26ac:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    26ae:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    26b0:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    26b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    26b4:	f013 0f03 	tst.w	r3, #3
    26b8:	d1fb      	bne.n	26b2 <_adc_init+0x132>

	return ERR_NONE;
}
    26ba:	2000      	movs	r0, #0
    26bc:	f85d 4b04 	ldr.w	r4, [sp], #4
    26c0:	4770      	bx	lr
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    26c2:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    26c6:	681b      	ldr	r3, [r3, #0]
    26c8:	095a      	lsrs	r2, r3, #5
    26ca:	0212      	lsls	r2, r2, #8
    26cc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
    26d0:	0a1c      	lsrs	r4, r3, #8
    26d2:	0124      	lsls	r4, r4, #4
    26d4:	f004 0470 	and.w	r4, r4, #112	; 0x70
    26d8:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
    26da:	f3c3 0382 	ubfx	r3, r3, #2, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    26de:	431a      	orrs	r2, r3
    26e0:	e758      	b.n	2594 <_adc_init+0x14>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    26e2:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    26e6:	681b      	ldr	r3, [r3, #0]
    26e8:	0cda      	lsrs	r2, r3, #19
    26ea:	0212      	lsls	r2, r2, #8
    26ec:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
    26f0:	0d9c      	lsrs	r4, r3, #22
    26f2:	0124      	lsls	r4, r4, #4
    26f4:	f004 0470 	and.w	r4, r4, #112	; 0x70
    26f8:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
    26fa:	f3c3 4302 	ubfx	r3, r3, #16, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    26fe:	431a      	orrs	r2, r3
    2700:	e748      	b.n	2594 <_adc_init+0x14>
    2702:	bf00      	nop
    2704:	43001c00 	.word	0x43001c00
    2708:	43002000 	.word	0x43002000
    270c:	00007184 	.word	0x00007184

00002710 <_adc_get_regs>:
{
    2710:	b508      	push	{r3, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
    2712:	4b0b      	ldr	r3, [pc, #44]	; (2740 <_adc_get_regs+0x30>)
    2714:	4798      	blx	r3
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2716:	2300      	movs	r3, #0
    2718:	b13b      	cbz	r3, 272a <_adc_get_regs+0x1a>
	ASSERT(false);
    271a:	2288      	movs	r2, #136	; 0x88
    271c:	4909      	ldr	r1, [pc, #36]	; (2744 <_adc_get_regs+0x34>)
    271e:	2000      	movs	r0, #0
    2720:	4b09      	ldr	r3, [pc, #36]	; (2748 <_adc_get_regs+0x38>)
    2722:	4798      	blx	r3
	return 0;
    2724:	2300      	movs	r3, #0
}
    2726:	4618      	mov	r0, r3
    2728:	bd08      	pop	{r3, pc}
		if (_adcs[i].number == n) {
    272a:	2216      	movs	r2, #22
    272c:	fb02 f203 	mul.w	r2, r2, r3
    2730:	4906      	ldr	r1, [pc, #24]	; (274c <_adc_get_regs+0x3c>)
    2732:	5c8a      	ldrb	r2, [r1, r2]
    2734:	4290      	cmp	r0, r2
    2736:	d0f6      	beq.n	2726 <_adc_get_regs+0x16>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2738:	3301      	adds	r3, #1
    273a:	b2db      	uxtb	r3, r3
    273c:	e7ec      	b.n	2718 <_adc_get_regs+0x8>
    273e:	bf00      	nop
    2740:	00002571 	.word	0x00002571
    2744:	0000719c 	.word	0x0000719c
    2748:	000023ad 	.word	0x000023ad
    274c:	00007184 	.word	0x00007184

00002750 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    2750:	b538      	push	{r3, r4, r5, lr}
    2752:	460c      	mov	r4, r1
	ASSERT(device);
    2754:	4605      	mov	r5, r0
    2756:	22d9      	movs	r2, #217	; 0xd9
    2758:	4907      	ldr	r1, [pc, #28]	; (2778 <_adc_sync_init+0x28>)
    275a:	3000      	adds	r0, #0
    275c:	bf18      	it	ne
    275e:	2001      	movne	r0, #1
    2760:	4b06      	ldr	r3, [pc, #24]	; (277c <_adc_sync_init+0x2c>)
    2762:	4798      	blx	r3

	device->hw = hw;
    2764:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    2766:	4620      	mov	r0, r4
    2768:	4b05      	ldr	r3, [pc, #20]	; (2780 <_adc_sync_init+0x30>)
    276a:	4798      	blx	r3
    276c:	4601      	mov	r1, r0
    276e:	4620      	mov	r0, r4
    2770:	4b04      	ldr	r3, [pc, #16]	; (2784 <_adc_sync_init+0x34>)
    2772:	4798      	blx	r3
}
    2774:	bd38      	pop	{r3, r4, r5, pc}
    2776:	bf00      	nop
    2778:	0000719c 	.word	0x0000719c
    277c:	000023ad 	.word	0x000023ad
    2780:	00002711 	.word	0x00002711
    2784:	00002581 	.word	0x00002581

00002788 <_can_async_init>:

/**
 * \brief Initialize CAN.
 */
int32_t _can_async_init(struct _can_async_device *const dev, void *const hw)
{
    2788:	b430      	push	{r4, r5}
	dev->hw = hw;
    278a:	6001      	str	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_INIT_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
    278c:	698b      	ldr	r3, [r1, #24]
    278e:	f043 0301 	orr.w	r3, r3, #1
    2792:	618b      	str	r3, [r1, #24]
	hri_can_set_CCCR_INIT_bit(dev->hw);
	while (hri_can_get_CCCR_INIT_bit(dev->hw) == 0)
    2794:	6803      	ldr	r3, [r0, #0]
}

static inline bool hri_can_get_CCCR_INIT_bit(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Can *)hw)->CCCR.reg;
    2796:	699a      	ldr	r2, [r3, #24]
    2798:	f012 0f01 	tst.w	r2, #1
    279c:	d0fa      	beq.n	2794 <_can_async_init+0xc>
}

static inline void hri_can_set_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_CCE;
    279e:	699a      	ldr	r2, [r3, #24]
    27a0:	f042 0202 	orr.w	r2, r2, #2
    27a4:	619a      	str	r2, [r3, #24]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

#ifdef CONF_CAN1_ENABLED
	if (hw == CAN1) {
    27a6:	4b34      	ldr	r3, [pc, #208]	; (2878 <_can_async_init+0xf0>)
    27a8:	4299      	cmp	r1, r3
    27aa:	d011      	beq.n	27d0 <_can_async_init+0x48>
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

	/* Disable CCE to prevent Configuration Change */
	hri_can_clear_CCCR_CCE_bit(dev->hw);
    27ac:	6802      	ldr	r2, [r0, #0]
}

static inline void hri_can_clear_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_CCE;
    27ae:	6993      	ldr	r3, [r2, #24]
    27b0:	f023 0302 	bic.w	r3, r3, #2
    27b4:	6193      	str	r3, [r2, #24]
	hri_can_clear_CCCR_INIT_bit(dev->hw);
    27b6:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
    27b8:	6993      	ldr	r3, [r2, #24]
    27ba:	f023 0301 	bic.w	r3, r3, #1
    27be:	6193      	str	r3, [r2, #24]
	while (hri_can_get_CCCR_INIT_bit(dev->hw)) {
    27c0:	6803      	ldr	r3, [r0, #0]
	tmp = ((Can *)hw)->CCCR.reg;
    27c2:	699b      	ldr	r3, [r3, #24]
    27c4:	f013 0f01 	tst.w	r3, #1
    27c8:	d1fa      	bne.n	27c0 <_can_async_init+0x38>
	};

	return ERR_NONE;
}
    27ca:	2000      	movs	r0, #0
    27cc:	bc30      	pop	{r4, r5}
    27ce:	4770      	bx	lr
		_can1_dev    = dev;
    27d0:	4b2a      	ldr	r3, [pc, #168]	; (287c <_can_async_init+0xf4>)
    27d2:	461a      	mov	r2, r3
    27d4:	f842 0b04 	str.w	r0, [r2], #4
		dev->context = (void *)&_can1_context;
    27d8:	4929      	ldr	r1, [pc, #164]	; (2880 <_can_async_init+0xf8>)
    27da:	6181      	str	r1, [r0, #24]
		hri_can_set_CCCR_reg(dev->hw, CONF_CAN1_CCCR_REG);
    27dc:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_reg(const void *const hw, hri_can_cccr_reg_t mask)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= mask;
    27de:	698c      	ldr	r4, [r1, #24]
    27e0:	618c      	str	r4, [r1, #24]
		hri_can_write_MRCFG_reg(dev->hw, CONF_CAN1_MRCFG_REG);
    27e2:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->MRCFG.reg = data;
    27e4:	2400      	movs	r4, #0
    27e6:	608c      	str	r4, [r1, #8]
		hri_can_write_NBTP_reg(dev->hw, CONF_CAN1_BTP_REG);
    27e8:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_NBTP_reg(const void *const hw, hri_can_nbtp_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->NBTP.reg = data;
    27ea:	4d26      	ldr	r5, [pc, #152]	; (2884 <_can_async_init+0xfc>)
    27ec:	61cd      	str	r5, [r1, #28]
		hri_can_write_DBTP_reg(dev->hw, CONF_CAN1_DBTP_REG);
    27ee:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->DBTP.reg = data;
    27f0:	f640 2533 	movw	r5, #2611	; 0xa33
    27f4:	60cd      	str	r5, [r1, #12]
		hri_can_write_RXF0C_reg(dev->hw, CONF_CAN1_RXF0C_REG | CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo));
    27f6:	6805      	ldr	r5, [r0, #0]
    27f8:	4923      	ldr	r1, [pc, #140]	; (2888 <_can_async_init+0x100>)
    27fa:	b289      	uxth	r1, r1
    27fc:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
}

static inline void hri_can_write_RXF0C_reg(const void *const hw, hri_can_rxf0c_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXF0C.reg = data;
    2800:	f8c5 10a0 	str.w	r1, [r5, #160]	; 0xa0
		hri_can_write_RXESC_reg(dev->hw, CONF_CAN1_RXESC_REG);
    2804:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_RXESC_reg(const void *const hw, hri_can_rxesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXESC.reg = data;
    2806:	f8c1 40bc 	str.w	r4, [r1, #188]	; 0xbc
		hri_can_write_TXESC_reg(dev->hw, CONF_CAN1_TXESC_REG);
    280a:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_TXESC_reg(const void *const hw, hri_can_txesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXESC.reg = data;
    280c:	f8c1 40c8 	str.w	r4, [r1, #200]	; 0xc8
		hri_can_write_TXBC_reg(dev->hw, CONF_CAN1_TXBC_REG | CAN_TXBC_TBSA((uint32_t)can1_tx_fifo));
    2810:	6805      	ldr	r5, [r0, #0]
    2812:	491e      	ldr	r1, [pc, #120]	; (288c <_can_async_init+0x104>)
    2814:	b289      	uxth	r1, r1
    2816:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
	((Can *)hw)->TXBC.reg = data;
    281a:	f8c5 10c0 	str.w	r1, [r5, #192]	; 0xc0
		hri_can_write_TXEFC_reg(dev->hw, CONF_CAN1_TXEFC_REG | CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo));
    281e:	6801      	ldr	r1, [r0, #0]
    2820:	b292      	uxth	r2, r2
    2822:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
}

static inline void hri_can_write_TXEFC_reg(const void *const hw, hri_can_txefc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXEFC.reg = data;
    2826:	f8c1 20f0 	str.w	r2, [r1, #240]	; 0xf0
		hri_can_write_GFC_reg(dev->hw, CONF_CAN1_GFC_REG);
    282a:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->GFC.reg = data;
    282c:	2128      	movs	r1, #40	; 0x28
    282e:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
		hri_can_write_SIDFC_reg(dev->hw, CONF_CAN1_SIDFC_REG | CAN_SIDFC_FLSSA((uint32_t)can1_rx_std_filter));
    2832:	6801      	ldr	r1, [r0, #0]
    2834:	f103 0214 	add.w	r2, r3, #20
    2838:	b292      	uxth	r2, r2
    283a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
	((Can *)hw)->SIDFC.reg = data;
    283e:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
		hri_can_write_XIDFC_reg(dev->hw, CONF_CAN1_XIDFC_REG | CAN_XIDFC_FLESA((uint32_t)can1_rx_ext_filter));
    2842:	6802      	ldr	r2, [r0, #0]
    2844:	331c      	adds	r3, #28
    2846:	b29b      	uxth	r3, r3
    2848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Can *)hw)->XIDFC.reg = data;
    284c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		hri_can_write_XIDAM_reg(dev->hw, CONF_CAN1_XIDAM_REG);
    2850:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->XIDAM.reg = data;
    2852:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2856:	4b0e      	ldr	r3, [pc, #56]	; (2890 <_can_async_init+0x108>)
    2858:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    285c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
    2860:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2864:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2868:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    286c:	609a      	str	r2, [r3, #8]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
    286e:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->ILE.reg = data;
    2870:	2201      	movs	r2, #1
    2872:	65da      	str	r2, [r3, #92]	; 0x5c
    2874:	e79a      	b.n	27ac <_can_async_init+0x24>
    2876:	bf00      	nop
    2878:	42000400 	.word	0x42000400
    287c:	200005a0 	.word	0x200005a0
    2880:	20000000 	.word	0x20000000
    2884:	06020a07 	.word	0x06020a07
    2888:	200018d0 	.word	0x200018d0
    288c:	200018b0 	.word	0x200018b0
    2890:	e000e100 	.word	0xe000e100

00002894 <CAN1_Handler>:

/*
 * \brief CAN interrupt handler
 */
void CAN1_Handler(void)
{
    2894:	b538      	push	{r3, r4, r5, lr}
	struct _can_async_device *dev = _can1_dev;
    2896:	4b1d      	ldr	r3, [pc, #116]	; (290c <CAN1_Handler+0x78>)
    2898:	681d      	ldr	r5, [r3, #0]
	uint32_t                  ir;
	ir = hri_can_read_IR_reg(dev->hw);
    289a:	682b      	ldr	r3, [r5, #0]
	return ((Can *)hw)->IR.reg;
    289c:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & CAN_IR_RF0N) {
    289e:	f014 0f01 	tst.w	r4, #1
    28a2:	d11a      	bne.n	28da <CAN1_Handler+0x46>
		dev->cb.rx_done(dev);
	}

	if (ir & CAN_IR_TC) {
    28a4:	f414 7f00 	tst.w	r4, #512	; 0x200
    28a8:	d11b      	bne.n	28e2 <CAN1_Handler+0x4e>
		dev->cb.tx_done(dev);
	}

	if (ir & CAN_IR_BO) {
    28aa:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    28ae:	d11c      	bne.n	28ea <CAN1_Handler+0x56>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & CAN_IR_EW) {
    28b0:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    28b4:	d11e      	bne.n	28f4 <CAN1_Handler+0x60>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & CAN_IR_EP) {
    28b6:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    28ba:	d008      	beq.n	28ce <CAN1_Handler+0x3a>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    28bc:	68eb      	ldr	r3, [r5, #12]
    28be:	682a      	ldr	r2, [r5, #0]
	return (((Can *)hw)->PSR.reg & CAN_PSR_EP) >> CAN_PSR_EP_Pos;
    28c0:	6c52      	ldr	r2, [r2, #68]	; 0x44
    28c2:	f012 0f20 	tst.w	r2, #32
    28c6:	d01a      	beq.n	28fe <CAN1_Handler+0x6a>
    28c8:	2102      	movs	r1, #2
    28ca:	4628      	mov	r0, r5
    28cc:	4798      	blx	r3
	}

	if (ir & CAN_IR_RF0L) {
    28ce:	f014 0f08 	tst.w	r4, #8
    28d2:	d116      	bne.n	2902 <CAN1_Handler+0x6e>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_can_write_IR_reg(dev->hw, ir);
    28d4:	682b      	ldr	r3, [r5, #0]
	((Can *)hw)->IR.reg = data;
    28d6:	651c      	str	r4, [r3, #80]	; 0x50
    28d8:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
    28da:	68ab      	ldr	r3, [r5, #8]
    28dc:	4628      	mov	r0, r5
    28de:	4798      	blx	r3
    28e0:	e7e0      	b.n	28a4 <CAN1_Handler+0x10>
		dev->cb.tx_done(dev);
    28e2:	686b      	ldr	r3, [r5, #4]
    28e4:	4628      	mov	r0, r5
    28e6:	4798      	blx	r3
    28e8:	e7df      	b.n	28aa <CAN1_Handler+0x16>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
    28ea:	68eb      	ldr	r3, [r5, #12]
    28ec:	2103      	movs	r1, #3
    28ee:	4628      	mov	r0, r5
    28f0:	4798      	blx	r3
    28f2:	e7dd      	b.n	28b0 <CAN1_Handler+0x1c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
    28f4:	68eb      	ldr	r3, [r5, #12]
    28f6:	2100      	movs	r1, #0
    28f8:	4628      	mov	r0, r5
    28fa:	4798      	blx	r3
    28fc:	e7db      	b.n	28b6 <CAN1_Handler+0x22>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    28fe:	2101      	movs	r1, #1
    2900:	e7e3      	b.n	28ca <CAN1_Handler+0x36>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
    2902:	68eb      	ldr	r3, [r5, #12]
    2904:	2104      	movs	r1, #4
    2906:	4628      	mov	r0, r5
    2908:	4798      	blx	r3
    290a:	e7e3      	b.n	28d4 <CAN1_Handler+0x40>
    290c:	200005a0 	.word	0x200005a0

00002910 <_go_to_sleep>:
  __ASM volatile ("dsb 0xF":::"memory");
    2910:	f3bf 8f4f 	dsb	sy
 * \brief Put MCU to sleep
 */
void _go_to_sleep(void)
{
	__DSB();
	__WFI();
    2914:	bf30      	wfi
    2916:	4770      	bx	lr

00002918 <_get_cycles_for_ms>:
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
	case 8:
		return (ms * (freq / 100000)) * 100;
    2918:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
    291c:	0143      	lsls	r3, r0, #5
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    291e:	2064      	movs	r0, #100	; 0x64
    2920:	fb00 f003 	mul.w	r0, r0, r3
    2924:	4770      	bx	lr
	...

00002928 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    2928:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    292a:	4a09      	ldr	r2, [pc, #36]	; (2950 <_init_chip+0x28>)
    292c:	8813      	ldrh	r3, [r2, #0]
    292e:	b29b      	uxth	r3, r3
    2930:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    2932:	4b08      	ldr	r3, [pc, #32]	; (2954 <_init_chip+0x2c>)
    2934:	4798      	blx	r3
	_oscctrl_init_sources();
    2936:	4b08      	ldr	r3, [pc, #32]	; (2958 <_init_chip+0x30>)
    2938:	4798      	blx	r3
	_mclk_init();
    293a:	4b08      	ldr	r3, [pc, #32]	; (295c <_init_chip+0x34>)
    293c:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    293e:	2002      	movs	r0, #2
    2940:	4c07      	ldr	r4, [pc, #28]	; (2960 <_init_chip+0x38>)
    2942:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    2944:	4b07      	ldr	r3, [pc, #28]	; (2964 <_init_chip+0x3c>)
    2946:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2948:	f640 70fd 	movw	r0, #4093	; 0xffd
    294c:	47a0      	blx	r4
    294e:	bd10      	pop	{r4, pc}
    2950:	41004000 	.word	0x41004000
    2954:	00002c45 	.word	0x00002c45
    2958:	00002c65 	.word	0x00002c65
    295c:	00002b69 	.word	0x00002b69
    2960:	00002b29 	.word	0x00002b29
    2964:	00002c81 	.word	0x00002c81

00002968 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    2968:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    296a:	2000      	movs	r0, #0
    296c:	4770      	bx	lr
	...

00002970 <_ext_irq_handler>:

/**
 * \brief Inter EIC interrupt handler
 */
static void _ext_irq_handler(void)
{
    2970:	b570      	push	{r4, r5, r6, lr}
    2972:	b082      	sub	sp, #8
	return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw)
{
	return ((Eic *)hw)->INTFLAG.reg;
    2974:	4b2a      	ldr	r3, [pc, #168]	; (2a20 <_ext_irq_handler+0xb0>)
    2976:	695a      	ldr	r2, [r3, #20]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
    2978:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
    297a:	9a01      	ldr	r2, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask)
{
	((Eic *)hw)->INTFLAG.reg = mask;
    297c:	615a      	str	r2, [r3, #20]

	ASSERT(callback);
    297e:	4b29      	ldr	r3, [pc, #164]	; (2a24 <_ext_irq_handler+0xb4>)
    2980:	6818      	ldr	r0, [r3, #0]
    2982:	22ec      	movs	r2, #236	; 0xec
    2984:	4928      	ldr	r1, [pc, #160]	; (2a28 <_ext_irq_handler+0xb8>)
    2986:	3000      	adds	r0, #0
    2988:	bf18      	it	ne
    298a:	2001      	movne	r0, #1
    298c:	4b27      	ldr	r3, [pc, #156]	; (2a2c <_ext_irq_handler+0xbc>)
    298e:	4798      	blx	r3
	uint32_t          pin = INVALID_PIN_NUMBER;
    2990:	f04f 35ff 	mov.w	r5, #4294967295

	while (flags) {
    2994:	e035      	b.n	2a02 <_ext_irq_handler+0x92>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = (upper + lower) >> 1;
				if (_map[middle].extint == pos) {
					pin = _map[middle].pin;
    2996:	4b26      	ldr	r3, [pc, #152]	; (2a30 <_ext_irq_handler+0xc0>)
    2998:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
    299c:	6875      	ldr	r5, [r6, #4]
				} else {
					upper = middle - 1;
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
    299e:	f1b5 3fff 	cmp.w	r5, #4294967295
    29a2:	d003      	beq.n	29ac <_ext_irq_handler+0x3c>
				callback(pin);
    29a4:	4b1f      	ldr	r3, [pc, #124]	; (2a24 <_ext_irq_handler+0xb4>)
    29a6:	681b      	ldr	r3, [r3, #0]
    29a8:	4628      	mov	r0, r5
    29aa:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
    29ac:	2301      	movs	r3, #1
    29ae:	40a3      	lsls	r3, r4
    29b0:	9c01      	ldr	r4, [sp, #4]
    29b2:	ea24 0403 	bic.w	r4, r4, r3
    29b6:	9401      	str	r4, [sp, #4]
			pos = ffs(flags) - 1;
    29b8:	9b01      	ldr	r3, [sp, #4]
    29ba:	fa93 f4a3 	rbit	r4, r3
    29be:	fab4 f484 	clz	r4, r4
    29c2:	b90b      	cbnz	r3, 29c8 <_ext_irq_handler+0x58>
    29c4:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    29c8:	f1b4 3fff 	cmp.w	r4, #4294967295
    29cc:	d014      	beq.n	29f8 <_ext_irq_handler+0x88>
    29ce:	2002      	movs	r0, #2
    29d0:	2100      	movs	r1, #0
    29d2:	e001      	b.n	29d8 <_ext_irq_handler+0x68>
					upper = middle - 1;
    29d4:	3b01      	subs	r3, #1
    29d6:	b2d8      	uxtb	r0, r3
			while (upper >= lower) {
    29d8:	4281      	cmp	r1, r0
    29da:	d8e0      	bhi.n	299e <_ext_irq_handler+0x2e>
				middle = (upper + lower) >> 1;
    29dc:	1843      	adds	r3, r0, r1
    29de:	f3c3 0347 	ubfx	r3, r3, #1, #8
    29e2:	461e      	mov	r6, r3
				if (_map[middle].extint == pos) {
    29e4:	4a12      	ldr	r2, [pc, #72]	; (2a30 <_ext_irq_handler+0xc0>)
    29e6:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    29ea:	42a2      	cmp	r2, r4
    29ec:	d0d3      	beq.n	2996 <_ext_irq_handler+0x26>
				if (_map[middle].extint < pos) {
    29ee:	42a2      	cmp	r2, r4
    29f0:	daf0      	bge.n	29d4 <_ext_irq_handler+0x64>
					lower = middle + 1;
    29f2:	3301      	adds	r3, #1
    29f4:	b2d9      	uxtb	r1, r3
    29f6:	e7ef      	b.n	29d8 <_ext_irq_handler+0x68>
	return ((Eic *)hw)->INTFLAG.reg;
    29f8:	4b09      	ldr	r3, [pc, #36]	; (2a20 <_ext_irq_handler+0xb0>)
    29fa:	695a      	ldr	r2, [r3, #20]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
    29fc:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
    29fe:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
    2a00:	615a      	str	r2, [r3, #20]
	while (flags) {
    2a02:	9b01      	ldr	r3, [sp, #4]
    2a04:	b14b      	cbz	r3, 2a1a <_ext_irq_handler+0xaa>
		pos = ffs(flags) - 1;
    2a06:	9b01      	ldr	r3, [sp, #4]
    2a08:	fa93 f4a3 	rbit	r4, r3
    2a0c:	fab4 f484 	clz	r4, r4
    2a10:	2b00      	cmp	r3, #0
    2a12:	d1d9      	bne.n	29c8 <_ext_irq_handler+0x58>
    2a14:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    2a18:	e7d6      	b.n	29c8 <_ext_irq_handler+0x58>
	}
}
    2a1a:	b002      	add	sp, #8
    2a1c:	bd70      	pop	{r4, r5, r6, pc}
    2a1e:	bf00      	nop
    2a20:	40002800 	.word	0x40002800
    2a24:	200005cc 	.word	0x200005cc
    2a28:	000071c4 	.word	0x000071c4
    2a2c:	000023ad 	.word	0x000023ad
    2a30:	000071b4 	.word	0x000071b4

00002a34 <_ext_irq_init>:
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
    2a34:	4b33      	ldr	r3, [pc, #204]	; (2b04 <_ext_irq_init+0xd0>)
    2a36:	685b      	ldr	r3, [r3, #4]
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
    2a38:	f013 0f01 	tst.w	r3, #1
    2a3c:	d120      	bne.n	2a80 <_ext_irq_init+0x4c>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a3e:	4b31      	ldr	r3, [pc, #196]	; (2b04 <_ext_irq_init+0xd0>)
    2a40:	685b      	ldr	r3, [r3, #4]
    2a42:	f013 0f03 	tst.w	r3, #3
    2a46:	d1fa      	bne.n	2a3e <_ext_irq_init+0xa>

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2a48:	4b2e      	ldr	r3, [pc, #184]	; (2b04 <_ext_irq_init+0xd0>)
    2a4a:	781b      	ldrb	r3, [r3, #0]
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
    2a4c:	f013 0f02 	tst.w	r3, #2
    2a50:	d00e      	beq.n	2a70 <_ext_irq_init+0x3c>
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    2a52:	4a2c      	ldr	r2, [pc, #176]	; (2b04 <_ext_irq_init+0xd0>)
    2a54:	7813      	ldrb	r3, [r2, #0]
    2a56:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    2a5a:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a5c:	4b29      	ldr	r3, [pc, #164]	; (2b04 <_ext_irq_init+0xd0>)
    2a5e:	685b      	ldr	r3, [r3, #4]
    2a60:	f013 0f03 	tst.w	r3, #3
    2a64:	d1fa      	bne.n	2a5c <_ext_irq_init+0x28>
    2a66:	4b27      	ldr	r3, [pc, #156]	; (2b04 <_ext_irq_init+0xd0>)
    2a68:	685b      	ldr	r3, [r3, #4]
    2a6a:	f013 0f02 	tst.w	r3, #2
    2a6e:	d1fa      	bne.n	2a66 <_ext_irq_init+0x32>
}

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
    2a70:	2201      	movs	r2, #1
    2a72:	4b24      	ldr	r3, [pc, #144]	; (2b04 <_ext_irq_init+0xd0>)
    2a74:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a76:	4b23      	ldr	r3, [pc, #140]	; (2b04 <_ext_irq_init+0xd0>)
    2a78:	685b      	ldr	r3, [r3, #4]
    2a7a:	f013 0f03 	tst.w	r3, #3
    2a7e:	d1fa      	bne.n	2a76 <_ext_irq_init+0x42>
    2a80:	4b20      	ldr	r3, [pc, #128]	; (2b04 <_ext_irq_init+0xd0>)
    2a82:	685b      	ldr	r3, [r3, #4]
    2a84:	f013 0f01 	tst.w	r3, #1
    2a88:	d1fa      	bne.n	2a80 <_ext_irq_init+0x4c>
	tmp = ((Eic *)hw)->CTRLA.reg;
    2a8a:	4a1e      	ldr	r2, [pc, #120]	; (2b04 <_ext_irq_init+0xd0>)
    2a8c:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    2a8e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
	((Eic *)hw)->CTRLA.reg = tmp;
    2a92:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2a94:	4b1b      	ldr	r3, [pc, #108]	; (2b04 <_ext_irq_init+0xd0>)
    2a96:	685b      	ldr	r3, [r3, #4]
    2a98:	f013 0f03 	tst.w	r3, #3
    2a9c:	d1fa      	bne.n	2a94 <_ext_irq_init+0x60>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    2a9e:	4b19      	ldr	r3, [pc, #100]	; (2b04 <_ext_irq_init+0xd0>)
    2aa0:	2200      	movs	r2, #0
    2aa2:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    2aa4:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    2aa6:	f242 0104 	movw	r1, #8196	; 0x2004
    2aaa:	6199      	str	r1, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    2aac:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    2aae:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    2ab0:	f44f 7280 	mov.w	r2, #256	; 0x100
    2ab4:	61da      	str	r2, [r3, #28]
    2ab6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2aba:	621a      	str	r2, [r3, #32]
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2abc:	781a      	ldrb	r2, [r3, #0]
    2abe:	f042 0202 	orr.w	r2, r2, #2
    2ac2:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2ac4:	4b0f      	ldr	r3, [pc, #60]	; (2b04 <_ext_irq_init+0xd0>)
    2ac6:	685b      	ldr	r3, [r3, #4]
    2ac8:	f013 0f03 	tst.w	r3, #3
    2acc:	d1fa      	bne.n	2ac4 <_ext_irq_init+0x90>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2ace:	4b0e      	ldr	r3, [pc, #56]	; (2b08 <_ext_irq_init+0xd4>)
    2ad0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2ad4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2ad8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2adc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2ae0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2ae4:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2ae6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    2aea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2aee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2af2:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2af6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2afa:	601a      	str	r2, [r3, #0]
	callback = cb;
    2afc:	4b03      	ldr	r3, [pc, #12]	; (2b0c <_ext_irq_init+0xd8>)
    2afe:	6018      	str	r0, [r3, #0]
}
    2b00:	2000      	movs	r0, #0
    2b02:	4770      	bx	lr
    2b04:	40002800 	.word	0x40002800
    2b08:	e000e100 	.word	0xe000e100
    2b0c:	200005cc 	.word	0x200005cc

00002b10 <EIC_2_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_2_Handler(void)
{
    2b10:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2b12:	4b01      	ldr	r3, [pc, #4]	; (2b18 <EIC_2_Handler+0x8>)
    2b14:	4798      	blx	r3
    2b16:	bd08      	pop	{r3, pc}
    2b18:	00002971 	.word	0x00002971

00002b1c <EIC_13_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_13_Handler(void)
{
    2b1c:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2b1e:	4b01      	ldr	r3, [pc, #4]	; (2b24 <EIC_13_Handler+0x8>)
    2b20:	4798      	blx	r3
    2b22:	bd08      	pop	{r3, pc}
    2b24:	00002971 	.word	0x00002971

00002b28 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    2b28:	f010 0f01 	tst.w	r0, #1
    2b2c:	d008      	beq.n	2b40 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2b2e:	4a0b      	ldr	r2, [pc, #44]	; (2b5c <_gclk_init_generators_by_fref+0x34>)
    2b30:	4b0b      	ldr	r3, [pc, #44]	; (2b60 <_gclk_init_generators_by_fref+0x38>)
    2b32:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2b34:	4b0a      	ldr	r3, [pc, #40]	; (2b60 <_gclk_init_generators_by_fref+0x38>)
    2b36:	685a      	ldr	r2, [r3, #4]
    2b38:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2b3c:	421a      	tst	r2, r3
    2b3e:	d1f9      	bne.n	2b34 <_gclk_init_generators_by_fref+0xc>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    2b40:	f010 0f02 	tst.w	r0, #2
    2b44:	d008      	beq.n	2b58 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2b46:	4a07      	ldr	r2, [pc, #28]	; (2b64 <_gclk_init_generators_by_fref+0x3c>)
    2b48:	4b05      	ldr	r3, [pc, #20]	; (2b60 <_gclk_init_generators_by_fref+0x38>)
    2b4a:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2b4c:	4b04      	ldr	r3, [pc, #16]	; (2b60 <_gclk_init_generators_by_fref+0x38>)
    2b4e:	685a      	ldr	r2, [r3, #4]
    2b50:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2b54:	421a      	tst	r2, r3
    2b56:	d1f9      	bne.n	2b4c <_gclk_init_generators_by_fref+0x24>
    2b58:	4770      	bx	lr
    2b5a:	bf00      	nop
    2b5c:	00012906 	.word	0x00012906
    2b60:	40001c00 	.word	0x40001c00
    2b64:	00010904 	.word	0x00010904

00002b68 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    2b68:	2201      	movs	r2, #1
    2b6a:	4b01      	ldr	r3, [pc, #4]	; (2b70 <_mclk_init+0x8>)
    2b6c:	715a      	strb	r2, [r3, #5]
    2b6e:	4770      	bx	lr
    2b70:	40000800 	.word	0x40000800

00002b74 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    2b74:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2b76:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    2b78:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    2b7a:	f012 0f01 	tst.w	r2, #1
    2b7e:	d005      	beq.n	2b8c <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    2b80:	2201      	movs	r2, #1
    2b82:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    2b84:	6803      	ldr	r3, [r0, #0]
    2b86:	b153      	cbz	r3, 2b9e <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    2b88:	4798      	blx	r3
    2b8a:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    2b8c:	8a1a      	ldrh	r2, [r3, #16]
    2b8e:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    2b90:	b12a      	cbz	r2, 2b9e <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    2b92:	f240 225e 	movw	r2, #606	; 0x25e
    2b96:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    2b98:	6843      	ldr	r3, [r0, #4]
    2b9a:	b103      	cbz	r3, 2b9e <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    2b9c:	4798      	blx	r3
    2b9e:	bd08      	pop	{r3, pc}

00002ba0 <_flash_init>:
{
    2ba0:	b538      	push	{r3, r4, r5, lr}
    2ba2:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    2ba4:	4605      	mov	r5, r0
    2ba6:	b350      	cbz	r0, 2bfe <_flash_init+0x5e>
    2ba8:	4b17      	ldr	r3, [pc, #92]	; (2c08 <_flash_init+0x68>)
    2baa:	4299      	cmp	r1, r3
    2bac:	d029      	beq.n	2c02 <_flash_init+0x62>
    2bae:	2000      	movs	r0, #0
    2bb0:	224b      	movs	r2, #75	; 0x4b
    2bb2:	4916      	ldr	r1, [pc, #88]	; (2c0c <_flash_init+0x6c>)
    2bb4:	4b16      	ldr	r3, [pc, #88]	; (2c10 <_flash_init+0x70>)
    2bb6:	4798      	blx	r3
	device->hw = hw;
    2bb8:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    2bba:	8823      	ldrh	r3, [r4, #0]
	ctrla &= ~(NVMCTRL_CTRLA_CACHEDIS0 | NVMCTRL_CTRLA_CACHEDIS1 | NVMCTRL_CTRLA_PRM_Msk);
    2bbc:	f3c3 030d 	ubfx	r3, r3, #0, #14
    2bc0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    2bc4:	b29b      	uxth	r3, r3
	((Nvmctrl *)hw)->CTRLA.reg = data;
    2bc6:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    2bc8:	4b12      	ldr	r3, [pc, #72]	; (2c14 <_flash_init+0x74>)
    2bca:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2bcc:	4b12      	ldr	r3, [pc, #72]	; (2c18 <_flash_init+0x78>)
    2bce:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    2bd2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2bd6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2bda:	f3bf 8f6f 	isb	sy
    2bde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2be2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2be6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2bea:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2bee:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    2bf2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2bf6:	6019      	str	r1, [r3, #0]
    2bf8:	601a      	str	r2, [r3, #0]
}
    2bfa:	2000      	movs	r0, #0
    2bfc:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(device && (hw == NVMCTRL));
    2bfe:	2000      	movs	r0, #0
    2c00:	e7d6      	b.n	2bb0 <_flash_init+0x10>
    2c02:	2001      	movs	r0, #1
    2c04:	e7d4      	b.n	2bb0 <_flash_init+0x10>
    2c06:	bf00      	nop
    2c08:	41004000 	.word	0x41004000
    2c0c:	000071dc 	.word	0x000071dc
    2c10:	000023ad 	.word	0x000023ad
    2c14:	200005d0 	.word	0x200005d0
    2c18:	e000e100 	.word	0xe000e100

00002c1c <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    2c1c:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2c1e:	4b02      	ldr	r3, [pc, #8]	; (2c28 <NVMCTRL_0_Handler+0xc>)
    2c20:	6818      	ldr	r0, [r3, #0]
    2c22:	4b02      	ldr	r3, [pc, #8]	; (2c2c <NVMCTRL_0_Handler+0x10>)
    2c24:	4798      	blx	r3
    2c26:	bd08      	pop	{r3, pc}
    2c28:	200005d0 	.word	0x200005d0
    2c2c:	00002b75 	.word	0x00002b75

00002c30 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    2c30:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2c32:	4b02      	ldr	r3, [pc, #8]	; (2c3c <NVMCTRL_1_Handler+0xc>)
    2c34:	6818      	ldr	r0, [r3, #0]
    2c36:	4b02      	ldr	r3, [pc, #8]	; (2c40 <NVMCTRL_1_Handler+0x10>)
    2c38:	4798      	blx	r3
    2c3a:	bd08      	pop	{r3, pc}
    2c3c:	200005d0 	.word	0x200005d0
    2c40:	00002b75 	.word	0x00002b75

00002c44 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    2c44:	4b06      	ldr	r3, [pc, #24]	; (2c60 <_osc32kctrl_init_sources+0x1c>)
    2c46:	f242 0286 	movw	r2, #8326	; 0x2086
    2c4a:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    2c4c:	2200      	movs	r2, #0
    2c4e:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    2c50:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    2c52:	69d9      	ldr	r1, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    2c54:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2c58:	61d9      	str	r1, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2c5a:	741a      	strb	r2, [r3, #16]
    2c5c:	4770      	bx	lr
    2c5e:	bf00      	nop
    2c60:	40001400 	.word	0x40001400

00002c64 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    2c64:	4a04      	ldr	r2, [pc, #16]	; (2c78 <_oscctrl_init_sources+0x14>)
    2c66:	4b05      	ldr	r3, [pc, #20]	; (2c7c <_oscctrl_init_sources+0x18>)
    2c68:	619a      	str	r2, [r3, #24]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    2c6a:	4b04      	ldr	r3, [pc, #16]	; (2c7c <_oscctrl_init_sources+0x18>)
    2c6c:	691b      	ldr	r3, [r3, #16]
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    2c6e:	f013 0f02 	tst.w	r3, #2
    2c72:	d0fa      	beq.n	2c6a <_oscctrl_init_sources+0x6>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    2c74:	4770      	bx	lr
    2c76:	bf00      	nop
    2c78:	03002606 	.word	0x03002606
    2c7c:	40001000 	.word	0x40001000

00002c80 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2c80:	4a36      	ldr	r2, [pc, #216]	; (2d5c <_oscctrl_init_referenced_generators+0xdc>)
    2c82:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2c84:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2c88:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2c8c:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2c8e:	4b33      	ldr	r3, [pc, #204]	; (2d5c <_oscctrl_init_referenced_generators+0xdc>)
    2c90:	685a      	ldr	r2, [r3, #4]
    2c92:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2c96:	421a      	tst	r2, r3
    2c98:	d1f9      	bne.n	2c8e <_oscctrl_init_referenced_generators+0xe>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2c9a:	4b30      	ldr	r3, [pc, #192]	; (2d5c <_oscctrl_init_referenced_generators+0xdc>)
    2c9c:	685b      	ldr	r3, [r3, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2c9e:	f013 0f04 	tst.w	r3, #4
    2ca2:	d1fa      	bne.n	2c9a <_oscctrl_init_referenced_generators+0x1a>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2ca4:	4b2e      	ldr	r3, [pc, #184]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2ca6:	2200      	movs	r2, #0
    2ca8:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    2caa:	4a2e      	ldr	r2, [pc, #184]	; (2d64 <_oscctrl_init_referenced_generators+0xe4>)
    2cac:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2cae:	4b2c      	ldr	r3, [pc, #176]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2cb0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    2cb4:	f013 0f10 	tst.w	r3, #16
    2cb8:	d1f9      	bne.n	2cae <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2cba:	2200      	movs	r2, #0
    2cbc:	4b28      	ldr	r3, [pc, #160]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2cbe:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2cc2:	4b27      	ldr	r3, [pc, #156]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2cc4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2cc8:	f013 0f04 	tst.w	r3, #4
    2ccc:	d1f9      	bne.n	2cc2 <_oscctrl_init_referenced_generators+0x42>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2cce:	2202      	movs	r2, #2
    2cd0:	4b23      	ldr	r3, [pc, #140]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2cd2:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2cd4:	4b22      	ldr	r3, [pc, #136]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2cd6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    2cda:	f013 0f02 	tst.w	r3, #2
    2cde:	d1f9      	bne.n	2cd4 <_oscctrl_init_referenced_generators+0x54>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    2ce0:	4b1f      	ldr	r3, [pc, #124]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2ce2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    2ce4:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2ce6:	4b1e      	ldr	r3, [pc, #120]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2ce8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    2cec:	f013 0f08 	tst.w	r3, #8
    2cf0:	d1f9      	bne.n	2ce6 <_oscctrl_init_referenced_generators+0x66>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2cf2:	2280      	movs	r2, #128	; 0x80
    2cf4:	4b1a      	ldr	r3, [pc, #104]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2cf6:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2cfa:	4b19      	ldr	r3, [pc, #100]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2cfc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2d00:	f013 0f04 	tst.w	r3, #4
    2d04:	d1f9      	bne.n	2cfa <_oscctrl_init_referenced_generators+0x7a>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    2d06:	4b16      	ldr	r3, [pc, #88]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2d08:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    2d0c:	f013 0f01 	tst.w	r3, #1
    2d10:	d01d      	beq.n	2d4e <_oscctrl_init_referenced_generators+0xce>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    2d12:	4b13      	ldr	r3, [pc, #76]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2d14:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    2d16:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2d1a:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    2d1e:	d1f8      	bne.n	2d12 <_oscctrl_init_referenced_generators+0x92>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    2d20:	4b0e      	ldr	r3, [pc, #56]	; (2d5c <_oscctrl_init_referenced_generators+0xdc>)
    2d22:	685b      	ldr	r3, [r3, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    2d24:	2b00      	cmp	r3, #0
    2d26:	d1fb      	bne.n	2d20 <_oscctrl_init_referenced_generators+0xa0>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2d28:	4a0c      	ldr	r2, [pc, #48]	; (2d5c <_oscctrl_init_referenced_generators+0xdc>)
    2d2a:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2d2c:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2d30:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2d34:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2d36:	4b09      	ldr	r3, [pc, #36]	; (2d5c <_oscctrl_init_referenced_generators+0xdc>)
    2d38:	685a      	ldr	r2, [r3, #4]
    2d3a:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2d3e:	421a      	tst	r2, r3
    2d40:	d1f9      	bne.n	2d36 <_oscctrl_init_referenced_generators+0xb6>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2d42:	4b06      	ldr	r3, [pc, #24]	; (2d5c <_oscctrl_init_referenced_generators+0xdc>)
    2d44:	685b      	ldr	r3, [r3, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2d46:	f013 0f04 	tst.w	r3, #4
    2d4a:	d1fa      	bne.n	2d42 <_oscctrl_init_referenced_generators+0xc2>
		;
#endif
	(void)hw;
}
    2d4c:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    2d4e:	4b04      	ldr	r3, [pc, #16]	; (2d60 <_oscctrl_init_referenced_generators+0xe0>)
    2d50:	691b      	ldr	r3, [r3, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    2d52:	f413 7f80 	tst.w	r3, #256	; 0x100
    2d56:	d0fa      	beq.n	2d4e <_oscctrl_init_referenced_generators+0xce>
    2d58:	e7e2      	b.n	2d20 <_oscctrl_init_referenced_generators+0xa0>
    2d5a:	bf00      	nop
    2d5c:	40001c00 	.word	0x40001c00
    2d60:	40001000 	.word	0x40001000
    2d64:	04010000 	.word	0x04010000

00002d68 <_set_sleep_mode>:
 */
int32_t _set_sleep_mode(const uint8_t mode)
{
	uint8_t delay = 10;

	switch (mode) {
    2d68:	2802      	cmp	r0, #2
    2d6a:	d003      	beq.n	2d74 <_set_sleep_mode+0xc>
    2d6c:	d310      	bcc.n	2d90 <_set_sleep_mode+0x28>
    2d6e:	1f03      	subs	r3, r0, #4
    2d70:	2b03      	cmp	r3, #3
    2d72:	d80d      	bhi.n	2d90 <_set_sleep_mode+0x28>
}

static inline void hri_pm_write_SLEEPCFG_reg(const void *const hw, hri_pm_sleepcfg_reg_t data)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->SLEEPCFG.reg = data;
    2d74:	4b09      	ldr	r3, [pc, #36]	; (2d9c <_set_sleep_mode+0x34>)
    2d76:	7058      	strb	r0, [r3, #1]
	uint8_t delay = 10;
    2d78:	230a      	movs	r3, #10
	PM_CRITICAL_SECTION_LEAVE();
}

static inline hri_pm_sleepcfg_reg_t hri_pm_read_SLEEPCFG_reg(const void *const hw)
{
	return ((Pm *)hw)->SLEEPCFG.reg;
    2d7a:	4a08      	ldr	r2, [pc, #32]	; (2d9c <_set_sleep_mode+0x34>)
    2d7c:	7852      	ldrb	r2, [r2, #1]
    2d7e:	b2d2      	uxtb	r2, r2
		 * writing of the SLEEPCFG register due to bridges. Software has to make
		 * sure the SLEEPCFG register reads the wanted value before issuing WFI
		 * instruction.
		 */
		do {
			if (hri_pm_read_SLEEPCFG_reg(PM) == mode) {
    2d80:	4290      	cmp	r0, r2
    2d82:	d008      	beq.n	2d96 <_set_sleep_mode+0x2e>
				break;
			}
		} while (--delay);
    2d84:	3b01      	subs	r3, #1
    2d86:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    2d8a:	d1f6      	bne.n	2d7a <_set_sleep_mode+0x12>
		break;
	default:
		return ERR_INVALID_ARG;
	}

	return ERR_NONE;
    2d8c:	2000      	movs	r0, #0
    2d8e:	4770      	bx	lr
		return ERR_INVALID_ARG;
    2d90:	f06f 000c 	mvn.w	r0, #12
    2d94:	4770      	bx	lr
	return ERR_NONE;
    2d96:	2000      	movs	r0, #0
}
    2d98:	4770      	bx	lr
    2d9a:	bf00      	nop
    2d9c:	40000400 	.word	0x40000400

00002da0 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    2da0:	b500      	push	{lr}
    2da2:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    2da4:	4b0d      	ldr	r3, [pc, #52]	; (2ddc <RAMECC_Handler+0x3c>)
    2da6:	789b      	ldrb	r3, [r3, #2]
    2da8:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    2daa:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2dac:	9b01      	ldr	r3, [sp, #4]
    2dae:	f013 0f02 	tst.w	r3, #2
    2db2:	d006      	beq.n	2dc2 <RAMECC_Handler+0x22>
    2db4:	4b0a      	ldr	r3, [pc, #40]	; (2de0 <RAMECC_Handler+0x40>)
    2db6:	681b      	ldr	r3, [r3, #0]
    2db8:	b11b      	cbz	r3, 2dc2 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    2dba:	4a08      	ldr	r2, [pc, #32]	; (2ddc <RAMECC_Handler+0x3c>)
    2dbc:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2dbe:	4798      	blx	r3
    2dc0:	e009      	b.n	2dd6 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    2dc2:	9b01      	ldr	r3, [sp, #4]
    2dc4:	f013 0f01 	tst.w	r3, #1
    2dc8:	d005      	beq.n	2dd6 <RAMECC_Handler+0x36>
    2dca:	4b05      	ldr	r3, [pc, #20]	; (2de0 <RAMECC_Handler+0x40>)
    2dcc:	685b      	ldr	r3, [r3, #4]
    2dce:	b113      	cbz	r3, 2dd6 <RAMECC_Handler+0x36>
    2dd0:	4a02      	ldr	r2, [pc, #8]	; (2ddc <RAMECC_Handler+0x3c>)
    2dd2:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2dd4:	4798      	blx	r3
	} else {
		return;
	}
}
    2dd6:	b003      	add	sp, #12
    2dd8:	f85d fb04 	ldr.w	pc, [sp], #4
    2ddc:	41020000 	.word	0x41020000
    2de0:	200018f0 	.word	0x200018f0

00002de4 <_rtc_interrupt_handler>:
 * \brief RTC interrupt handler
 *
 * \param[in] dev The pointer to calendar device struct
 */
static void _rtc_interrupt_handler(struct calendar_dev *dev)
{
    2de4:	b510      	push	{r4, lr}
    2de6:	4604      	mov	r4, r0
	/* Read and mask interrupt flag register */
	uint16_t interrupt_status  = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    2de8:	6802      	ldr	r2, [r0, #0]
	return tmp;
}

static inline hri_rtcmode0_intflag_reg_t hri_rtcmode0_read_INTFLAG_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    2dea:	8991      	ldrh	r1, [r2, #12]
	return tmp;
}

static inline hri_rtcmode0_intenset_reg_t hri_rtcmode0_read_INTEN_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTENSET.reg;
    2dec:	8953      	ldrh	r3, [r2, #10]
    2dee:	b29b      	uxth	r3, r3
	uint16_t interrupt_enabled = hri_rtcmode0_read_INTEN_reg(dev->hw);

	if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_ALARM0) {
    2df0:	400b      	ands	r3, r1
    2df2:	f413 7f80 	tst.w	r3, #256	; 0x100
    2df6:	d103      	bne.n	2e00 <_rtc_interrupt_handler+0x1c>
		dev->callback(dev);

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
	} else if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_TAMPER) {
    2df8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
    2dfc:	d107      	bne.n	2e0e <_rtc_interrupt_handler+0x2a>
    2dfe:	bd10      	pop	{r4, pc}
		dev->callback(dev);
    2e00:	6843      	ldr	r3, [r0, #4]
    2e02:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    2e04:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    2e06:	f44f 7280 	mov.w	r2, #256	; 0x100
    2e0a:	819a      	strh	r2, [r3, #12]
    2e0c:	bd10      	pop	{r4, pc}
		dev->callback_tamper(dev);
    2e0e:	6883      	ldr	r3, [r0, #8]
    2e10:	4798      	blx	r3

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_TAMPER_bit(dev->hw);
    2e12:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_TAMPER;
    2e14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2e18:	819a      	strh	r2, [r3, #12]
	}
}
    2e1a:	e7f0      	b.n	2dfe <_rtc_interrupt_handler+0x1a>

00002e1c <_calendar_init>:
{
    2e1c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2e1e:	4604      	mov	r4, r0
    2e20:	2800      	cmp	r0, #0
    2e22:	d040      	beq.n	2ea6 <_calendar_init+0x8a>
    2e24:	6803      	ldr	r3, [r0, #0]
    2e26:	2b00      	cmp	r3, #0
    2e28:	d03b      	beq.n	2ea2 <_calendar_init+0x86>
    2e2a:	2001      	movs	r0, #1
    2e2c:	222f      	movs	r2, #47	; 0x2f
    2e2e:	491f      	ldr	r1, [pc, #124]	; (2eac <_calendar_init+0x90>)
    2e30:	4b1f      	ldr	r3, [pc, #124]	; (2eb0 <_calendar_init+0x94>)
    2e32:	4798      	blx	r3
	_rtc_dev = dev;
    2e34:	4b1f      	ldr	r3, [pc, #124]	; (2eb4 <_calendar_init+0x98>)
    2e36:	601c      	str	r4, [r3, #0]
	if (hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw)) {
    2e38:	6821      	ldr	r1, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2e3a:	690a      	ldr	r2, [r1, #16]
    2e3c:	f248 0303 	movw	r3, #32771	; 0x8003
    2e40:	421a      	tst	r2, r3
    2e42:	d1fa      	bne.n	2e3a <_calendar_init+0x1e>

static inline bool hri_rtcmode0_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    2e44:	880b      	ldrh	r3, [r1, #0]
    2e46:	f013 0f02 	tst.w	r3, #2
    2e4a:	d00f      	beq.n	2e6c <_calendar_init+0x50>
}

static inline void hri_rtcmode0_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    2e4c:	880b      	ldrh	r3, [r1, #0]
    2e4e:	b29b      	uxth	r3, r3
    2e50:	f023 0302 	bic.w	r3, r3, #2
    2e54:	b29b      	uxth	r3, r3
    2e56:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2e58:	690a      	ldr	r2, [r1, #16]
    2e5a:	f248 0303 	movw	r3, #32771	; 0x8003
    2e5e:	421a      	tst	r2, r3
    2e60:	d1fa      	bne.n	2e58 <_calendar_init+0x3c>
		hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_ENABLE);
    2e62:	6822      	ldr	r2, [r4, #0]
    2e64:	6913      	ldr	r3, [r2, #16]
    2e66:	f013 0f02 	tst.w	r3, #2
    2e6a:	d1fb      	bne.n	2e64 <_calendar_init+0x48>
	hri_rtcmode0_set_CTRLA_SWRST_bit(dev->hw);
    2e6c:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
    2e6e:	8813      	ldrh	r3, [r2, #0]
    2e70:	b29b      	uxth	r3, r3
    2e72:	f043 0301 	orr.w	r3, r3, #1
    2e76:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2e78:	6913      	ldr	r3, [r2, #16]
    2e7a:	f013 0f01 	tst.w	r3, #1
    2e7e:	d1fb      	bne.n	2e78 <_calendar_init+0x5c>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    2e80:	6823      	ldr	r3, [r4, #0]
    2e82:	691a      	ldr	r2, [r3, #16]
    2e84:	f012 0f01 	tst.w	r2, #1
    2e88:	d1fb      	bne.n	2e82 <_calendar_init+0x66>
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    2e8a:	f44f 4201 	mov.w	r2, #33024	; 0x8100
    2e8e:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2e90:	6919      	ldr	r1, [r3, #16]
    2e92:	f248 0203 	movw	r2, #32771	; 0x8003
    2e96:	4211      	tst	r1, r2
    2e98:	d1fa      	bne.n	2e90 <_calendar_init+0x74>
	    dev->hw,
    2e9a:	6823      	ldr	r3, [r4, #0]
}

static inline void hri_rtc_write_TAMPCTRL_reg(const void *const hw, hri_rtc_tampctrl_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.TAMPCTRL.reg = data;
    2e9c:	2000      	movs	r0, #0
    2e9e:	6618      	str	r0, [r3, #96]	; 0x60
}
    2ea0:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    2ea2:	2000      	movs	r0, #0
    2ea4:	e7c2      	b.n	2e2c <_calendar_init+0x10>
    2ea6:	2000      	movs	r0, #0
    2ea8:	e7c0      	b.n	2e2c <_calendar_init+0x10>
    2eaa:	bf00      	nop
    2eac:	000071fc 	.word	0x000071fc
    2eb0:	000023ad 	.word	0x000023ad
    2eb4:	200005d4 	.word	0x200005d4

00002eb8 <_calendar_enable>:
{
    2eb8:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2eba:	4604      	mov	r4, r0
    2ebc:	b1a8      	cbz	r0, 2eea <_calendar_enable+0x32>
    2ebe:	6803      	ldr	r3, [r0, #0]
    2ec0:	b18b      	cbz	r3, 2ee6 <_calendar_enable+0x2e>
    2ec2:	2001      	movs	r0, #1
    2ec4:	2275      	movs	r2, #117	; 0x75
    2ec6:	490a      	ldr	r1, [pc, #40]	; (2ef0 <_calendar_enable+0x38>)
    2ec8:	4b0a      	ldr	r3, [pc, #40]	; (2ef4 <_calendar_enable+0x3c>)
    2eca:	4798      	blx	r3
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
    2ecc:	6821      	ldr	r1, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    2ece:	880b      	ldrh	r3, [r1, #0]
    2ed0:	b29b      	uxth	r3, r3
    2ed2:	f043 0302 	orr.w	r3, r3, #2
    2ed6:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2ed8:	690a      	ldr	r2, [r1, #16]
    2eda:	f248 0303 	movw	r3, #32771	; 0x8003
    2ede:	421a      	tst	r2, r3
    2ee0:	d1fa      	bne.n	2ed8 <_calendar_enable+0x20>
}
    2ee2:	2000      	movs	r0, #0
    2ee4:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    2ee6:	2000      	movs	r0, #0
    2ee8:	e7ec      	b.n	2ec4 <_calendar_enable+0xc>
    2eea:	2000      	movs	r0, #0
    2eec:	e7ea      	b.n	2ec4 <_calendar_enable+0xc>
    2eee:	bf00      	nop
    2ef0:	000071fc 	.word	0x000071fc
    2ef4:	000023ad 	.word	0x000023ad

00002ef8 <_calendar_set_counter>:
{
    2ef8:	b538      	push	{r3, r4, r5, lr}
    2efa:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    2efc:	4604      	mov	r4, r0
    2efe:	b180      	cbz	r0, 2f22 <_calendar_set_counter+0x2a>
    2f00:	6803      	ldr	r3, [r0, #0]
    2f02:	b163      	cbz	r3, 2f1e <_calendar_set_counter+0x26>
    2f04:	2001      	movs	r0, #1
    2f06:	228d      	movs	r2, #141	; 0x8d
    2f08:	4907      	ldr	r1, [pc, #28]	; (2f28 <_calendar_set_counter+0x30>)
    2f0a:	4b08      	ldr	r3, [pc, #32]	; (2f2c <_calendar_set_counter+0x34>)
    2f0c:	4798      	blx	r3
	hri_rtcmode0_write_COUNT_reg(dev->hw, counter);
    2f0e:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    2f10:	6195      	str	r5, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2f12:	6913      	ldr	r3, [r2, #16]
    2f14:	f013 0f08 	tst.w	r3, #8
    2f18:	d1fb      	bne.n	2f12 <_calendar_set_counter+0x1a>
}
    2f1a:	2000      	movs	r0, #0
    2f1c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    2f1e:	2000      	movs	r0, #0
    2f20:	e7f1      	b.n	2f06 <_calendar_set_counter+0xe>
    2f22:	2000      	movs	r0, #0
    2f24:	e7ef      	b.n	2f06 <_calendar_set_counter+0xe>
    2f26:	bf00      	nop
    2f28:	000071fc 	.word	0x000071fc
    2f2c:	000023ad 	.word	0x000023ad

00002f30 <_calendar_get_counter>:
{
    2f30:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2f32:	4604      	mov	r4, r0
    2f34:	b178      	cbz	r0, 2f56 <_calendar_get_counter+0x26>
    2f36:	6803      	ldr	r3, [r0, #0]
    2f38:	b15b      	cbz	r3, 2f52 <_calendar_get_counter+0x22>
    2f3a:	2001      	movs	r0, #1
    2f3c:	2299      	movs	r2, #153	; 0x99
    2f3e:	4907      	ldr	r1, [pc, #28]	; (2f5c <_calendar_get_counter+0x2c>)
    2f40:	4b07      	ldr	r3, [pc, #28]	; (2f60 <_calendar_get_counter+0x30>)
    2f42:	4798      	blx	r3
	return hri_rtcmode0_read_COUNT_reg(dev->hw);
    2f44:	6822      	ldr	r2, [r4, #0]
    2f46:	6913      	ldr	r3, [r2, #16]
    2f48:	f013 0f08 	tst.w	r3, #8
    2f4c:	d1fb      	bne.n	2f46 <_calendar_get_counter+0x16>
	return ((Rtc *)hw)->MODE0.COUNT.reg;
    2f4e:	6990      	ldr	r0, [r2, #24]
}
    2f50:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    2f52:	2000      	movs	r0, #0
    2f54:	e7f2      	b.n	2f3c <_calendar_get_counter+0xc>
    2f56:	2000      	movs	r0, #0
    2f58:	e7f0      	b.n	2f3c <_calendar_get_counter+0xc>
    2f5a:	bf00      	nop
    2f5c:	000071fc 	.word	0x000071fc
    2f60:	000023ad 	.word	0x000023ad

00002f64 <_calendar_set_comp>:
{
    2f64:	b538      	push	{r3, r4, r5, lr}
    2f66:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    2f68:	4604      	mov	r4, r0
    2f6a:	b180      	cbz	r0, 2f8e <_calendar_set_comp+0x2a>
    2f6c:	6803      	ldr	r3, [r0, #0]
    2f6e:	b163      	cbz	r3, 2f8a <_calendar_set_comp+0x26>
    2f70:	2001      	movs	r0, #1
    2f72:	22a3      	movs	r2, #163	; 0xa3
    2f74:	4907      	ldr	r1, [pc, #28]	; (2f94 <_calendar_set_comp+0x30>)
    2f76:	4b08      	ldr	r3, [pc, #32]	; (2f98 <_calendar_set_comp+0x34>)
    2f78:	4798      	blx	r3
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, comp);
    2f7a:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    2f7c:	6215      	str	r5, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2f7e:	6913      	ldr	r3, [r2, #16]
    2f80:	f013 0f60 	tst.w	r3, #96	; 0x60
    2f84:	d1fb      	bne.n	2f7e <_calendar_set_comp+0x1a>
}
    2f86:	2000      	movs	r0, #0
    2f88:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    2f8a:	2000      	movs	r0, #0
    2f8c:	e7f1      	b.n	2f72 <_calendar_set_comp+0xe>
    2f8e:	2000      	movs	r0, #0
    2f90:	e7ef      	b.n	2f72 <_calendar_set_comp+0xe>
    2f92:	bf00      	nop
    2f94:	000071fc 	.word	0x000071fc
    2f98:	000023ad 	.word	0x000023ad

00002f9c <_calendar_register_callback>:
{
    2f9c:	b538      	push	{r3, r4, r5, lr}
    2f9e:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    2fa0:	4604      	mov	r4, r0
    2fa2:	b1b8      	cbz	r0, 2fd4 <_calendar_register_callback+0x38>
    2fa4:	6803      	ldr	r3, [r0, #0]
    2fa6:	b19b      	cbz	r3, 2fd0 <_calendar_register_callback+0x34>
    2fa8:	2001      	movs	r0, #1
    2faa:	f240 1251 	movw	r2, #337	; 0x151
    2fae:	4911      	ldr	r1, [pc, #68]	; (2ff4 <_calendar_register_callback+0x58>)
    2fb0:	4b11      	ldr	r3, [pc, #68]	; (2ff8 <_calendar_register_callback+0x5c>)
    2fb2:	4798      	blx	r3
	if (callback != NULL) {
    2fb4:	b185      	cbz	r5, 2fd8 <_calendar_register_callback+0x3c>
		dev->callback = callback;
    2fb6:	6065      	str	r5, [r4, #4]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fb8:	4b10      	ldr	r3, [pc, #64]	; (2ffc <_calendar_register_callback+0x60>)
    2fba:	f44f 6200 	mov.w	r2, #2048	; 0x800
    2fbe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fc2:	601a      	str	r2, [r3, #0]
		hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    2fc4:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    2fc6:	f44f 7280 	mov.w	r2, #256	; 0x100
    2fca:	815a      	strh	r2, [r3, #10]
}
    2fcc:	2000      	movs	r0, #0
    2fce:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    2fd0:	2000      	movs	r0, #0
    2fd2:	e7ea      	b.n	2faa <_calendar_register_callback+0xe>
    2fd4:	2000      	movs	r0, #0
    2fd6:	e7e8      	b.n	2faa <_calendar_register_callback+0xe>
		hri_rtcmode0_clear_INTEN_CMP0_bit(dev->hw);
    2fd8:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENCLR.reg = RTC_MODE0_INTENSET_CMP0;
    2fda:	f44f 7280 	mov.w	r2, #256	; 0x100
    2fde:	811a      	strh	r2, [r3, #8]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2fe0:	f44f 6200 	mov.w	r2, #2048	; 0x800
    2fe4:	4b05      	ldr	r3, [pc, #20]	; (2ffc <_calendar_register_callback+0x60>)
    2fe6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2fea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2fee:	f3bf 8f6f 	isb	sy
    2ff2:	e7eb      	b.n	2fcc <_calendar_register_callback+0x30>
    2ff4:	000071fc 	.word	0x000071fc
    2ff8:	000023ad 	.word	0x000023ad
    2ffc:	e000e100 	.word	0xe000e100

00003000 <_calendar_set_irq>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3000:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3004:	4b01      	ldr	r3, [pc, #4]	; (300c <_calendar_set_irq+0xc>)
    3006:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    300a:	4770      	bx	lr
    300c:	e000e100 	.word	0xe000e100

00003010 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    3010:	b508      	push	{r3, lr}
	_rtc_interrupt_handler(_rtc_dev);
    3012:	4b02      	ldr	r3, [pc, #8]	; (301c <RTC_Handler+0xc>)
    3014:	6818      	ldr	r0, [r3, #0]
    3016:	4b02      	ldr	r3, [pc, #8]	; (3020 <RTC_Handler+0x10>)
    3018:	4798      	blx	r3
    301a:	bd08      	pop	{r3, pc}
    301c:	200005d4 	.word	0x200005d4
    3020:	00002de5 	.word	0x00002de5

00003024 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    3024:	b470      	push	{r4, r5, r6}
    3026:	b087      	sub	sp, #28
    3028:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    302a:	466c      	mov	r4, sp
    302c:	4d0c      	ldr	r5, [pc, #48]	; (3060 <_sercom_get_hardware_index+0x3c>)
    302e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3030:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3032:	e895 0003 	ldmia.w	r5, {r0, r1}
    3036:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    303a:	2000      	movs	r0, #0
    303c:	2805      	cmp	r0, #5
    303e:	d80a      	bhi.n	3056 <_sercom_get_hardware_index+0x32>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    3040:	ab06      	add	r3, sp, #24
    3042:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    3046:	f853 3c18 	ldr.w	r3, [r3, #-24]
    304a:	42b3      	cmp	r3, r6
    304c:	d001      	beq.n	3052 <_sercom_get_hardware_index+0x2e>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    304e:	3001      	adds	r0, #1
    3050:	e7f4      	b.n	303c <_sercom_get_hardware_index+0x18>
			return i;
    3052:	b2c0      	uxtb	r0, r0
    3054:	e000      	b.n	3058 <_sercom_get_hardware_index+0x34>
		}
	}
	return 0;
    3056:	2000      	movs	r0, #0
}
    3058:	b007      	add	sp, #28
    305a:	bc70      	pop	{r4, r5, r6}
    305c:	4770      	bx	lr
    305e:	bf00      	nop
    3060:	00007214 	.word	0x00007214

00003064 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    3064:	b510      	push	{r4, lr}
	void *hw = device->hw;
    3066:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    3068:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    306a:	f013 0f01 	tst.w	r3, #1
    306e:	d003      	beq.n	3078 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    3070:	7da3      	ldrb	r3, [r4, #22]
    3072:	f013 0f01 	tst.w	r3, #1
    3076:	d112      	bne.n	309e <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    3078:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    307a:	f013 0f02 	tst.w	r3, #2
    307e:	d003      	beq.n	3088 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    3080:	7da3      	ldrb	r3, [r4, #22]
    3082:	f013 0f02 	tst.w	r3, #2
    3086:	d10f      	bne.n	30a8 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    3088:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    308a:	f013 0f04 	tst.w	r3, #4
    308e:	d015      	beq.n	30bc <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    3090:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    3092:	f003 0337 	and.w	r3, r3, #55	; 0x37
    3096:	b163      	cbz	r3, 30b2 <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    3098:	23ff      	movs	r3, #255	; 0xff
    309a:	8363      	strh	r3, [r4, #26]
    309c:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    309e:	2301      	movs	r3, #1
    30a0:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    30a2:	6803      	ldr	r3, [r0, #0]
    30a4:	4798      	blx	r3
    30a6:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    30a8:	2302      	movs	r3, #2
    30aa:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    30ac:	6883      	ldr	r3, [r0, #8]
    30ae:	4798      	blx	r3
    30b0:	bd10      	pop	{r4, pc}
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    30b2:	6843      	ldr	r3, [r0, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    30b4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    30b6:	b2c9      	uxtb	r1, r1
    30b8:	4798      	blx	r3
    30ba:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    30bc:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    30be:	09db      	lsrs	r3, r3, #7
    30c0:	d100      	bne.n	30c4 <_sercom_usart_interrupt_handler+0x60>
    30c2:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    30c4:	2380      	movs	r3, #128	; 0x80
    30c6:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    30c8:	68c3      	ldr	r3, [r0, #12]
    30ca:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    30cc:	8b63      	ldrh	r3, [r4, #26]
    30ce:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    30d0:	8363      	strh	r3, [r4, #26]
    30d2:	e7f6      	b.n	30c2 <_sercom_usart_interrupt_handler+0x5e>

000030d4 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    30d4:	4b06      	ldr	r3, [pc, #24]	; (30f0 <_sercom_init_irq_param+0x1c>)
    30d6:	4298      	cmp	r0, r3
    30d8:	d003      	beq.n	30e2 <_sercom_init_irq_param+0xe>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM2) {
    30da:	4b06      	ldr	r3, [pc, #24]	; (30f4 <_sercom_init_irq_param+0x20>)
    30dc:	4298      	cmp	r0, r3
    30de:	d003      	beq.n	30e8 <_sercom_init_irq_param+0x14>
    30e0:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    30e2:	4b05      	ldr	r3, [pc, #20]	; (30f8 <_sercom_init_irq_param+0x24>)
    30e4:	6019      	str	r1, [r3, #0]
    30e6:	e7f8      	b.n	30da <_sercom_init_irq_param+0x6>
		_sercom2_dev = (struct _usart_async_device *)dev;
    30e8:	4b03      	ldr	r3, [pc, #12]	; (30f8 <_sercom_init_irq_param+0x24>)
    30ea:	6059      	str	r1, [r3, #4]
	}
}
    30ec:	e7f8      	b.n	30e0 <_sercom_init_irq_param+0xc>
    30ee:	bf00      	nop
    30f0:	40003000 	.word	0x40003000
    30f4:	41012000 	.word	0x41012000
    30f8:	200005d8 	.word	0x200005d8

000030fc <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    30fc:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    30fe:	4b04      	ldr	r3, [pc, #16]	; (3110 <_sercom_get_irq_num+0x14>)
    3100:	4798      	blx	r3
    3102:	0080      	lsls	r0, r0, #2
    3104:	b2c0      	uxtb	r0, r0
    3106:	302e      	adds	r0, #46	; 0x2e
}
    3108:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    310c:	bd08      	pop	{r3, pc}
    310e:	bf00      	nop
    3110:	00003025 	.word	0x00003025

00003114 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3114:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    3116:	f013 0f01 	tst.w	r3, #1
    311a:	d109      	bne.n	3130 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    311c:	6803      	ldr	r3, [r0, #0]
    311e:	f043 0302 	orr.w	r3, r3, #2
    3122:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3124:	69c3      	ldr	r3, [r0, #28]
    3126:	f013 0f03 	tst.w	r3, #3
    312a:	d1fb      	bne.n	3124 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    312c:	2000      	movs	r0, #0
    312e:	4770      	bx	lr
		return ERR_BUSY;
    3130:	f06f 0003 	mvn.w	r0, #3
}
    3134:	4770      	bx	lr
	...

00003138 <_get_sercom_index>:
{
    3138:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    313a:	4b0c      	ldr	r3, [pc, #48]	; (316c <_get_sercom_index+0x34>)
    313c:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    313e:	2300      	movs	r3, #0
    3140:	2b01      	cmp	r3, #1
    3142:	d80a      	bhi.n	315a <_get_sercom_index+0x22>
		if (_usarts[i].number == sercom_offset) {
    3144:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    3148:	00d1      	lsls	r1, r2, #3
    314a:	4a09      	ldr	r2, [pc, #36]	; (3170 <_get_sercom_index+0x38>)
    314c:	440a      	add	r2, r1
    314e:	7e12      	ldrb	r2, [r2, #24]
    3150:	4290      	cmp	r0, r2
    3152:	d009      	beq.n	3168 <_get_sercom_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    3154:	3301      	adds	r3, #1
    3156:	b2db      	uxtb	r3, r3
    3158:	e7f2      	b.n	3140 <_get_sercom_index+0x8>
	ASSERT(false);
    315a:	f240 226d 	movw	r2, #621	; 0x26d
    315e:	4905      	ldr	r1, [pc, #20]	; (3174 <_get_sercom_index+0x3c>)
    3160:	2000      	movs	r0, #0
    3162:	4b05      	ldr	r3, [pc, #20]	; (3178 <_get_sercom_index+0x40>)
    3164:	4798      	blx	r3
	return 0;
    3166:	2300      	movs	r3, #0
}
    3168:	4618      	mov	r0, r3
    316a:	bd08      	pop	{r3, pc}
    316c:	00003025 	.word	0x00003025
    3170:	00007214 	.word	0x00007214
    3174:	00007298 	.word	0x00007298
    3178:	000023ad 	.word	0x000023ad

0000317c <_usart_init>:
{
    317c:	b538      	push	{r3, r4, r5, lr}
    317e:	4604      	mov	r4, r0
	uint8_t i = _get_sercom_index(hw);
    3180:	4b3c      	ldr	r3, [pc, #240]	; (3274 <_usart_init+0xf8>)
    3182:	4798      	blx	r3
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    3184:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    3186:	f013 0f01 	tst.w	r3, #1
    318a:	d122      	bne.n	31d2 <_usart_init+0x56>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    318c:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3190:	00da      	lsls	r2, r3, #3
    3192:	4b39      	ldr	r3, [pc, #228]	; (3278 <_usart_init+0xfc>)
    3194:	4413      	add	r3, r2
    3196:	69da      	ldr	r2, [r3, #28]
    3198:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    319c:	69e3      	ldr	r3, [r4, #28]
    319e:	f013 0f03 	tst.w	r3, #3
    31a2:	d1fb      	bne.n	319c <_usart_init+0x20>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    31a4:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    31a6:	f013 0f02 	tst.w	r3, #2
    31aa:	d00b      	beq.n	31c4 <_usart_init+0x48>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    31ac:	6823      	ldr	r3, [r4, #0]
    31ae:	f023 0302 	bic.w	r3, r3, #2
    31b2:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    31b4:	69e3      	ldr	r3, [r4, #28]
    31b6:	f013 0f03 	tst.w	r3, #3
    31ba:	d1fb      	bne.n	31b4 <_usart_init+0x38>
    31bc:	69e3      	ldr	r3, [r4, #28]
    31be:	f013 0f02 	tst.w	r3, #2
    31c2:	d1fb      	bne.n	31bc <_usart_init+0x40>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    31c4:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    31c8:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    31ca:	69e3      	ldr	r3, [r4, #28]
    31cc:	f013 0f03 	tst.w	r3, #3
    31d0:	d1fb      	bne.n	31ca <_usart_init+0x4e>
    31d2:	69e3      	ldr	r3, [r4, #28]
    31d4:	f013 0f01 	tst.w	r3, #1
    31d8:	d1fb      	bne.n	31d2 <_usart_init+0x56>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    31da:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    31de:	00da      	lsls	r2, r3, #3
    31e0:	4b25      	ldr	r3, [pc, #148]	; (3278 <_usart_init+0xfc>)
    31e2:	4413      	add	r3, r2
    31e4:	69db      	ldr	r3, [r3, #28]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    31e6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    31e8:	69e3      	ldr	r3, [r4, #28]
    31ea:	f013 0f03 	tst.w	r3, #3
    31ee:	d1fb      	bne.n	31e8 <_usart_init+0x6c>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    31f0:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    31f4:	00da      	lsls	r2, r3, #3
    31f6:	4b20      	ldr	r3, [pc, #128]	; (3278 <_usart_init+0xfc>)
    31f8:	4413      	add	r3, r2
    31fa:	6a1b      	ldr	r3, [r3, #32]
	((Sercom *)hw)->USART.CTRLB.reg = data;
    31fc:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    31fe:	69e3      	ldr	r3, [r4, #28]
    3200:	f013 0f1f 	tst.w	r3, #31
    3204:	d1fb      	bne.n	31fe <_usart_init+0x82>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    3206:	0042      	lsls	r2, r0, #1
    3208:	4402      	add	r2, r0
    320a:	00d1      	lsls	r1, r2, #3
    320c:	4b1a      	ldr	r3, [pc, #104]	; (3278 <_usart_init+0xfc>)
    320e:	440b      	add	r3, r1
    3210:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLC.reg = data;
    3212:	60a2      	str	r2, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    3214:	69db      	ldr	r3, [r3, #28]
    3216:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    321a:	d10a      	bne.n	3232 <_usart_init+0xb6>
    321c:	f413 4fc0 	tst.w	r3, #24576	; 0x6000
    3220:	d107      	bne.n	3232 <_usart_init+0xb6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    3222:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3226:	00da      	lsls	r2, r3, #3
    3228:	4b13      	ldr	r3, [pc, #76]	; (3278 <_usart_init+0xfc>)
    322a:	4413      	add	r3, r2
    322c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    322e:	81a3      	strh	r3, [r4, #12]
    3230:	e00f      	b.n	3252 <_usart_init+0xd6>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    3232:	0042      	lsls	r2, r0, #1
    3234:	4402      	add	r2, r0
    3236:	00d1      	lsls	r1, r2, #3
    3238:	4b0f      	ldr	r3, [pc, #60]	; (3278 <_usart_init+0xfc>)
    323a:	440b      	add	r3, r1
    323c:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    323e:	89a2      	ldrh	r2, [r4, #12]
    3240:	f361 020c 	bfi	r2, r1, #0, #13
    3244:	81a2      	strh	r2, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    3246:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
    324a:	89a3      	ldrh	r3, [r4, #12]
    324c:	f362 334f 	bfi	r3, r2, #13, #3
    3250:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    3252:	4a09      	ldr	r2, [pc, #36]	; (3278 <_usart_init+0xfc>)
    3254:	0043      	lsls	r3, r0, #1
    3256:	181d      	adds	r5, r3, r0
    3258:	00e9      	lsls	r1, r5, #3
    325a:	460d      	mov	r5, r1
    325c:	4411      	add	r1, r2
    325e:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
	((Sercom *)hw)->USART.RXPL.reg = data;
    3262:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    3264:	442a      	add	r2, r5
    3266:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    326a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    326e:	2000      	movs	r0, #0
    3270:	bd38      	pop	{r3, r4, r5, pc}
    3272:	bf00      	nop
    3274:	00003139 	.word	0x00003139
    3278:	00007214 	.word	0x00007214

0000327c <_get_i2cm_index>:
{
    327c:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    327e:	4b0d      	ldr	r3, [pc, #52]	; (32b4 <_get_i2cm_index+0x38>)
    3280:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    3282:	2300      	movs	r3, #0
    3284:	b143      	cbz	r3, 3298 <_get_i2cm_index+0x1c>
	ASSERT(false);
    3286:	f44f 7275 	mov.w	r2, #980	; 0x3d4
    328a:	490b      	ldr	r1, [pc, #44]	; (32b8 <_get_i2cm_index+0x3c>)
    328c:	2000      	movs	r0, #0
    328e:	4b0b      	ldr	r3, [pc, #44]	; (32bc <_get_i2cm_index+0x40>)
    3290:	4798      	blx	r3
	return -1;
    3292:	f04f 30ff 	mov.w	r0, #4294967295
}
    3296:	bd08      	pop	{r3, pc}
		if (_i2cms[i].number == sercom_offset) {
    3298:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    329c:	00d1      	lsls	r1, r2, #3
    329e:	4a08      	ldr	r2, [pc, #32]	; (32c0 <_get_i2cm_index+0x44>)
    32a0:	440a      	add	r2, r1
    32a2:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    32a6:	4290      	cmp	r0, r2
    32a8:	d002      	beq.n	32b0 <_get_i2cm_index+0x34>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    32aa:	3301      	adds	r3, #1
    32ac:	b2db      	uxtb	r3, r3
    32ae:	e7e9      	b.n	3284 <_get_i2cm_index+0x8>
			return i;
    32b0:	b258      	sxtb	r0, r3
    32b2:	bd08      	pop	{r3, pc}
    32b4:	00003025 	.word	0x00003025
    32b8:	00007298 	.word	0x00007298
    32bc:	000023ad 	.word	0x000023ad
    32c0:	00007214 	.word	0x00007214

000032c4 <_i2c_m_sync_init_impl>:
{
    32c4:	b538      	push	{r3, r4, r5, lr}
    32c6:	4605      	mov	r5, r0
    32c8:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    32ca:	4608      	mov	r0, r1
    32cc:	4b33      	ldr	r3, [pc, #204]	; (339c <_i2c_m_sync_init_impl+0xd8>)
    32ce:	4798      	blx	r3
    32d0:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    32d2:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    32d4:	f013 0f01 	tst.w	r3, #1
    32d8:	d122      	bne.n	3320 <_i2c_m_sync_init_impl+0x5c>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    32da:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    32de:	00da      	lsls	r2, r3, #3
    32e0:	4b2f      	ldr	r3, [pc, #188]	; (33a0 <_i2c_m_sync_init_impl+0xdc>)
    32e2:	4413      	add	r3, r2
    32e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    32e6:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    32ea:	69e3      	ldr	r3, [r4, #28]
    32ec:	f013 0f03 	tst.w	r3, #3
    32f0:	d1fb      	bne.n	32ea <_i2c_m_sync_init_impl+0x26>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    32f2:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    32f4:	f013 0f02 	tst.w	r3, #2
    32f8:	d00b      	beq.n	3312 <_i2c_m_sync_init_impl+0x4e>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    32fa:	6823      	ldr	r3, [r4, #0]
    32fc:	f023 0302 	bic.w	r3, r3, #2
    3300:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3302:	69e3      	ldr	r3, [r4, #28]
    3304:	f013 0f03 	tst.w	r3, #3
    3308:	d1fb      	bne.n	3302 <_i2c_m_sync_init_impl+0x3e>
    330a:	69e3      	ldr	r3, [r4, #28]
    330c:	f013 0f02 	tst.w	r3, #2
    3310:	d1fb      	bne.n	330a <_i2c_m_sync_init_impl+0x46>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    3312:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    3316:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3318:	69e3      	ldr	r3, [r4, #28]
    331a:	f013 0f03 	tst.w	r3, #3
    331e:	d1fb      	bne.n	3318 <_i2c_m_sync_init_impl+0x54>
    3320:	69e3      	ldr	r3, [r4, #28]
    3322:	f013 0f01 	tst.w	r3, #1
    3326:	d1fb      	bne.n	3320 <_i2c_m_sync_init_impl+0x5c>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    3328:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    332c:	00da      	lsls	r2, r3, #3
    332e:	4b1c      	ldr	r3, [pc, #112]	; (33a0 <_i2c_m_sync_init_impl+0xdc>)
    3330:	4413      	add	r3, r2
    3332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    3334:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3336:	69e3      	ldr	r3, [r4, #28]
    3338:	f013 0f03 	tst.w	r3, #3
    333c:	d1fb      	bne.n	3336 <_i2c_m_sync_init_impl+0x72>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    333e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3342:	00da      	lsls	r2, r3, #3
    3344:	4b16      	ldr	r3, [pc, #88]	; (33a0 <_i2c_m_sync_init_impl+0xdc>)
    3346:	4413      	add	r3, r2
    3348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    334a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    334c:	69e3      	ldr	r3, [r4, #28]
    334e:	f013 0f04 	tst.w	r3, #4
    3352:	d1fb      	bne.n	334c <_i2c_m_sync_init_impl+0x88>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    3354:	0042      	lsls	r2, r0, #1
    3356:	4402      	add	r2, r0
    3358:	00d1      	lsls	r1, r2, #3
    335a:	4b11      	ldr	r3, [pc, #68]	; (33a0 <_i2c_m_sync_init_impl+0xdc>)
    335c:	440b      	add	r3, r1
    335e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    3360:	60e2      	str	r2, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    3362:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
    3366:	f003 0303 	and.w	r3, r3, #3
    336a:	81ab      	strh	r3, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    336c:	2b01      	cmp	r3, #1
    336e:	bf94      	ite	ls
    3370:	2300      	movls	r3, #0
    3372:	2301      	movhi	r3, #1
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    3374:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    3376:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    337a:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    337e:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3380:	69e3      	ldr	r3, [r4, #28]
    3382:	f013 0f04 	tst.w	r3, #4
    3386:	d1fb      	bne.n	3380 <_i2c_m_sync_init_impl+0xbc>
	service->trise = _i2cms[i].trise;
    3388:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    338c:	00c2      	lsls	r2, r0, #3
    338e:	4b04      	ldr	r3, [pc, #16]	; (33a0 <_i2c_m_sync_init_impl+0xdc>)
    3390:	4413      	add	r3, r2
    3392:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
    3396:	81eb      	strh	r3, [r5, #14]
}
    3398:	2000      	movs	r0, #0
    339a:	bd38      	pop	{r3, r4, r5, pc}
    339c:	0000327d 	.word	0x0000327d
    33a0:	00007214 	.word	0x00007214

000033a4 <_sercom_i2c_sync_send_address>:
{
    33a4:	b570      	push	{r4, r5, r6, lr}
    33a6:	4605      	mov	r5, r0
	void *             hw    = i2c_dev->hw;
    33a8:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    33aa:	6826      	ldr	r6, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    33ac:	f3c6 66c0 	ubfx	r6, r6, #27, #1
	ASSERT(i2c_dev);
    33b0:	f240 52d3 	movw	r2, #1491	; 0x5d3
    33b4:	4999      	ldr	r1, [pc, #612]	; (361c <_sercom_i2c_sync_send_address+0x278>)
    33b6:	3000      	adds	r0, #0
    33b8:	bf18      	it	ne
    33ba:	2001      	movne	r0, #1
    33bc:	4b98      	ldr	r3, [pc, #608]	; (3620 <_sercom_i2c_sync_send_address+0x27c>)
    33be:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    33c0:	686b      	ldr	r3, [r5, #4]
    33c2:	2b01      	cmp	r3, #1
    33c4:	d057      	beq.n	3476 <_sercom_i2c_sync_send_address+0xd2>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    33c6:	6863      	ldr	r3, [r4, #4]
    33c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    33cc:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    33ce:	69e3      	ldr	r3, [r4, #28]
    33d0:	f013 0f04 	tst.w	r3, #4
    33d4:	d1fb      	bne.n	33ce <_sercom_i2c_sync_send_address+0x2a>
	if (msg->addr & I2C_M_TEN) {
    33d6:	882b      	ldrh	r3, [r5, #0]
    33d8:	f413 6f80 	tst.w	r3, #1024	; 0x400
    33dc:	d056      	beq.n	348c <_sercom_i2c_sync_send_address+0xe8>
		if (msg->flags & I2C_M_RD) {
    33de:	886a      	ldrh	r2, [r5, #2]
    33e0:	f012 0f01 	tst.w	r2, #1
    33e4:	d004      	beq.n	33f0 <_sercom_i2c_sync_send_address+0x4c>
			msg->flags |= I2C_M_TEN;
    33e6:	886a      	ldrh	r2, [r5, #2]
    33e8:	b292      	uxth	r2, r2
    33ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    33ee:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    33f0:	f240 72fe 	movw	r2, #2046	; 0x7fe
    33f4:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    33f8:	69e3      	ldr	r3, [r4, #28]
    33fa:	f013 0f04 	tst.w	r3, #4
    33fe:	d1fb      	bne.n	33f8 <_sercom_i2c_sync_send_address+0x54>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    3400:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3402:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    3406:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    3408:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    340c:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    340e:	69e3      	ldr	r3, [r4, #28]
    3410:	f013 0f04 	tst.w	r3, #4
    3414:	d1fb      	bne.n	340e <_sercom_i2c_sync_send_address+0x6a>
	void *   hw      = i2c_dev->hw;
    3416:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    3418:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    341c:	7e33      	ldrb	r3, [r6, #24]
    341e:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    3420:	4618      	mov	r0, r3
		if (timeout-- == 0) {
    3422:	1e51      	subs	r1, r2, #1
    3424:	b11a      	cbz	r2, 342e <_sercom_i2c_sync_send_address+0x8a>
    3426:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    3428:	f013 0f03 	tst.w	r3, #3
    342c:	d0f6      	beq.n	341c <_sercom_i2c_sync_send_address+0x78>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    342e:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    3430:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3434:	69e3      	ldr	r3, [r4, #28]
    3436:	f013 0f04 	tst.w	r3, #4
    343a:	d1fb      	bne.n	3434 <_sercom_i2c_sync_send_address+0x90>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    343c:	8b63      	ldrh	r3, [r4, #26]
    343e:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    3440:	f010 0f01 	tst.w	r0, #1
    3444:	f000 809c 	beq.w	3580 <_sercom_i2c_sync_send_address+0x1dc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    3448:	f013 0f02 	tst.w	r3, #2
    344c:	d032      	beq.n	34b4 <_sercom_i2c_sync_send_address+0x110>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    344e:	2201      	movs	r2, #1
    3450:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    3452:	886a      	ldrh	r2, [r5, #2]
    3454:	b292      	uxth	r2, r2
    3456:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    345a:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    345c:	886a      	ldrh	r2, [r5, #2]
    345e:	b292      	uxth	r2, r2
    3460:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    3464:	b292      	uxth	r2, r2
    3466:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    3468:	f013 0f01 	tst.w	r3, #1
    346c:	f000 80d1 	beq.w	3612 <_sercom_i2c_sync_send_address+0x26e>
				return I2C_ERR_BUS;
    3470:	f06f 0004 	mvn.w	r0, #4
    3474:	bd70      	pop	{r4, r5, r6, pc}
	if (msg->len == 1 && sclsm) {
    3476:	2e00      	cmp	r6, #0
    3478:	d0a5      	beq.n	33c6 <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    347a:	6863      	ldr	r3, [r4, #4]
    347c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3480:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3482:	69e3      	ldr	r3, [r4, #28]
    3484:	f013 0f04 	tst.w	r3, #4
    3488:	d1fb      	bne.n	3482 <_sercom_i2c_sync_send_address+0xde>
    348a:	e7a4      	b.n	33d6 <_sercom_i2c_sync_send_address+0x32>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    348c:	005b      	lsls	r3, r3, #1
    348e:	b2db      	uxtb	r3, r3
    3490:	886a      	ldrh	r2, [r5, #2]
    3492:	f002 0201 	and.w	r2, r2, #1
    3496:	431a      	orrs	r2, r3
    3498:	69e3      	ldr	r3, [r4, #28]
    349a:	f013 0f04 	tst.w	r3, #4
    349e:	d1fb      	bne.n	3498 <_sercom_i2c_sync_send_address+0xf4>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    34a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    34a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    34a6:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    34a8:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34aa:	69e3      	ldr	r3, [r4, #28]
    34ac:	f013 0f04 	tst.w	r3, #4
    34b0:	d1fb      	bne.n	34aa <_sercom_i2c_sync_send_address+0x106>
    34b2:	e7b0      	b.n	3416 <_sercom_i2c_sync_send_address+0x72>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    34b4:	f013 0f04 	tst.w	r3, #4
    34b8:	d11f      	bne.n	34fa <_sercom_i2c_sync_send_address+0x156>
			if (msg->flags & I2C_M_TEN) {
    34ba:	886b      	ldrh	r3, [r5, #2]
    34bc:	f413 6f80 	tst.w	r3, #1024	; 0x400
    34c0:	d039      	beq.n	3536 <_sercom_i2c_sync_send_address+0x192>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    34c2:	882b      	ldrh	r3, [r5, #0]
    34c4:	121b      	asrs	r3, r3, #8
    34c6:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    34c8:	f003 0206 	and.w	r2, r3, #6
    34cc:	69e3      	ldr	r3, [r4, #28]
    34ce:	f013 0f04 	tst.w	r3, #4
    34d2:	d1fb      	bne.n	34cc <_sercom_i2c_sync_send_address+0x128>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    34d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    34d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    34da:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    34dc:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    34e0:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34e2:	69e3      	ldr	r3, [r4, #28]
    34e4:	f013 0f04 	tst.w	r3, #4
    34e8:	d1fb      	bne.n	34e2 <_sercom_i2c_sync_send_address+0x13e>
				msg->flags &= ~I2C_M_TEN;
    34ea:	886b      	ldrh	r3, [r5, #2]
    34ec:	b29b      	uxth	r3, r3
    34ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    34f2:	b29b      	uxth	r3, r3
    34f4:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    34f6:	2000      	movs	r0, #0
    34f8:	bd70      	pop	{r4, r5, r6, pc}
				if (msg->len > 0) {
    34fa:	686b      	ldr	r3, [r5, #4]
    34fc:	2b00      	cmp	r3, #0
    34fe:	dd04      	ble.n	350a <_sercom_i2c_sync_send_address+0x166>
					msg->flags |= I2C_M_FAIL;
    3500:	886b      	ldrh	r3, [r5, #2]
    3502:	b29b      	uxth	r3, r3
    3504:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3508:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    350a:	886b      	ldrh	r3, [r5, #2]
    350c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3510:	d108      	bne.n	3524 <_sercom_i2c_sync_send_address+0x180>
				msg->flags &= ~I2C_M_BUSY;
    3512:	886b      	ldrh	r3, [r5, #2]
    3514:	b29b      	uxth	r3, r3
    3516:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    351a:	b29b      	uxth	r3, r3
    351c:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    351e:	f06f 0001 	mvn.w	r0, #1
    3522:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3524:	6863      	ldr	r3, [r4, #4]
    3526:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    352a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    352c:	69e3      	ldr	r3, [r4, #28]
    352e:	f013 0f04 	tst.w	r3, #4
    3532:	d1fb      	bne.n	352c <_sercom_i2c_sync_send_address+0x188>
    3534:	e7ed      	b.n	3512 <_sercom_i2c_sync_send_address+0x16e>
			if (msg->len == 0) {
    3536:	6868      	ldr	r0, [r5, #4]
    3538:	b998      	cbnz	r0, 3562 <_sercom_i2c_sync_send_address+0x1be>
				if (msg->flags & I2C_M_STOP) {
    353a:	886b      	ldrh	r3, [r5, #2]
    353c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3540:	d106      	bne.n	3550 <_sercom_i2c_sync_send_address+0x1ac>
				msg->flags &= ~I2C_M_BUSY;
    3542:	886b      	ldrh	r3, [r5, #2]
    3544:	b29b      	uxth	r3, r3
    3546:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    354a:	b29b      	uxth	r3, r3
    354c:	806b      	strh	r3, [r5, #2]
    354e:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3550:	6863      	ldr	r3, [r4, #4]
    3552:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3556:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3558:	69e3      	ldr	r3, [r4, #28]
    355a:	f013 0f04 	tst.w	r3, #4
    355e:	d1fb      	bne.n	3558 <_sercom_i2c_sync_send_address+0x1b4>
    3560:	e7ef      	b.n	3542 <_sercom_i2c_sync_send_address+0x19e>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    3562:	68ab      	ldr	r3, [r5, #8]
    3564:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    3566:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3568:	69e3      	ldr	r3, [r4, #28]
    356a:	f013 0f04 	tst.w	r3, #4
    356e:	d1fb      	bne.n	3568 <_sercom_i2c_sync_send_address+0x1c4>
				msg->buffer++;
    3570:	68ab      	ldr	r3, [r5, #8]
    3572:	3301      	adds	r3, #1
    3574:	60ab      	str	r3, [r5, #8]
				msg->len--;
    3576:	686b      	ldr	r3, [r5, #4]
    3578:	3b01      	subs	r3, #1
    357a:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    357c:	2000      	movs	r0, #0
    357e:	bd70      	pop	{r4, r5, r6, pc}
	} else if (flags & SB_FLAG) {
    3580:	f010 0f02 	tst.w	r0, #2
    3584:	d048      	beq.n	3618 <_sercom_i2c_sync_send_address+0x274>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    3586:	6869      	ldr	r1, [r5, #4]
    3588:	2900      	cmp	r1, #0
    358a:	d03d      	beq.n	3608 <_sercom_i2c_sync_send_address+0x264>
    358c:	f013 0f04 	tst.w	r3, #4
    3590:	d13a      	bne.n	3608 <_sercom_i2c_sync_send_address+0x264>
			msg->len--;
    3592:	3901      	subs	r1, #1
    3594:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3596:	b901      	cbnz	r1, 359a <_sercom_i2c_sync_send_address+0x1f6>
    3598:	b1e2      	cbz	r2, 35d4 <_sercom_i2c_sync_send_address+0x230>
    359a:	2901      	cmp	r1, #1
    359c:	d018      	beq.n	35d0 <_sercom_i2c_sync_send_address+0x22c>
			if (msg->len == 0) {
    359e:	686b      	ldr	r3, [r5, #4]
    35a0:	b94b      	cbnz	r3, 35b6 <_sercom_i2c_sync_send_address+0x212>
				if (msg->flags & I2C_M_STOP) {
    35a2:	886b      	ldrh	r3, [r5, #2]
    35a4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    35a8:	d11d      	bne.n	35e6 <_sercom_i2c_sync_send_address+0x242>
				msg->flags &= ~I2C_M_BUSY;
    35aa:	886b      	ldrh	r3, [r5, #2]
    35ac:	b29b      	uxth	r3, r3
    35ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    35b2:	b29b      	uxth	r3, r3
    35b4:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    35b6:	68aa      	ldr	r2, [r5, #8]
    35b8:	1c53      	adds	r3, r2, #1
    35ba:	60ab      	str	r3, [r5, #8]
    35bc:	69e3      	ldr	r3, [r4, #28]
    35be:	f013 0f04 	tst.w	r3, #4
    35c2:	d1fb      	bne.n	35bc <_sercom_i2c_sync_send_address+0x218>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    35c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    35c6:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    35c8:	2302      	movs	r3, #2
    35ca:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    35cc:	2000      	movs	r0, #0
    35ce:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    35d0:	2a00      	cmp	r2, #0
    35d2:	d0e4      	beq.n	359e <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    35d4:	6863      	ldr	r3, [r4, #4]
    35d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    35da:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    35dc:	69e3      	ldr	r3, [r4, #28]
    35de:	f013 0f04 	tst.w	r3, #4
    35e2:	d1fb      	bne.n	35dc <_sercom_i2c_sync_send_address+0x238>
    35e4:	e7db      	b.n	359e <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    35e6:	6863      	ldr	r3, [r4, #4]
    35e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    35ec:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    35ee:	69e3      	ldr	r3, [r4, #28]
    35f0:	f013 0f04 	tst.w	r3, #4
    35f4:	d1fb      	bne.n	35ee <_sercom_i2c_sync_send_address+0x24a>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    35f6:	6863      	ldr	r3, [r4, #4]
    35f8:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    35fc:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    35fe:	69e3      	ldr	r3, [r4, #28]
    3600:	f013 0f04 	tst.w	r3, #4
    3604:	d1fb      	bne.n	35fe <_sercom_i2c_sync_send_address+0x25a>
    3606:	e7d0      	b.n	35aa <_sercom_i2c_sync_send_address+0x206>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3608:	2302      	movs	r3, #2
    360a:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    360c:	f06f 0001 	mvn.w	r0, #1
    3610:	bd70      	pop	{r4, r5, r6, pc}
			return I2C_ERR_BAD_ADDRESS;
    3612:	f06f 0003 	mvn.w	r0, #3
    3616:	bd70      	pop	{r4, r5, r6, pc}
	return I2C_OK;
    3618:	2000      	movs	r0, #0
}
    361a:	bd70      	pop	{r4, r5, r6, pc}
    361c:	00007298 	.word	0x00007298
    3620:	000023ad 	.word	0x000023ad

00003624 <_usart_async_init>:
{
    3624:	b570      	push	{r4, r5, r6, lr}
    3626:	460c      	mov	r4, r1
	ASSERT(device);
    3628:	4606      	mov	r6, r0
    362a:	22cd      	movs	r2, #205	; 0xcd
    362c:	4918      	ldr	r1, [pc, #96]	; (3690 <_usart_async_init+0x6c>)
    362e:	3000      	adds	r0, #0
    3630:	bf18      	it	ne
    3632:	2001      	movne	r0, #1
    3634:	4b17      	ldr	r3, [pc, #92]	; (3694 <_usart_async_init+0x70>)
    3636:	4798      	blx	r3
	init_status = _usart_init(hw);
    3638:	4620      	mov	r0, r4
    363a:	4b17      	ldr	r3, [pc, #92]	; (3698 <_usart_async_init+0x74>)
    363c:	4798      	blx	r3
	if (init_status) {
    363e:	4605      	mov	r5, r0
    3640:	b108      	cbz	r0, 3646 <_usart_async_init+0x22>
}
    3642:	4628      	mov	r0, r5
    3644:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    3646:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    3648:	4631      	mov	r1, r6
    364a:	4620      	mov	r0, r4
    364c:	4b13      	ldr	r3, [pc, #76]	; (369c <_usart_async_init+0x78>)
    364e:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    3650:	4620      	mov	r0, r4
    3652:	4b13      	ldr	r3, [pc, #76]	; (36a0 <_usart_async_init+0x7c>)
    3654:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
    3656:	2400      	movs	r4, #0
    3658:	e016      	b.n	3688 <_usart_async_init+0x64>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    365a:	0941      	lsrs	r1, r0, #5
    365c:	f000 021f 	and.w	r2, r0, #31
    3660:	2301      	movs	r3, #1
    3662:	4093      	lsls	r3, r2
    3664:	4a0f      	ldr	r2, [pc, #60]	; (36a4 <_usart_async_init+0x80>)
    3666:	f101 0620 	add.w	r6, r1, #32
    366a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    366e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3672:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3676:	f101 0660 	add.w	r6, r1, #96	; 0x60
    367a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    367e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		irq++;
    3682:	3001      	adds	r0, #1
    3684:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    3686:	3401      	adds	r4, #1
    3688:	2c03      	cmp	r4, #3
    368a:	d9e6      	bls.n	365a <_usart_async_init+0x36>
    368c:	e7d9      	b.n	3642 <_usart_async_init+0x1e>
    368e:	bf00      	nop
    3690:	00007298 	.word	0x00007298
    3694:	000023ad 	.word	0x000023ad
    3698:	0000317d 	.word	0x0000317d
    369c:	000030d5 	.word	0x000030d5
    36a0:	000030fd 	.word	0x000030fd
    36a4:	e000e100 	.word	0xe000e100

000036a8 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    36a8:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    36aa:	6813      	ldr	r3, [r2, #0]
    36ac:	f043 0302 	orr.w	r3, r3, #2
    36b0:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    36b2:	69d3      	ldr	r3, [r2, #28]
    36b4:	f013 0f03 	tst.w	r3, #3
    36b8:	d1fb      	bne.n	36b2 <_usart_async_enable+0xa>
}
    36ba:	4770      	bx	lr

000036bc <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    36bc:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    36be:	6299      	str	r1, [r3, #40]	; 0x28
    36c0:	4770      	bx	lr

000036c2 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    36c2:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    36c4:	2201      	movs	r2, #1
    36c6:	759a      	strb	r2, [r3, #22]
    36c8:	4770      	bx	lr

000036ca <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    36ca:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    36cc:	2202      	movs	r2, #2
    36ce:	759a      	strb	r2, [r3, #22]
    36d0:	4770      	bx	lr
	...

000036d4 <_usart_async_set_irq_state>:
{
    36d4:	b570      	push	{r4, r5, r6, lr}
    36d6:	460c      	mov	r4, r1
    36d8:	4615      	mov	r5, r2
	ASSERT(device);
    36da:	4606      	mov	r6, r0
    36dc:	f240 222d 	movw	r2, #557	; 0x22d
    36e0:	4916      	ldr	r1, [pc, #88]	; (373c <_usart_async_set_irq_state+0x68>)
    36e2:	3000      	adds	r0, #0
    36e4:	bf18      	it	ne
    36e6:	2001      	movne	r0, #1
    36e8:	4b15      	ldr	r3, [pc, #84]	; (3740 <_usart_async_set_irq_state+0x6c>)
    36ea:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    36ec:	b134      	cbz	r4, 36fc <_usart_async_set_irq_state+0x28>
    36ee:	2c02      	cmp	r4, #2
    36f0:	d004      	beq.n	36fc <_usart_async_set_irq_state+0x28>
	} else if (USART_ASYNC_RX_DONE == type) {
    36f2:	2c01      	cmp	r4, #1
    36f4:	d011      	beq.n	371a <_usart_async_set_irq_state+0x46>
	} else if (USART_ASYNC_ERROR == type) {
    36f6:	2c03      	cmp	r4, #3
    36f8:	d017      	beq.n	372a <_usart_async_set_irq_state+0x56>
    36fa:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    36fc:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    36fe:	b935      	cbnz	r5, 370e <_usart_async_set_irq_state+0x3a>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    3700:	2201      	movs	r2, #1
    3702:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    3704:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3706:	b92d      	cbnz	r5, 3714 <_usart_async_set_irq_state+0x40>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    3708:	2202      	movs	r2, #2
    370a:	751a      	strb	r2, [r3, #20]
    370c:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    370e:	2201      	movs	r2, #1
    3710:	759a      	strb	r2, [r3, #22]
    3712:	e7f7      	b.n	3704 <_usart_async_set_irq_state+0x30>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    3714:	2202      	movs	r2, #2
    3716:	759a      	strb	r2, [r3, #22]
    3718:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    371a:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    371c:	b915      	cbnz	r5, 3724 <_usart_async_set_irq_state+0x50>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    371e:	2204      	movs	r2, #4
    3720:	751a      	strb	r2, [r3, #20]
    3722:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    3724:	2204      	movs	r2, #4
    3726:	759a      	strb	r2, [r3, #22]
    3728:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    372a:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    372c:	b115      	cbz	r5, 3734 <_usart_async_set_irq_state+0x60>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    372e:	2280      	movs	r2, #128	; 0x80
    3730:	759a      	strb	r2, [r3, #22]
}
    3732:	e7e2      	b.n	36fa <_usart_async_set_irq_state+0x26>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    3734:	2280      	movs	r2, #128	; 0x80
    3736:	751a      	strb	r2, [r3, #20]
    3738:	bd70      	pop	{r4, r5, r6, pc}
    373a:	bf00      	nop
    373c:	00007298 	.word	0x00007298
    3740:	000023ad 	.word	0x000023ad

00003744 <_i2c_m_sync_init>:
{
    3744:	b538      	push	{r3, r4, r5, lr}
    3746:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    3748:	4604      	mov	r4, r0
    374a:	f240 5246 	movw	r2, #1350	; 0x546
    374e:	4906      	ldr	r1, [pc, #24]	; (3768 <_i2c_m_sync_init+0x24>)
    3750:	3000      	adds	r0, #0
    3752:	bf18      	it	ne
    3754:	2001      	movne	r0, #1
    3756:	4b05      	ldr	r3, [pc, #20]	; (376c <_i2c_m_sync_init+0x28>)
    3758:	4798      	blx	r3
	i2c_dev->hw = hw;
    375a:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    375c:	4629      	mov	r1, r5
    375e:	4620      	mov	r0, r4
    3760:	4b03      	ldr	r3, [pc, #12]	; (3770 <_i2c_m_sync_init+0x2c>)
    3762:	4798      	blx	r3
}
    3764:	bd38      	pop	{r3, r4, r5, pc}
    3766:	bf00      	nop
    3768:	00007298 	.word	0x00007298
    376c:	000023ad 	.word	0x000023ad
    3770:	000032c5 	.word	0x000032c5

00003774 <_i2c_m_sync_enable>:
{
    3774:	b570      	push	{r4, r5, r6, lr}
	ASSERT(i2c_dev);
    3776:	4e1b      	ldr	r6, [pc, #108]	; (37e4 <_i2c_m_sync_enable+0x70>)
    3778:	4604      	mov	r4, r0
    377a:	f240 5263 	movw	r2, #1379	; 0x563
    377e:	4631      	mov	r1, r6
    3780:	3000      	adds	r0, #0
    3782:	bf18      	it	ne
    3784:	2001      	movne	r0, #1
    3786:	4d18      	ldr	r5, [pc, #96]	; (37e8 <_i2c_m_sync_enable+0x74>)
    3788:	47a8      	blx	r5
	return _i2c_m_enable_implementation(i2c_dev->hw);
    378a:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    378c:	f240 6233 	movw	r2, #1587	; 0x633
    3790:	4631      	mov	r1, r6
    3792:	1c20      	adds	r0, r4, #0
    3794:	bf18      	it	ne
    3796:	2001      	movne	r0, #1
    3798:	47a8      	blx	r5
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    379a:	6823      	ldr	r3, [r4, #0]
    379c:	f043 0302 	orr.w	r3, r3, #2
    37a0:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    37a2:	69e3      	ldr	r3, [r4, #28]
    37a4:	f013 0f03 	tst.w	r3, #3
    37a8:	d1fb      	bne.n	37a2 <_i2c_m_sync_enable+0x2e>
    37aa:	2104      	movs	r1, #4
    37ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
    37b0:	69e3      	ldr	r3, [r4, #28]
    37b2:	f013 0f04 	tst.w	r3, #4
    37b6:	d1fb      	bne.n	37b0 <_i2c_m_sync_enable+0x3c>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    37b8:	8b63      	ldrh	r3, [r4, #26]
    37ba:	f3c3 1301 	ubfx	r3, r3, #4, #2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    37be:	2b01      	cmp	r3, #1
    37c0:	d00b      	beq.n	37da <_i2c_m_sync_enable+0x66>
		timeout--;
    37c2:	3a01      	subs	r2, #1
		if (timeout <= 0) {
    37c4:	2a00      	cmp	r2, #0
    37c6:	dcf3      	bgt.n	37b0 <_i2c_m_sync_enable+0x3c>
			if (--timeout_attempt)
    37c8:	3901      	subs	r1, #1
    37ca:	d008      	beq.n	37de <_i2c_m_sync_enable+0x6a>
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    37cc:	2310      	movs	r3, #16
    37ce:	8363      	strh	r3, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    37d0:	69e3      	ldr	r3, [r4, #28]
    37d2:	f013 0f04 	tst.w	r3, #4
    37d6:	d1fb      	bne.n	37d0 <_i2c_m_sync_enable+0x5c>
    37d8:	e7e8      	b.n	37ac <_i2c_m_sync_enable+0x38>
	return ERR_NONE;
    37da:	2000      	movs	r0, #0
    37dc:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    37de:	f06f 0005 	mvn.w	r0, #5
}
    37e2:	bd70      	pop	{r4, r5, r6, pc}
    37e4:	00007298 	.word	0x00007298
    37e8:	000023ad 	.word	0x000023ad

000037ec <_i2c_m_sync_transfer>:
{
    37ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    37f0:	4605      	mov	r5, r0
    37f2:	460e      	mov	r6, r1
	void *   hw = i2c_dev->hw;
    37f4:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    37f6:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 3a98 <_i2c_m_sync_transfer+0x2ac>
    37fa:	f240 52fe 	movw	r2, #1534	; 0x5fe
    37fe:	4641      	mov	r1, r8
    3800:	3000      	adds	r0, #0
    3802:	bf18      	it	ne
    3804:	2001      	movne	r0, #1
    3806:	4fa2      	ldr	r7, [pc, #648]	; (3a90 <_i2c_m_sync_transfer+0x2a4>)
    3808:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    380a:	6928      	ldr	r0, [r5, #16]
    380c:	f240 52ff 	movw	r2, #1535	; 0x5ff
    3810:	4641      	mov	r1, r8
    3812:	3000      	adds	r0, #0
    3814:	bf18      	it	ne
    3816:	2001      	movne	r0, #1
    3818:	47b8      	blx	r7
	ASSERT(msg);
    381a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    381e:	4641      	mov	r1, r8
    3820:	1c30      	adds	r0, r6, #0
    3822:	bf18      	it	ne
    3824:	2001      	movne	r0, #1
    3826:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    3828:	886b      	ldrh	r3, [r5, #2]
    382a:	f413 7f80 	tst.w	r3, #256	; 0x100
    382e:	f040 812a 	bne.w	3a86 <_i2c_m_sync_transfer+0x29a>
	msg->flags |= I2C_M_BUSY;
    3832:	8873      	ldrh	r3, [r6, #2]
    3834:	b29b      	uxth	r3, r3
    3836:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    383a:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    383c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    3840:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    3844:	6863      	ldr	r3, [r4, #4]
    3846:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    384a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    384c:	69e3      	ldr	r3, [r4, #28]
    384e:	f013 0f04 	tst.w	r3, #4
    3852:	d1fb      	bne.n	384c <_i2c_m_sync_transfer+0x60>
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    3854:	4628      	mov	r0, r5
    3856:	4b8f      	ldr	r3, [pc, #572]	; (3a94 <_i2c_m_sync_transfer+0x2a8>)
    3858:	4798      	blx	r3
	if (ret) {
    385a:	4603      	mov	r3, r0
    385c:	2800      	cmp	r0, #0
    385e:	f000 80b0 	beq.w	39c2 <_i2c_m_sync_transfer+0x1d6>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    3862:	886a      	ldrh	r2, [r5, #2]
    3864:	b292      	uxth	r2, r2
    3866:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    386a:	b292      	uxth	r2, r2
    386c:	806a      	strh	r2, [r5, #2]
		return ret;
    386e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return I2C_ERR_BUS;
    3872:	f06f 0004 	mvn.w	r0, #4
    3876:	e0b7      	b.n	39e8 <_i2c_m_sync_transfer+0x1fc>
			if (msg->flags & I2C_M_STOP) {
    3878:	8873      	ldrh	r3, [r6, #2]
    387a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    387e:	d107      	bne.n	3890 <_i2c_m_sync_transfer+0xa4>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    3880:	886b      	ldrh	r3, [r5, #2]
    3882:	b29b      	uxth	r3, r3
    3884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3888:	b29b      	uxth	r3, r3
    388a:	806b      	strh	r3, [r5, #2]
			return ret;
    388c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3890:	6863      	ldr	r3, [r4, #4]
    3892:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3896:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3898:	69e3      	ldr	r3, [r4, #28]
    389a:	f013 0f04 	tst.w	r3, #4
    389e:	d1fb      	bne.n	3898 <_i2c_m_sync_transfer+0xac>
    38a0:	e7ee      	b.n	3880 <_i2c_m_sync_transfer+0x94>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    38a2:	f013 0f04 	tst.w	r3, #4
    38a6:	d11f      	bne.n	38e8 <_i2c_m_sync_transfer+0xfc>
			if (msg->flags & I2C_M_TEN) {
    38a8:	886b      	ldrh	r3, [r5, #2]
    38aa:	f413 6f80 	tst.w	r3, #1024	; 0x400
    38ae:	d039      	beq.n	3924 <_i2c_m_sync_transfer+0x138>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    38b0:	882b      	ldrh	r3, [r5, #0]
    38b2:	121b      	asrs	r3, r3, #8
    38b4:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    38b6:	f003 0206 	and.w	r2, r3, #6
    38ba:	69e3      	ldr	r3, [r4, #28]
    38bc:	f013 0f04 	tst.w	r3, #4
    38c0:	d1fb      	bne.n	38ba <_i2c_m_sync_transfer+0xce>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    38c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    38c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    38c8:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    38ca:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    38ce:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    38d0:	69e3      	ldr	r3, [r4, #28]
    38d2:	f013 0f04 	tst.w	r3, #4
    38d6:	d1fb      	bne.n	38d0 <_i2c_m_sync_transfer+0xe4>
				msg->flags &= ~I2C_M_TEN;
    38d8:	886b      	ldrh	r3, [r5, #2]
    38da:	b29b      	uxth	r3, r3
    38dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    38e0:	b29b      	uxth	r3, r3
    38e2:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    38e4:	2000      	movs	r0, #0
    38e6:	e06b      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
				if (msg->len > 0) {
    38e8:	686b      	ldr	r3, [r5, #4]
    38ea:	2b00      	cmp	r3, #0
    38ec:	dd04      	ble.n	38f8 <_i2c_m_sync_transfer+0x10c>
					msg->flags |= I2C_M_FAIL;
    38ee:	886b      	ldrh	r3, [r5, #2]
    38f0:	b29b      	uxth	r3, r3
    38f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    38f6:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    38f8:	886b      	ldrh	r3, [r5, #2]
    38fa:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    38fe:	d108      	bne.n	3912 <_i2c_m_sync_transfer+0x126>
				msg->flags &= ~I2C_M_BUSY;
    3900:	886b      	ldrh	r3, [r5, #2]
    3902:	b29b      	uxth	r3, r3
    3904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3908:	b29b      	uxth	r3, r3
    390a:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    390c:	f06f 0001 	mvn.w	r0, #1
    3910:	e056      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3912:	6863      	ldr	r3, [r4, #4]
    3914:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3918:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    391a:	69e3      	ldr	r3, [r4, #28]
    391c:	f013 0f04 	tst.w	r3, #4
    3920:	d1fb      	bne.n	391a <_i2c_m_sync_transfer+0x12e>
    3922:	e7ed      	b.n	3900 <_i2c_m_sync_transfer+0x114>
			if (msg->len == 0) {
    3924:	6868      	ldr	r0, [r5, #4]
    3926:	b998      	cbnz	r0, 3950 <_i2c_m_sync_transfer+0x164>
				if (msg->flags & I2C_M_STOP) {
    3928:	886b      	ldrh	r3, [r5, #2]
    392a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    392e:	d106      	bne.n	393e <_i2c_m_sync_transfer+0x152>
				msg->flags &= ~I2C_M_BUSY;
    3930:	886b      	ldrh	r3, [r5, #2]
    3932:	b29b      	uxth	r3, r3
    3934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3938:	b29b      	uxth	r3, r3
    393a:	806b      	strh	r3, [r5, #2]
    393c:	e040      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    393e:	6863      	ldr	r3, [r4, #4]
    3940:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3944:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3946:	69e3      	ldr	r3, [r4, #28]
    3948:	f013 0f04 	tst.w	r3, #4
    394c:	d1fb      	bne.n	3946 <_i2c_m_sync_transfer+0x15a>
    394e:	e7ef      	b.n	3930 <_i2c_m_sync_transfer+0x144>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    3950:	68ab      	ldr	r3, [r5, #8]
    3952:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    3954:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3956:	69e3      	ldr	r3, [r4, #28]
    3958:	f013 0f04 	tst.w	r3, #4
    395c:	d1fb      	bne.n	3956 <_i2c_m_sync_transfer+0x16a>
				msg->buffer++;
    395e:	68ab      	ldr	r3, [r5, #8]
    3960:	3301      	adds	r3, #1
    3962:	60ab      	str	r3, [r5, #8]
				msg->len--;
    3964:	686b      	ldr	r3, [r5, #4]
    3966:	3b01      	subs	r3, #1
    3968:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    396a:	2000      	movs	r0, #0
    396c:	e028      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
	} else if (flags & SB_FLAG) {
    396e:	f017 0f02 	tst.w	r7, #2
    3972:	f000 8083 	beq.w	3a7c <_i2c_m_sync_transfer+0x290>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    3976:	6869      	ldr	r1, [r5, #4]
    3978:	2900      	cmp	r1, #0
    397a:	d077      	beq.n	3a6c <_i2c_m_sync_transfer+0x280>
    397c:	f013 0f04 	tst.w	r3, #4
    3980:	d174      	bne.n	3a6c <_i2c_m_sync_transfer+0x280>
			msg->len--;
    3982:	3901      	subs	r1, #1
    3984:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3986:	b909      	cbnz	r1, 398c <_i2c_m_sync_transfer+0x1a0>
    3988:	2a00      	cmp	r2, #0
    398a:	d055      	beq.n	3a38 <_i2c_m_sync_transfer+0x24c>
    398c:	2901      	cmp	r1, #1
    398e:	d051      	beq.n	3a34 <_i2c_m_sync_transfer+0x248>
			if (msg->len == 0) {
    3990:	686b      	ldr	r3, [r5, #4]
    3992:	b94b      	cbnz	r3, 39a8 <_i2c_m_sync_transfer+0x1bc>
				if (msg->flags & I2C_M_STOP) {
    3994:	886b      	ldrh	r3, [r5, #2]
    3996:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    399a:	d156      	bne.n	3a4a <_i2c_m_sync_transfer+0x25e>
				msg->flags &= ~I2C_M_BUSY;
    399c:	886b      	ldrh	r3, [r5, #2]
    399e:	b29b      	uxth	r3, r3
    39a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    39a4:	b29b      	uxth	r3, r3
    39a6:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    39a8:	68aa      	ldr	r2, [r5, #8]
    39aa:	1c53      	adds	r3, r2, #1
    39ac:	60ab      	str	r3, [r5, #8]
    39ae:	69e3      	ldr	r3, [r4, #28]
    39b0:	f013 0f04 	tst.w	r3, #4
    39b4:	d1fb      	bne.n	39ae <_i2c_m_sync_transfer+0x1c2>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    39b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    39b8:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    39ba:	2302      	movs	r3, #2
    39bc:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    39be:	2000      	movs	r0, #0
		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    39c0:	4603      	mov	r3, r0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    39c2:	886a      	ldrh	r2, [r5, #2]
    39c4:	f412 7f80 	tst.w	r2, #256	; 0x100
    39c8:	d05a      	beq.n	3a80 <_i2c_m_sync_transfer+0x294>
	void *   hw      = i2c_dev->hw;
    39ca:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    39cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    39d0:	7e03      	ldrb	r3, [r0, #24]
    39d2:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    39d4:	461f      	mov	r7, r3
		if (timeout-- == 0) {
    39d6:	1e51      	subs	r1, r2, #1
    39d8:	2a00      	cmp	r2, #0
    39da:	f43f af4a 	beq.w	3872 <_i2c_m_sync_transfer+0x86>
    39de:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    39e0:	f013 0f03 	tst.w	r3, #3
    39e4:	d0f4      	beq.n	39d0 <_i2c_m_sync_transfer+0x1e4>
	return I2C_OK;
    39e6:	2000      	movs	r0, #0
		if (ret) {
    39e8:	2800      	cmp	r0, #0
    39ea:	f47f af45 	bne.w	3878 <_i2c_m_sync_transfer+0x8c>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    39ee:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    39f0:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    39f4:	69e3      	ldr	r3, [r4, #28]
    39f6:	f013 0f04 	tst.w	r3, #4
    39fa:	d1fb      	bne.n	39f4 <_i2c_m_sync_transfer+0x208>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    39fc:	8b63      	ldrh	r3, [r4, #26]
    39fe:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    3a00:	f017 0f01 	tst.w	r7, #1
    3a04:	d0b3      	beq.n	396e <_i2c_m_sync_transfer+0x182>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    3a06:	f013 0f02 	tst.w	r3, #2
    3a0a:	f43f af4a 	beq.w	38a2 <_i2c_m_sync_transfer+0xb6>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    3a0e:	2201      	movs	r2, #1
    3a10:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    3a12:	886a      	ldrh	r2, [r5, #2]
    3a14:	b292      	uxth	r2, r2
    3a16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    3a1a:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    3a1c:	886a      	ldrh	r2, [r5, #2]
    3a1e:	b292      	uxth	r2, r2
    3a20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    3a24:	b292      	uxth	r2, r2
    3a26:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    3a28:	f013 0f01 	tst.w	r3, #1
    3a2c:	d023      	beq.n	3a76 <_i2c_m_sync_transfer+0x28a>
				return I2C_ERR_BUS;
    3a2e:	f06f 0004 	mvn.w	r0, #4
    3a32:	e7c5      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3a34:	2a00      	cmp	r2, #0
    3a36:	d0ab      	beq.n	3990 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3a38:	6863      	ldr	r3, [r4, #4]
    3a3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3a3e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a40:	69e3      	ldr	r3, [r4, #28]
    3a42:	f013 0f04 	tst.w	r3, #4
    3a46:	d1fb      	bne.n	3a40 <_i2c_m_sync_transfer+0x254>
    3a48:	e7a2      	b.n	3990 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    3a4a:	6863      	ldr	r3, [r4, #4]
    3a4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3a50:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a52:	69e3      	ldr	r3, [r4, #28]
    3a54:	f013 0f04 	tst.w	r3, #4
    3a58:	d1fb      	bne.n	3a52 <_i2c_m_sync_transfer+0x266>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3a5a:	6863      	ldr	r3, [r4, #4]
    3a5c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3a60:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a62:	69e3      	ldr	r3, [r4, #28]
    3a64:	f013 0f04 	tst.w	r3, #4
    3a68:	d1fb      	bne.n	3a62 <_i2c_m_sync_transfer+0x276>
    3a6a:	e797      	b.n	399c <_i2c_m_sync_transfer+0x1b0>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3a6c:	2302      	movs	r3, #2
    3a6e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    3a70:	f06f 0001 	mvn.w	r0, #1
    3a74:	e7a4      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
			return I2C_ERR_BAD_ADDRESS;
    3a76:	f06f 0003 	mvn.w	r0, #3
    3a7a:	e7a1      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
	return I2C_OK;
    3a7c:	2000      	movs	r0, #0
    3a7e:	e79f      	b.n	39c0 <_i2c_m_sync_transfer+0x1d4>
	return ret;
    3a80:	4618      	mov	r0, r3
    3a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return I2C_ERR_BUSY;
    3a86:	f06f 0005 	mvn.w	r0, #5
}
    3a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3a8e:	bf00      	nop
    3a90:	000023ad 	.word	0x000023ad
    3a94:	000033a5 	.word	0x000033a5
    3a98:	00007298 	.word	0x00007298

00003a9c <SERCOM0_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_0_Handler(void)
{
    3a9c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3a9e:	4b02      	ldr	r3, [pc, #8]	; (3aa8 <SERCOM0_0_Handler+0xc>)
    3aa0:	6818      	ldr	r0, [r3, #0]
    3aa2:	4b02      	ldr	r3, [pc, #8]	; (3aac <SERCOM0_0_Handler+0x10>)
    3aa4:	4798      	blx	r3
    3aa6:	bd08      	pop	{r3, pc}
    3aa8:	200005d8 	.word	0x200005d8
    3aac:	00003065 	.word	0x00003065

00003ab0 <SERCOM0_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_1_Handler(void)
{
    3ab0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3ab2:	4b02      	ldr	r3, [pc, #8]	; (3abc <SERCOM0_1_Handler+0xc>)
    3ab4:	6818      	ldr	r0, [r3, #0]
    3ab6:	4b02      	ldr	r3, [pc, #8]	; (3ac0 <SERCOM0_1_Handler+0x10>)
    3ab8:	4798      	blx	r3
    3aba:	bd08      	pop	{r3, pc}
    3abc:	200005d8 	.word	0x200005d8
    3ac0:	00003065 	.word	0x00003065

00003ac4 <SERCOM0_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_2_Handler(void)
{
    3ac4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3ac6:	4b02      	ldr	r3, [pc, #8]	; (3ad0 <SERCOM0_2_Handler+0xc>)
    3ac8:	6818      	ldr	r0, [r3, #0]
    3aca:	4b02      	ldr	r3, [pc, #8]	; (3ad4 <SERCOM0_2_Handler+0x10>)
    3acc:	4798      	blx	r3
    3ace:	bd08      	pop	{r3, pc}
    3ad0:	200005d8 	.word	0x200005d8
    3ad4:	00003065 	.word	0x00003065

00003ad8 <SERCOM0_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_3_Handler(void)
{
    3ad8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3ada:	4b02      	ldr	r3, [pc, #8]	; (3ae4 <SERCOM0_3_Handler+0xc>)
    3adc:	6818      	ldr	r0, [r3, #0]
    3ade:	4b02      	ldr	r3, [pc, #8]	; (3ae8 <SERCOM0_3_Handler+0x10>)
    3ae0:	4798      	blx	r3
    3ae2:	bd08      	pop	{r3, pc}
    3ae4:	200005d8 	.word	0x200005d8
    3ae8:	00003065 	.word	0x00003065

00003aec <SERCOM2_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_0_Handler(void)
{
    3aec:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3aee:	4b02      	ldr	r3, [pc, #8]	; (3af8 <SERCOM2_0_Handler+0xc>)
    3af0:	6858      	ldr	r0, [r3, #4]
    3af2:	4b02      	ldr	r3, [pc, #8]	; (3afc <SERCOM2_0_Handler+0x10>)
    3af4:	4798      	blx	r3
    3af6:	bd08      	pop	{r3, pc}
    3af8:	200005d8 	.word	0x200005d8
    3afc:	00003065 	.word	0x00003065

00003b00 <SERCOM2_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_1_Handler(void)
{
    3b00:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3b02:	4b02      	ldr	r3, [pc, #8]	; (3b0c <SERCOM2_1_Handler+0xc>)
    3b04:	6858      	ldr	r0, [r3, #4]
    3b06:	4b02      	ldr	r3, [pc, #8]	; (3b10 <SERCOM2_1_Handler+0x10>)
    3b08:	4798      	blx	r3
    3b0a:	bd08      	pop	{r3, pc}
    3b0c:	200005d8 	.word	0x200005d8
    3b10:	00003065 	.word	0x00003065

00003b14 <SERCOM2_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_2_Handler(void)
{
    3b14:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3b16:	4b02      	ldr	r3, [pc, #8]	; (3b20 <SERCOM2_2_Handler+0xc>)
    3b18:	6858      	ldr	r0, [r3, #4]
    3b1a:	4b02      	ldr	r3, [pc, #8]	; (3b24 <SERCOM2_2_Handler+0x10>)
    3b1c:	4798      	blx	r3
    3b1e:	bd08      	pop	{r3, pc}
    3b20:	200005d8 	.word	0x200005d8
    3b24:	00003065 	.word	0x00003065

00003b28 <SERCOM2_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_3_Handler(void)
{
    3b28:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3b2a:	4b02      	ldr	r3, [pc, #8]	; (3b34 <SERCOM2_3_Handler+0xc>)
    3b2c:	6858      	ldr	r0, [r3, #4]
    3b2e:	4b02      	ldr	r3, [pc, #8]	; (3b38 <SERCOM2_3_Handler+0x10>)
    3b30:	4798      	blx	r3
    3b32:	bd08      	pop	{r3, pc}
    3b34:	200005d8 	.word	0x200005d8
    3b38:	00003065 	.word	0x00003065

00003b3c <_spi_m_sync_init>:
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    3b3c:	b570      	push	{r4, r5, r6, lr}
    3b3e:	4606      	mov	r6, r0
    3b40:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    3b42:	4608      	mov	r0, r1
    3b44:	4b58      	ldr	r3, [pc, #352]	; (3ca8 <_spi_m_sync_init+0x16c>)
    3b46:	4798      	blx	r3
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3b48:	2300      	movs	r3, #0
    3b4a:	2b00      	cmp	r3, #0
    3b4c:	d068      	beq.n	3c20 <_spi_m_sync_init+0xe4>
	return NULL;
    3b4e:	2500      	movs	r5, #0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    3b50:	2e00      	cmp	r6, #0
    3b52:	d071      	beq.n	3c38 <_spi_m_sync_init+0xfc>
    3b54:	2c00      	cmp	r4, #0
    3b56:	d06d      	beq.n	3c34 <_spi_m_sync_init+0xf8>
    3b58:	2001      	movs	r0, #1
    3b5a:	f640 12a7 	movw	r2, #2471	; 0x9a7
    3b5e:	4953      	ldr	r1, [pc, #332]	; (3cac <_spi_m_sync_init+0x170>)
    3b60:	4b53      	ldr	r3, [pc, #332]	; (3cb0 <_spi_m_sync_init+0x174>)
    3b62:	4798      	blx	r3

	if (regs == NULL) {
    3b64:	2d00      	cmp	r5, #0
    3b66:	f000 809c 	beq.w	3ca2 <_spi_m_sync_init+0x166>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3b6a:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    3b6c:	f013 0f01 	tst.w	r3, #1
    3b70:	d11d      	bne.n	3bae <_spi_m_sync_init+0x72>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    3b72:	682b      	ldr	r3, [r5, #0]
    3b74:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3b78:	69e3      	ldr	r3, [r4, #28]
    3b7a:	f013 0f03 	tst.w	r3, #3
    3b7e:	d1fb      	bne.n	3b78 <_spi_m_sync_init+0x3c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3b80:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    3b82:	f013 0f02 	tst.w	r3, #2
    3b86:	d00b      	beq.n	3ba0 <_spi_m_sync_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3b88:	6823      	ldr	r3, [r4, #0]
    3b8a:	f023 0302 	bic.w	r3, r3, #2
    3b8e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3b90:	69e3      	ldr	r3, [r4, #28]
    3b92:	f013 0f03 	tst.w	r3, #3
    3b96:	d1fb      	bne.n	3b90 <_spi_m_sync_init+0x54>
    3b98:	69e3      	ldr	r3, [r4, #28]
    3b9a:	f013 0f02 	tst.w	r3, #2
    3b9e:	d1fb      	bne.n	3b98 <_spi_m_sync_init+0x5c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    3ba0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3ba4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3ba6:	69e3      	ldr	r3, [r4, #28]
    3ba8:	f013 0f03 	tst.w	r3, #3
    3bac:	d1fb      	bne.n	3ba6 <_spi_m_sync_init+0x6a>
    3bae:	69e3      	ldr	r3, [r4, #28]
    3bb0:	f013 0f01 	tst.w	r3, #1
    3bb4:	d1fb      	bne.n	3bae <_spi_m_sync_init+0x72>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    3bb6:	6034      	str	r4, [r6, #0]

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    3bb8:	682b      	ldr	r3, [r5, #0]
    3bba:	f003 031c 	and.w	r3, r3, #28
    3bbe:	2b08      	cmp	r3, #8
    3bc0:	d03c      	beq.n	3c3c <_spi_m_sync_init+0x100>
	ASSERT(hw && regs);
    3bc2:	2c00      	cmp	r4, #0
    3bc4:	d069      	beq.n	3c9a <_spi_m_sync_init+0x15e>
    3bc6:	2d00      	cmp	r5, #0
    3bc8:	d065      	beq.n	3c96 <_spi_m_sync_init+0x15a>
    3bca:	2001      	movs	r0, #1
    3bcc:	f640 1237 	movw	r2, #2359	; 0x937
    3bd0:	4936      	ldr	r1, [pc, #216]	; (3cac <_spi_m_sync_init+0x170>)
    3bd2:	4b37      	ldr	r3, [pc, #220]	; (3cb0 <_spi_m_sync_init+0x174>)
    3bd4:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3bd6:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3bd8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3bdc:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3be0:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3be2:	69e3      	ldr	r3, [r4, #28]
    3be4:	f013 0f03 	tst.w	r3, #3
    3be8:	d1fb      	bne.n	3be2 <_spi_m_sync_init+0xa6>
	    (regs->ctrlb
    3bea:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    3bec:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    3bf0:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    3bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3bf8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3bfa:	69e3      	ldr	r3, [r4, #28]
    3bfc:	f013 0f17 	tst.w	r3, #23
    3c00:	d1fb      	bne.n	3bfa <_spi_m_sync_init+0xbe>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    3c02:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    3c04:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3c06:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3c08:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3c0c:	686b      	ldr	r3, [r5, #4]
    3c0e:	f013 0f07 	tst.w	r3, #7
    3c12:	d144      	bne.n	3c9e <_spi_m_sync_init+0x162>
    3c14:	2301      	movs	r3, #1
    3c16:	7133      	strb	r3, [r6, #4]

	dev->dummy_byte = regs->dummy_byte;
    3c18:	89eb      	ldrh	r3, [r5, #14]
    3c1a:	80f3      	strh	r3, [r6, #6]

	return ERR_NONE;
    3c1c:	2000      	movs	r0, #0
    3c1e:	bd70      	pop	{r4, r5, r6, pc}
		if (sercomspi_regs[i].n == n) {
    3c20:	2804      	cmp	r0, #4
    3c22:	d002      	beq.n	3c2a <_spi_m_sync_init+0xee>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3c24:	3301      	adds	r3, #1
    3c26:	b2db      	uxtb	r3, r3
    3c28:	e78f      	b.n	3b4a <_spi_m_sync_init+0xe>
			return &sercomspi_regs[i];
    3c2a:	eb03 1503 	add.w	r5, r3, r3, lsl #4
    3c2e:	4b21      	ldr	r3, [pc, #132]	; (3cb4 <_spi_m_sync_init+0x178>)
    3c30:	441d      	add	r5, r3
    3c32:	e78d      	b.n	3b50 <_spi_m_sync_init+0x14>
	ASSERT(dev && hw);
    3c34:	2000      	movs	r0, #0
    3c36:	e790      	b.n	3b5a <_spi_m_sync_init+0x1e>
    3c38:	2000      	movs	r0, #0
    3c3a:	e78e      	b.n	3b5a <_spi_m_sync_init+0x1e>
	ASSERT(hw && regs);
    3c3c:	b34c      	cbz	r4, 3c92 <_spi_m_sync_init+0x156>
    3c3e:	b335      	cbz	r5, 3c8e <_spi_m_sync_init+0x152>
    3c40:	2001      	movs	r0, #1
    3c42:	f640 124b 	movw	r2, #2379	; 0x94b
    3c46:	4919      	ldr	r1, [pc, #100]	; (3cac <_spi_m_sync_init+0x170>)
    3c48:	4b19      	ldr	r3, [pc, #100]	; (3cb0 <_spi_m_sync_init+0x174>)
    3c4a:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3c4c:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3c4e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3c52:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3c56:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3c58:	69e3      	ldr	r3, [r4, #28]
    3c5a:	f013 0f03 	tst.w	r3, #3
    3c5e:	d1fb      	bne.n	3c58 <_spi_m_sync_init+0x11c>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    3c60:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    3c62:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    3c66:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    3c6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    3c6e:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3c72:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3c74:	69e3      	ldr	r3, [r4, #28]
    3c76:	f013 0f17 	tst.w	r3, #23
    3c7a:	d1fb      	bne.n	3c74 <_spi_m_sync_init+0x138>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    3c7c:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    3c7e:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3c80:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3c82:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3c86:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    3c88:	2b00      	cmp	r3, #0
    3c8a:	d1fc      	bne.n	3c86 <_spi_m_sync_init+0x14a>
    3c8c:	e7be      	b.n	3c0c <_spi_m_sync_init+0xd0>
	ASSERT(hw && regs);
    3c8e:	2000      	movs	r0, #0
    3c90:	e7d7      	b.n	3c42 <_spi_m_sync_init+0x106>
    3c92:	2000      	movs	r0, #0
    3c94:	e7d5      	b.n	3c42 <_spi_m_sync_init+0x106>
	ASSERT(hw && regs);
    3c96:	2000      	movs	r0, #0
    3c98:	e798      	b.n	3bcc <_spi_m_sync_init+0x90>
    3c9a:	2000      	movs	r0, #0
    3c9c:	e796      	b.n	3bcc <_spi_m_sync_init+0x90>
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3c9e:	2302      	movs	r3, #2
    3ca0:	e7b9      	b.n	3c16 <_spi_m_sync_init+0xda>
		return ERR_INVALID_ARG;
    3ca2:	f06f 000c 	mvn.w	r0, #12
}
    3ca6:	bd70      	pop	{r4, r5, r6, pc}
    3ca8:	00003025 	.word	0x00003025
    3cac:	00007298 	.word	0x00007298
    3cb0:	000023ad 	.word	0x000023ad
    3cb4:	00007284 	.word	0x00007284

00003cb8 <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    3cb8:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    3cba:	4604      	mov	r4, r0
    3cbc:	b168      	cbz	r0, 3cda <_spi_m_sync_enable+0x22>
    3cbe:	6803      	ldr	r3, [r0, #0]
    3cc0:	b14b      	cbz	r3, 3cd6 <_spi_m_sync_enable+0x1e>
    3cc2:	2001      	movs	r0, #1
    3cc4:	f640 2206 	movw	r2, #2566	; 0xa06
    3cc8:	4905      	ldr	r1, [pc, #20]	; (3ce0 <_spi_m_sync_enable+0x28>)
    3cca:	4b06      	ldr	r3, [pc, #24]	; (3ce4 <_spi_m_sync_enable+0x2c>)
    3ccc:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    3cce:	6820      	ldr	r0, [r4, #0]
    3cd0:	4b05      	ldr	r3, [pc, #20]	; (3ce8 <_spi_m_sync_enable+0x30>)
    3cd2:	4798      	blx	r3
}
    3cd4:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    3cd6:	2000      	movs	r0, #0
    3cd8:	e7f4      	b.n	3cc4 <_spi_m_sync_enable+0xc>
    3cda:	2000      	movs	r0, #0
    3cdc:	e7f2      	b.n	3cc4 <_spi_m_sync_enable+0xc>
    3cde:	bf00      	nop
    3ce0:	00007298 	.word	0x00007298
    3ce4:	000023ad 	.word	0x000023ad
    3ce8:	00003115 	.word	0x00003115

00003cec <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    3cec:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cee:	b087      	sub	sp, #28
    3cf0:	4607      	mov	r7, r0
    3cf2:	460d      	mov	r5, r1
	void *                 hw   = dev->prvt;
    3cf4:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    3cf6:	680b      	ldr	r3, [r1, #0]
    3cf8:	9301      	str	r3, [sp, #4]
    3cfa:	684b      	ldr	r3, [r1, #4]
    3cfc:	9302      	str	r3, [sp, #8]
    3cfe:	2300      	movs	r3, #0
    3d00:	9303      	str	r3, [sp, #12]
    3d02:	9304      	str	r3, [sp, #16]
    3d04:	7906      	ldrb	r6, [r0, #4]

	ASSERT(dev && hw);
    3d06:	b1b8      	cbz	r0, 3d38 <_spi_m_sync_trans+0x4c>
    3d08:	b1a4      	cbz	r4, 3d34 <_spi_m_sync_trans+0x48>
    3d0a:	2001      	movs	r0, #1
    3d0c:	f640 320b 	movw	r2, #2827	; 0xb0b
    3d10:	4934      	ldr	r1, [pc, #208]	; (3de4 <_spi_m_sync_trans+0xf8>)
    3d12:	4b35      	ldr	r3, [pc, #212]	; (3de8 <_spi_m_sync_trans+0xfc>)
    3d14:	4798      	blx	r3
    3d16:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    3d18:	f013 0f07 	tst.w	r3, #7
    3d1c:	d15f      	bne.n	3dde <_spi_m_sync_trans+0xf2>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d1e:	69e3      	ldr	r3, [r4, #28]
    3d20:	f013 0f03 	tst.w	r3, #3
    3d24:	d1fb      	bne.n	3d1e <_spi_m_sync_trans+0x32>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3d26:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    3d28:	f013 0f02 	tst.w	r3, #2
    3d2c:	d11e      	bne.n	3d6c <_spi_m_sync_trans+0x80>
		return ERR_NOT_INITIALIZED;
    3d2e:	f06f 0013 	mvn.w	r0, #19
    3d32:	e052      	b.n	3dda <_spi_m_sync_trans+0xee>
	ASSERT(dev && hw);
    3d34:	4618      	mov	r0, r3
    3d36:	e7e9      	b.n	3d0c <_spi_m_sync_trans+0x20>
    3d38:	2000      	movs	r0, #0
    3d3a:	e7e7      	b.n	3d0c <_spi_m_sync_trans+0x20>
		return false;
    3d3c:	2200      	movs	r2, #0
    3d3e:	e02b      	b.n	3d98 <_spi_m_sync_trans+0xac>
			data |= (*ctrl->txbuf) << 8;
    3d40:	f891 e001 	ldrb.w	lr, [r1, #1]
    3d44:	ea40 200e 	orr.w	r0, r0, lr, lsl #8
			ctrl->txbuf++;
    3d48:	3102      	adds	r1, #2
    3d4a:	9101      	str	r1, [sp, #4]
	ctrl->txcnt++;
    3d4c:	3201      	adds	r2, #1
    3d4e:	9203      	str	r2, [sp, #12]
	((Sercom *)hw)->SPI.DATA.reg = data;
    3d50:	62a0      	str	r0, [r4, #40]	; 0x28
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    3d52:	f013 0f80 	tst.w	r3, #128	; 0x80
    3d56:	d132      	bne.n	3dbe <_spi_m_sync_trans+0xd2>
	return ERR_NONE;
    3d58:	2000      	movs	r0, #0
			}
		}

		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
    3d5a:	2800      	cmp	r0, #0
    3d5c:	db37      	blt.n	3dce <_spi_m_sync_trans+0xe2>
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    3d5e:	9803      	ldr	r0, [sp, #12]
    3d60:	68ab      	ldr	r3, [r5, #8]
    3d62:	4298      	cmp	r0, r3
    3d64:	d302      	bcc.n	3d6c <_spi_m_sync_trans+0x80>
    3d66:	9a04      	ldr	r2, [sp, #16]
    3d68:	4293      	cmp	r3, r2
    3d6a:	d930      	bls.n	3dce <_spi_m_sync_trans+0xe2>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    3d6c:	7e23      	ldrb	r3, [r4, #24]
    3d6e:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    3d70:	f013 0f04 	tst.w	r3, #4
    3d74:	d0e2      	beq.n	3d3c <_spi_m_sync_trans+0x50>
	return ((Sercom *)hw)->SPI.DATA.reg;
    3d76:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    3d78:	9a02      	ldr	r2, [sp, #8]
    3d7a:	b14a      	cbz	r2, 3d90 <_spi_m_sync_trans+0xa4>
		*ctrl->rxbuf++ = (uint8_t)data;
    3d7c:	1c50      	adds	r0, r2, #1
    3d7e:	9002      	str	r0, [sp, #8]
    3d80:	7011      	strb	r1, [r2, #0]
		if (ctrl->char_size > 1) {
    3d82:	2e01      	cmp	r6, #1
    3d84:	d904      	bls.n	3d90 <_spi_m_sync_trans+0xa4>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    3d86:	1c90      	adds	r0, r2, #2
    3d88:	9002      	str	r0, [sp, #8]
    3d8a:	f3c1 2107 	ubfx	r1, r1, #8, #8
    3d8e:	7051      	strb	r1, [r2, #1]
	ctrl->rxcnt++;
    3d90:	9a04      	ldr	r2, [sp, #16]
    3d92:	3201      	adds	r2, #1
    3d94:	9204      	str	r2, [sp, #16]
	return true;
    3d96:	2201      	movs	r2, #1
		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
    3d98:	2a00      	cmp	r2, #0
    3d9a:	d1da      	bne.n	3d52 <_spi_m_sync_trans+0x66>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    3d9c:	9a03      	ldr	r2, [sp, #12]
    3d9e:	9904      	ldr	r1, [sp, #16]
    3da0:	4291      	cmp	r1, r2
    3da2:	d3d6      	bcc.n	3d52 <_spi_m_sync_trans+0x66>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    3da4:	88f8      	ldrh	r0, [r7, #6]
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    3da6:	f013 0f01 	tst.w	r3, #1
    3daa:	d0d2      	beq.n	3d52 <_spi_m_sync_trans+0x66>
	if (ctrl->txbuf) {
    3dac:	9901      	ldr	r1, [sp, #4]
    3dae:	2900      	cmp	r1, #0
    3db0:	d0cc      	beq.n	3d4c <_spi_m_sync_trans+0x60>
		data = *ctrl->txbuf++;
    3db2:	1c48      	adds	r0, r1, #1
    3db4:	9001      	str	r0, [sp, #4]
    3db6:	7808      	ldrb	r0, [r1, #0]
		if (ctrl->char_size > 1) {
    3db8:	2e01      	cmp	r6, #1
    3dba:	d8c1      	bhi.n	3d40 <_spi_m_sync_trans+0x54>
    3dbc:	e7c6      	b.n	3d4c <_spi_m_sync_trans+0x60>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    3dbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3dc2:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3dc4:	2380      	movs	r3, #128	; 0x80
    3dc6:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    3dc8:	f06f 0012 	mvn.w	r0, #18
    3dcc:	e7c5      	b.n	3d5a <_spi_m_sync_trans+0x6e>
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    3dce:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    3dd0:	f013 0f03 	tst.w	r3, #3
    3dd4:	d0fb      	beq.n	3dce <_spi_m_sync_trans+0xe2>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3dd6:	2303      	movs	r3, #3
    3dd8:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    3dda:	b007      	add	sp, #28
    3ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_BUSY;
    3dde:	f06f 0003 	mvn.w	r0, #3
    3de2:	e7fa      	b.n	3dda <_spi_m_sync_trans+0xee>
    3de4:	00007298 	.word	0x00007298
    3de8:	000023ad 	.word	0x000023ad

00003dec <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    3dec:	4b03      	ldr	r3, [pc, #12]	; (3dfc <_system_time_init+0x10>)
    3dee:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3df2:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    3df4:	2205      	movs	r2, #5
    3df6:	601a      	str	r2, [r3, #0]
    3df8:	4770      	bx	lr
    3dfa:	bf00      	nop
    3dfc:	e000e010 	.word	0xe000e010

00003e00 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    3e00:	b508      	push	{r3, lr}
	_system_time_init(hw);
    3e02:	4b01      	ldr	r3, [pc, #4]	; (3e08 <_delay_init+0x8>)
    3e04:	4798      	blx	r3
    3e06:	bd08      	pop	{r3, pc}
    3e08:	00003ded 	.word	0x00003ded

00003e0c <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    3e0c:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    3e0e:	e00d      	b.n	3e2c <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
    3e10:	4b0d      	ldr	r3, [pc, #52]	; (3e48 <_delay_cycles+0x3c>)
    3e12:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
    3e16:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    3e18:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3e1a:	4b0b      	ldr	r3, [pc, #44]	; (3e48 <_delay_cycles+0x3c>)
    3e1c:	681b      	ldr	r3, [r3, #0]
    3e1e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3e22:	d0fa      	beq.n	3e1a <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
    3e24:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    3e28:	3101      	adds	r1, #1
	while (n--) {
    3e2a:	4610      	mov	r0, r2
    3e2c:	1e43      	subs	r3, r0, #1
    3e2e:	b2da      	uxtb	r2, r3
    3e30:	2800      	cmp	r0, #0
    3e32:	d1ed      	bne.n	3e10 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
    3e34:	4b04      	ldr	r3, [pc, #16]	; (3e48 <_delay_cycles+0x3c>)
    3e36:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    3e38:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3e3a:	4b03      	ldr	r3, [pc, #12]	; (3e48 <_delay_cycles+0x3c>)
    3e3c:	681b      	ldr	r3, [r3, #0]
    3e3e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3e42:	d0fa      	beq.n	3e3a <_delay_cycles+0x2e>
		;
}
    3e44:	4770      	bx	lr
    3e46:	bf00      	nop
    3e48:	e000e010 	.word	0xe000e010

00003e4c <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    3e4c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    3e4e:	68c3      	ldr	r3, [r0, #12]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    3e50:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    3e52:	f012 0f01 	tst.w	r2, #1
    3e56:	d100      	bne.n	3e5a <tc_interrupt_handler+0xe>
    3e58:	bd08      	pop	{r3, pc}
}

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    3e5a:	2201      	movs	r2, #1
    3e5c:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    3e5e:	6803      	ldr	r3, [r0, #0]
    3e60:	4798      	blx	r3
	}
}
    3e62:	e7f9      	b.n	3e58 <tc_interrupt_handler+0xc>

00003e64 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    3e64:	4b03      	ldr	r3, [pc, #12]	; (3e74 <_tc_init_irq_param+0x10>)
    3e66:	4298      	cmp	r0, r3
    3e68:	d000      	beq.n	3e6c <_tc_init_irq_param+0x8>
    3e6a:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
    3e6c:	4b02      	ldr	r3, [pc, #8]	; (3e78 <_tc_init_irq_param+0x14>)
    3e6e:	6019      	str	r1, [r3, #0]
	}
}
    3e70:	e7fb      	b.n	3e6a <_tc_init_irq_param+0x6>
    3e72:	bf00      	nop
    3e74:	40003800 	.word	0x40003800
    3e78:	200005e0 	.word	0x200005e0

00003e7c <get_tc_index>:
{
    3e7c:	b570      	push	{r4, r5, r6, lr}
    3e7e:	b086      	sub	sp, #24
    3e80:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3e82:	466c      	mov	r4, sp
    3e84:	4d17      	ldr	r5, [pc, #92]	; (3ee4 <get_tc_index+0x68>)
    3e86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    3e88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    3e8a:	e895 0003 	ldmia.w	r5, {r0, r1}
    3e8e:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3e92:	2300      	movs	r3, #0
    3e94:	2b05      	cmp	r3, #5
    3e96:	d80a      	bhi.n	3eae <get_tc_index+0x32>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    3e98:	aa06      	add	r2, sp, #24
    3e9a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    3e9e:	f852 2c18 	ldr.w	r2, [r2, #-24]
    3ea2:	42b2      	cmp	r2, r6
    3ea4:	d001      	beq.n	3eaa <get_tc_index+0x2e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3ea6:	3301      	adds	r3, #1
    3ea8:	e7f4      	b.n	3e94 <get_tc_index+0x18>
			return i;
    3eaa:	b2db      	uxtb	r3, r3
    3eac:	e000      	b.n	3eb0 <get_tc_index+0x34>
		}
	}
	return 0;
    3eae:	2300      	movs	r3, #0
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    3eb0:	2200      	movs	r2, #0
    3eb2:	b14a      	cbz	r2, 3ec8 <get_tc_index+0x4c>
	ASSERT(false);
    3eb4:	f44f 729e 	mov.w	r2, #316	; 0x13c
    3eb8:	490b      	ldr	r1, [pc, #44]	; (3ee8 <get_tc_index+0x6c>)
    3eba:	2000      	movs	r0, #0
    3ebc:	4b0b      	ldr	r3, [pc, #44]	; (3eec <get_tc_index+0x70>)
    3ebe:	4798      	blx	r3
	return -1;
    3ec0:	f04f 30ff 	mov.w	r0, #4294967295
}
    3ec4:	b006      	add	sp, #24
    3ec6:	bd70      	pop	{r4, r5, r6, pc}
		if (_tcs[i].number == index) {
    3ec8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    3ecc:	0088      	lsls	r0, r1, #2
    3ece:	4905      	ldr	r1, [pc, #20]	; (3ee4 <get_tc_index+0x68>)
    3ed0:	4401      	add	r1, r0
    3ed2:	7e09      	ldrb	r1, [r1, #24]
    3ed4:	4299      	cmp	r1, r3
    3ed6:	d002      	beq.n	3ede <get_tc_index+0x62>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    3ed8:	3201      	adds	r2, #1
    3eda:	b2d2      	uxtb	r2, r2
    3edc:	e7e9      	b.n	3eb2 <get_tc_index+0x36>
			return i;
    3ede:	b250      	sxtb	r0, r2
    3ee0:	e7f0      	b.n	3ec4 <get_tc_index+0x48>
    3ee2:	bf00      	nop
    3ee4:	000072b4 	.word	0x000072b4
    3ee8:	000072e0 	.word	0x000072e0
    3eec:	000023ad 	.word	0x000023ad

00003ef0 <_timer_init>:
{
    3ef0:	b570      	push	{r4, r5, r6, lr}
    3ef2:	4606      	mov	r6, r0
    3ef4:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    3ef6:	4608      	mov	r0, r1
    3ef8:	4b66      	ldr	r3, [pc, #408]	; (4094 <_timer_init+0x1a4>)
    3efa:	4798      	blx	r3
    3efc:	4605      	mov	r5, r0
	device->hw = hw;
    3efe:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    3f00:	228d      	movs	r2, #141	; 0x8d
    3f02:	4965      	ldr	r1, [pc, #404]	; (4098 <_timer_init+0x1a8>)
    3f04:	2001      	movs	r0, #1
    3f06:	4b65      	ldr	r3, [pc, #404]	; (409c <_timer_init+0x1ac>)
    3f08:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    3f0a:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    3f0c:	f013 0f01 	tst.w	r3, #1
    3f10:	d119      	bne.n	3f46 <_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f12:	6923      	ldr	r3, [r4, #16]
    3f14:	f013 0f03 	tst.w	r3, #3
    3f18:	d1fb      	bne.n	3f12 <_timer_init+0x22>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    3f1a:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    3f1c:	f013 0f02 	tst.w	r3, #2
    3f20:	d00b      	beq.n	3f3a <_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3f22:	6823      	ldr	r3, [r4, #0]
    3f24:	f023 0302 	bic.w	r3, r3, #2
    3f28:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f2a:	6923      	ldr	r3, [r4, #16]
    3f2c:	f013 0f03 	tst.w	r3, #3
    3f30:	d1fb      	bne.n	3f2a <_timer_init+0x3a>
    3f32:	6923      	ldr	r3, [r4, #16]
    3f34:	f013 0f02 	tst.w	r3, #2
    3f38:	d1fb      	bne.n	3f32 <_timer_init+0x42>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    3f3a:	2301      	movs	r3, #1
    3f3c:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f3e:	6923      	ldr	r3, [r4, #16]
    3f40:	f013 0f03 	tst.w	r3, #3
    3f44:	d1fb      	bne.n	3f3e <_timer_init+0x4e>
    3f46:	6923      	ldr	r3, [r4, #16]
    3f48:	f013 0f01 	tst.w	r3, #1
    3f4c:	d1fb      	bne.n	3f46 <_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    3f4e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3f52:	009a      	lsls	r2, r3, #2
    3f54:	4b52      	ldr	r3, [pc, #328]	; (40a0 <_timer_init+0x1b0>)
    3f56:	4413      	add	r3, r2
    3f58:	69db      	ldr	r3, [r3, #28]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    3f5a:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f5c:	6923      	ldr	r3, [r4, #16]
    3f5e:	f013 0f03 	tst.w	r3, #3
    3f62:	d1fb      	bne.n	3f5c <_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    3f64:	00aa      	lsls	r2, r5, #2
    3f66:	442a      	add	r2, r5
    3f68:	0091      	lsls	r1, r2, #2
    3f6a:	4b4d      	ldr	r3, [pc, #308]	; (40a0 <_timer_init+0x1b0>)
    3f6c:	440b      	add	r3, r1
    3f6e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    3f72:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    3f74:	8c1a      	ldrh	r2, [r3, #32]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    3f76:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    3f78:	2201      	movs	r2, #1
    3f7a:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    3f7c:	69db      	ldr	r3, [r3, #28]
    3f7e:	f003 030c 	and.w	r3, r3, #12
    3f82:	2b08      	cmp	r3, #8
    3f84:	d056      	beq.n	4034 <_timer_init+0x144>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    3f86:	2b00      	cmp	r3, #0
    3f88:	d163      	bne.n	4052 <_timer_init+0x162>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    3f8a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3f8e:	009a      	lsls	r2, r3, #2
    3f90:	4b43      	ldr	r3, [pc, #268]	; (40a0 <_timer_init+0x1b0>)
    3f92:	4413      	add	r3, r2
    3f94:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3f96:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3f98:	6923      	ldr	r3, [r4, #16]
    3f9a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3f9e:	d1fb      	bne.n	3f98 <_timer_init+0xa8>
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    3fa0:	2300      	movs	r3, #0
    3fa2:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3fa4:	6923      	ldr	r3, [r4, #16]
    3fa6:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    3faa:	d1fb      	bne.n	3fa4 <_timer_init+0xb4>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    3fac:	2301      	movs	r3, #1
    3fae:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    3fb0:	4631      	mov	r1, r6
    3fb2:	4620      	mov	r0, r4
    3fb4:	4b3b      	ldr	r3, [pc, #236]	; (40a4 <_timer_init+0x1b4>)
    3fb6:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    3fb8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3fbc:	009a      	lsls	r2, r3, #2
    3fbe:	4b38      	ldr	r3, [pc, #224]	; (40a0 <_timer_init+0x1b0>)
    3fc0:	4413      	add	r3, r2
    3fc2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    3fc6:	2b00      	cmp	r3, #0
    3fc8:	db0d      	blt.n	3fe6 <_timer_init+0xf6>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3fca:	095a      	lsrs	r2, r3, #5
    3fcc:	f003 031f 	and.w	r3, r3, #31
    3fd0:	2101      	movs	r1, #1
    3fd2:	fa01 f303 	lsl.w	r3, r1, r3
    3fd6:	3220      	adds	r2, #32
    3fd8:	4933      	ldr	r1, [pc, #204]	; (40a8 <_timer_init+0x1b8>)
    3fda:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3fde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3fe2:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    3fe6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3fea:	009a      	lsls	r2, r3, #2
    3fec:	4b2c      	ldr	r3, [pc, #176]	; (40a0 <_timer_init+0x1b0>)
    3fee:	4413      	add	r3, r2
    3ff0:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    3ff4:	2b00      	cmp	r3, #0
    3ff6:	db09      	blt.n	400c <_timer_init+0x11c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3ff8:	095a      	lsrs	r2, r3, #5
    3ffa:	f003 031f 	and.w	r3, r3, #31
    3ffe:	2101      	movs	r1, #1
    4000:	fa01 f303 	lsl.w	r3, r1, r3
    4004:	3260      	adds	r2, #96	; 0x60
    4006:	4928      	ldr	r1, [pc, #160]	; (40a8 <_timer_init+0x1b8>)
    4008:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(_tcs[i].irq);
    400c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    4010:	00aa      	lsls	r2, r5, #2
    4012:	4b23      	ldr	r3, [pc, #140]	; (40a0 <_timer_init+0x1b0>)
    4014:	4413      	add	r3, r2
    4016:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    401a:	2b00      	cmp	r3, #0
    401c:	db08      	blt.n	4030 <_timer_init+0x140>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    401e:	0959      	lsrs	r1, r3, #5
    4020:	f003 031f 	and.w	r3, r3, #31
    4024:	2201      	movs	r2, #1
    4026:	fa02 f303 	lsl.w	r3, r2, r3
    402a:	4a1f      	ldr	r2, [pc, #124]	; (40a8 <_timer_init+0x1b8>)
    402c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    4030:	2000      	movs	r0, #0
    4032:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    4034:	4b1a      	ldr	r3, [pc, #104]	; (40a0 <_timer_init+0x1b0>)
    4036:	440b      	add	r3, r1
    4038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    403a:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    403c:	6923      	ldr	r3, [r4, #16]
    403e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    4042:	d1fb      	bne.n	403c <_timer_init+0x14c>
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    4044:	2300      	movs	r3, #0
    4046:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4048:	6923      	ldr	r3, [r4, #16]
    404a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    404e:	d1fb      	bne.n	4048 <_timer_init+0x158>
    4050:	e7ac      	b.n	3fac <_timer_init+0xbc>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    4052:	2b04      	cmp	r3, #4
    4054:	d1aa      	bne.n	3fac <_timer_init+0xbc>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    4056:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    405a:	009a      	lsls	r2, r3, #2
    405c:	4b10      	ldr	r3, [pc, #64]	; (40a0 <_timer_init+0x1b0>)
    405e:	4413      	add	r3, r2
    4060:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    4064:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4066:	6923      	ldr	r3, [r4, #16]
    4068:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    406c:	d1fb      	bne.n	4066 <_timer_init+0x176>
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    406e:	2300      	movs	r3, #0
    4070:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4072:	6923      	ldr	r3, [r4, #16]
    4074:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    4078:	d1fb      	bne.n	4072 <_timer_init+0x182>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    407a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    407e:	009a      	lsls	r2, r3, #2
    4080:	4b07      	ldr	r3, [pc, #28]	; (40a0 <_timer_init+0x1b0>)
    4082:	4413      	add	r3, r2
    4084:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
	((Tc *)hw)->COUNT8.PER.reg = data;
    4088:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    408a:	6923      	ldr	r3, [r4, #16]
    408c:	f013 0f20 	tst.w	r3, #32
    4090:	d1fb      	bne.n	408a <_timer_init+0x19a>
    4092:	e78b      	b.n	3fac <_timer_init+0xbc>
    4094:	00003e7d 	.word	0x00003e7d
    4098:	000072e0 	.word	0x000072e0
    409c:	000023ad 	.word	0x000023ad
    40a0:	000072b4 	.word	0x000072b4
    40a4:	00003e65 	.word	0x00003e65
    40a8:	e000e100 	.word	0xe000e100

000040ac <_tc_get_timer>:
}
    40ac:	2000      	movs	r0, #0
    40ae:	4770      	bx	lr

000040b0 <TC0_Handler>:
{
    40b0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    40b2:	4b02      	ldr	r3, [pc, #8]	; (40bc <TC0_Handler+0xc>)
    40b4:	6818      	ldr	r0, [r3, #0]
    40b6:	4b02      	ldr	r3, [pc, #8]	; (40c0 <TC0_Handler+0x10>)
    40b8:	4798      	blx	r3
    40ba:	bd08      	pop	{r3, pc}
    40bc:	200005e0 	.word	0x200005e0
    40c0:	00003e4d 	.word	0x00003e4d

000040c4 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    40c4:	2000      	movs	r0, #0
    40c6:	4770      	bx	lr

000040c8 <_usb_load_calib>:
#define NVM_USB_PAD_TRANSP_SIZE 5
#define NVM_USB_PAD_TRIM_POS 42
#define NVM_USB_PAD_TRIM_SIZE 3
	Usb *    hw = USB;
	uint32_t pad_transn
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    40c8:	4b14      	ldr	r3, [pc, #80]	; (411c <_usb_load_calib+0x54>)
    40ca:	681a      	ldr	r2, [r3, #0]
	      & ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);
	uint32_t pad_transp
    40cc:	f3c2 1344 	ubfx	r3, r2, #5, #5
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSP_POS / 32)) >> (NVM_USB_PAD_TRANSP_POS % 32))
	      & ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    40d0:	f3c2 2182 	ubfx	r1, r2, #10, #3
	                    & ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);
	if (pad_transn == 0 || pad_transn == 0x1F) {
    40d4:	f012 021f 	ands.w	r2, r2, #31
    40d8:	d003      	beq.n	40e2 <_usb_load_calib+0x1a>
    40da:	2a1f      	cmp	r2, #31
    40dc:	d102      	bne.n	40e4 <_usb_load_calib+0x1c>
		pad_transn = 9;
    40de:	2209      	movs	r2, #9
    40e0:	e000      	b.n	40e4 <_usb_load_calib+0x1c>
    40e2:	2209      	movs	r2, #9
	}
	if (pad_transp == 0 || pad_transp == 0x1F) {
    40e4:	b11b      	cbz	r3, 40ee <_usb_load_calib+0x26>
    40e6:	2b1f      	cmp	r3, #31
    40e8:	d102      	bne.n	40f0 <_usb_load_calib+0x28>
		pad_transp = 25;
    40ea:	2319      	movs	r3, #25
    40ec:	e000      	b.n	40f0 <_usb_load_calib+0x28>
    40ee:	2319      	movs	r3, #25
	}
	if (pad_trim == 0 || pad_trim == 0x7) {
    40f0:	b119      	cbz	r1, 40fa <_usb_load_calib+0x32>
    40f2:	2907      	cmp	r1, #7
    40f4:	d102      	bne.n	40fc <_usb_load_calib+0x34>
		pad_trim = 6;
    40f6:	2106      	movs	r1, #6
    40f8:	e000      	b.n	40fc <_usb_load_calib+0x34>
    40fa:	2106      	movs	r1, #6
	}

	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    40fc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
    4100:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    4104:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4108:	8513      	strh	r3, [r2, #40]	; 0x28

	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    410a:	78d3      	ldrb	r3, [r2, #3]
    410c:	f043 0303 	orr.w	r3, r3, #3
    4110:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    4112:	78d3      	ldrb	r3, [r2, #3]
    4114:	f043 030c 	orr.w	r3, r3, #12
    4118:	70d3      	strb	r3, [r2, #3]
    411a:	4770      	bx	lr
    411c:	00800084 	.word	0x00800084

00004120 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    4120:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    4122:	7c83      	ldrb	r3, [r0, #18]
    4124:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    4128:	7cc2      	ldrb	r2, [r0, #19]
    412a:	f002 0107 	and.w	r1, r2, #7

	if (!is_ctrl) {
    412e:	2901      	cmp	r1, #1
    4130:	d00c      	beq.n	414c <_usb_d_dev_handle_setup+0x2c>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4132:	f103 0208 	add.w	r2, r3, #8
    4136:	0152      	lsls	r2, r2, #5
    4138:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    413c:	2110      	movs	r1, #16
    413e:	71d1      	strb	r1, [r2, #7]
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    4140:	015b      	lsls	r3, r3, #5
    4142:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4146:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    414a:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    414c:	f012 0f40 	tst.w	r2, #64	; 0x40
    4150:	d00c      	beq.n	416c <_usb_d_dev_handle_setup+0x4c>
		ept->flags.bits.is_busy = 0;
    4152:	7cc2      	ldrb	r2, [r0, #19]
    4154:	f36f 1286 	bfc	r2, #6, #1
    4158:	74c2      	strb	r2, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    415a:	f103 0208 	add.w	r2, r3, #8
    415e:	0152      	lsls	r2, r2, #5
    4160:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4164:	2180      	movs	r1, #128	; 0x80
    4166:	7111      	strb	r1, [r2, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4168:	2140      	movs	r1, #64	; 0x40
    416a:	7151      	strb	r1, [r2, #5]

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    416c:	7cc2      	ldrb	r2, [r0, #19]
    416e:	f36f 02c3 	bfc	r2, #3, #1
    4172:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    4174:	4909      	ldr	r1, [pc, #36]	; (419c <_usb_d_dev_handle_setup+0x7c>)
    4176:	015a      	lsls	r2, r3, #5
    4178:	188c      	adds	r4, r1, r2
    417a:	2500      	movs	r5, #0
    417c:	72a5      	strb	r5, [r4, #10]
    417e:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4180:	3308      	adds	r3, #8
    4182:	015b      	lsls	r3, r3, #5
    4184:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4188:	246f      	movs	r4, #111	; 0x6f
    418a:	71dc      	strb	r4, [r3, #7]
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    418c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4190:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    4194:	6e8b      	ldr	r3, [r1, #104]	; 0x68
    4196:	7c80      	ldrb	r0, [r0, #18]
    4198:	4798      	blx	r3
    419a:	bd38      	pop	{r3, r4, r5, pc}
    419c:	200005e4 	.word	0x200005e4

000041a0 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    41a0:	b508      	push	{r3, lr}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    41a2:	7c83      	ldrb	r3, [r0, #18]
    41a4:	f003 030f 	and.w	r3, r3, #15
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    41a8:	2220      	movs	r2, #32
    41aa:	fa02 f101 	lsl.w	r1, r2, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    41ae:	b2c9      	uxtb	r1, r1
    41b0:	015b      	lsls	r3, r3, #5
    41b2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    41b6:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    41ba:	4b03      	ldr	r3, [pc, #12]	; (41c8 <_usb_d_dev_handle_stall+0x28>)
    41bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    41be:	6882      	ldr	r2, [r0, #8]
    41c0:	2101      	movs	r1, #1
    41c2:	7c80      	ldrb	r0, [r0, #18]
    41c4:	4798      	blx	r3
    41c6:	bd08      	pop	{r3, pc}
    41c8:	200005e4 	.word	0x200005e4

000041cc <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    41cc:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    41ce:	7c84      	ldrb	r4, [r0, #18]
    41d0:	2cff      	cmp	r4, #255	; 0xff
    41d2:	d003      	beq.n	41dc <_usb_d_dev_trans_done+0x10>
    41d4:	7cc3      	ldrb	r3, [r0, #19]
    41d6:	f013 0f40 	tst.w	r3, #64	; 0x40
    41da:	d100      	bne.n	41de <_usb_d_dev_trans_done+0x12>
    41dc:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    41de:	7cc2      	ldrb	r2, [r0, #19]
    41e0:	f36f 1286 	bfc	r2, #6, #1
    41e4:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    41e6:	4a03      	ldr	r2, [pc, #12]	; (41f4 <_usb_d_dev_trans_done+0x28>)
    41e8:	6f15      	ldr	r5, [r2, #112]	; 0x70
    41ea:	6882      	ldr	r2, [r0, #8]
    41ec:	4620      	mov	r0, r4
    41ee:	47a8      	blx	r5
    41f0:	e7f4      	b.n	41dc <_usb_d_dev_trans_done+0x10>
    41f2:	bf00      	nop
    41f4:	200005e4 	.word	0x200005e4

000041f8 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    41f8:	b530      	push	{r4, r5, lr}
    41fa:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    41fc:	7c84      	ldrb	r4, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    41fe:	4d19      	ldr	r5, [pc, #100]	; (4264 <_usb_d_dev_trans_stop+0x6c>)
    4200:	882d      	ldrh	r5, [r5, #0]
    4202:	f8ad 5004 	strh.w	r5, [sp, #4]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    4206:	2cff      	cmp	r4, #255	; 0xff
    4208:	d022      	beq.n	4250 <_usb_d_dev_trans_stop+0x58>
    420a:	f004 030f 	and.w	r3, r4, #15
    420e:	7cc4      	ldrb	r4, [r0, #19]
    4210:	f014 0f40 	tst.w	r4, #64	; 0x40
    4214:	d01c      	beq.n	4250 <_usb_d_dev_trans_stop+0x58>
		return;
	}
	/* Stop transfer */
	if (dir) {
    4216:	b1e9      	cbz	r1, 4254 <_usb_d_dev_trans_stop+0x5c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4218:	f103 0408 	add.w	r4, r3, #8
    421c:	0164      	lsls	r4, r4, #5
    421e:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4222:	2580      	movs	r5, #128	; 0x80
    4224:	7125      	strb	r5, [r4, #4]
    4226:	460c      	mov	r4, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    4228:	a902      	add	r1, sp, #8
    422a:	440c      	add	r4, r1
    422c:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4230:	f103 0508 	add.w	r5, r3, #8
    4234:	016d      	lsls	r5, r5, #5
    4236:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    423a:	71e9      	strb	r1, [r5, #7]
	_usbd_ep_int_dis(epn, intflags[dir]);
    423c:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4240:	015b      	lsls	r3, r3, #5
    4242:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4246:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usb_d_dev_trans_done(ept, code);
    424a:	4611      	mov	r1, r2
    424c:	4b06      	ldr	r3, [pc, #24]	; (4268 <_usb_d_dev_trans_stop+0x70>)
    424e:	4798      	blx	r3
}
    4250:	b003      	add	sp, #12
    4252:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4254:	f103 0408 	add.w	r4, r3, #8
    4258:	0164      	lsls	r4, r4, #5
    425a:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    425e:	2540      	movs	r5, #64	; 0x40
    4260:	7165      	strb	r5, [r4, #5]
    4262:	e7e0      	b.n	4226 <_usb_d_dev_trans_stop+0x2e>
    4264:	000072f4 	.word	0x000072f4
    4268:	000041cd 	.word	0x000041cd

0000426c <_usb_d_dev_handle_trfail>:
{
    426c:	b570      	push	{r4, r5, r6, lr}
    426e:	b082      	sub	sp, #8
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    4270:	7c83      	ldrb	r3, [r0, #18]
    4272:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    4276:	4a40      	ldr	r2, [pc, #256]	; (4378 <_usb_d_dev_handle_trfail+0x10c>)
    4278:	8892      	ldrh	r2, [r2, #4]
    427a:	f8ad 2004 	strh.w	r2, [sp, #4]
	UsbDeviceDescBank *bank    = prvt_inst.desc_table[epn].DeviceDescBank;
    427e:	4a3f      	ldr	r2, [pc, #252]	; (437c <_usb_d_dev_handle_trfail+0x110>)
    4280:	eb02 1243 	add.w	r2, r2, r3, lsl #5
	uint8_t            eptype
    4284:	460c      	mov	r4, r1
    4286:	b3a9      	cbz	r1, 42f4 <_usb_d_dev_handle_trfail+0x88>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    4288:	f103 0108 	add.w	r1, r3, #8
    428c:	0149      	lsls	r1, r1, #5
    428e:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    4292:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    4294:	f3c5 1502 	ubfx	r5, r5, #4, #3
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    4298:	7cc1      	ldrb	r1, [r0, #19]
    429a:	f001 0607 	and.w	r6, r1, #7
	st.reg = bank[bank_n].STATUS_BK.reg;
    429e:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    42a2:	7a91      	ldrb	r1, [r2, #10]
    42a4:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    42a6:	2d02      	cmp	r5, #2
    42a8:	d02d      	beq.n	4306 <_usb_d_dev_handle_trfail+0x9a>
	} else if (st.bit.ERRORFLOW) {
    42aa:	f011 0f02 	tst.w	r1, #2
    42ae:	d049      	beq.n	4344 <_usb_d_dev_handle_trfail+0xd8>
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    42b0:	7a91      	ldrb	r1, [r2, #10]
    42b2:	f36f 0141 	bfc	r1, #1, #1
    42b6:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    42b8:	aa02      	add	r2, sp, #8
    42ba:	1911      	adds	r1, r2, r4
    42bc:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    42c0:	f103 0208 	add.w	r2, r3, #8
    42c4:	0152      	lsls	r2, r2, #5
    42c6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    42ca:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    42cc:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    42d0:	015b      	lsls	r3, r3, #5
    42d2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    42d6:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    42da:	2e01      	cmp	r6, #1
    42dc:	d14a      	bne.n	4374 <_usb_d_dev_handle_trfail+0x108>
    42de:	7cc3      	ldrb	r3, [r0, #19]
    42e0:	f013 0f40 	tst.w	r3, #64	; 0x40
    42e4:	d046      	beq.n	4374 <_usb_d_dev_handle_trfail+0x108>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    42e6:	09d9      	lsrs	r1, r3, #7
    42e8:	428c      	cmp	r4, r1
    42ea:	d043      	beq.n	4374 <_usb_d_dev_handle_trfail+0x108>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    42ec:	2200      	movs	r2, #0
    42ee:	4b24      	ldr	r3, [pc, #144]	; (4380 <_usb_d_dev_handle_trfail+0x114>)
    42f0:	4798      	blx	r3
    42f2:	e03f      	b.n	4374 <_usb_d_dev_handle_trfail+0x108>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    42f4:	f103 0108 	add.w	r1, r3, #8
    42f8:	0149      	lsls	r1, r1, #5
    42fa:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    42fe:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    4300:	f005 0507 	and.w	r5, r5, #7
    4304:	e7c8      	b.n	4298 <_usb_d_dev_handle_trfail+0x2c>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    4306:	f011 0f01 	tst.w	r1, #1
    430a:	d0ce      	beq.n	42aa <_usb_d_dev_handle_trfail+0x3e>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    430c:	7a91      	ldrb	r1, [r2, #10]
    430e:	f36f 0100 	bfc	r1, #0, #1
    4312:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    4314:	aa02      	add	r2, sp, #8
    4316:	1911      	adds	r1, r2, r4
    4318:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    431c:	f103 0208 	add.w	r2, r3, #8
    4320:	0152      	lsls	r2, r2, #5
    4322:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4326:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    4328:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    432c:	015b      	lsls	r3, r3, #5
    432e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4332:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    4336:	2204      	movs	r2, #4
    4338:	1c21      	adds	r1, r4, #0
    433a:	bf18      	it	ne
    433c:	2101      	movne	r1, #1
    433e:	4b10      	ldr	r3, [pc, #64]	; (4380 <_usb_d_dev_handle_trfail+0x114>)
    4340:	4798      	blx	r3
    4342:	e017      	b.n	4374 <_usb_d_dev_handle_trfail+0x108>
	bank->STATUS_BK.reg     = 0;
    4344:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    4348:	4a0c      	ldr	r2, [pc, #48]	; (437c <_usb_d_dev_handle_trfail+0x110>)
    434a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    434e:	2100      	movs	r1, #0
    4350:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    4352:	aa02      	add	r2, sp, #8
    4354:	4414      	add	r4, r2
    4356:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    435a:	f103 0208 	add.w	r2, r3, #8
    435e:	0152      	lsls	r2, r2, #5
    4360:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4364:	71d1      	strb	r1, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    4366:	f814 2c04 	ldrb.w	r2, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    436a:	015b      	lsls	r3, r3, #5
    436c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4370:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
}
    4374:	b002      	add	sp, #8
    4376:	bd70      	pop	{r4, r5, r6, pc}
    4378:	000072f4 	.word	0x000072f4
    437c:	200005e4 	.word	0x200005e4
    4380:	000041f9 	.word	0x000041f9

00004384 <_usb_d_dev_reset_epts>:
{
    4384:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < USB_D_N_EP; i++) {
    4386:	2400      	movs	r4, #0
    4388:	e019      	b.n	43be <_usb_d_dev_reset_epts+0x3a>
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    438a:	4e11      	ldr	r6, [pc, #68]	; (43d0 <_usb_d_dev_reset_epts+0x4c>)
    438c:	f106 0060 	add.w	r0, r6, #96	; 0x60
    4390:	00a5      	lsls	r5, r4, #2
    4392:	192a      	adds	r2, r5, r4
    4394:	0093      	lsls	r3, r2, #2
    4396:	3310      	adds	r3, #16
    4398:	4418      	add	r0, r3
    439a:	2103      	movs	r1, #3
    439c:	3004      	adds	r0, #4
    439e:	4b0d      	ldr	r3, [pc, #52]	; (43d4 <_usb_d_dev_reset_epts+0x50>)
    43a0:	4798      	blx	r3
		dev_inst.ep[i].ep       = 0xFF;
    43a2:	192a      	adds	r2, r5, r4
    43a4:	0093      	lsls	r3, r2, #2
    43a6:	4433      	add	r3, r6
    43a8:	22ff      	movs	r2, #255	; 0xff
    43aa:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
		dev_inst.ep[i].flags.u8 = 0;
    43ae:	4425      	add	r5, r4
    43b0:	00ab      	lsls	r3, r5, #2
    43b2:	441e      	add	r6, r3
    43b4:	2300      	movs	r3, #0
    43b6:	f886 3087 	strb.w	r3, [r6, #135]	; 0x87
	for (i = 0; i < USB_D_N_EP; i++) {
    43ba:	3401      	adds	r4, #1
    43bc:	b2e4      	uxtb	r4, r4
    43be:	2c08      	cmp	r4, #8
    43c0:	d9e3      	bls.n	438a <_usb_d_dev_reset_epts+0x6>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    43c2:	2260      	movs	r2, #96	; 0x60
    43c4:	2100      	movs	r1, #0
    43c6:	4802      	ldr	r0, [pc, #8]	; (43d0 <_usb_d_dev_reset_epts+0x4c>)
    43c8:	4b03      	ldr	r3, [pc, #12]	; (43d8 <_usb_d_dev_reset_epts+0x54>)
    43ca:	4798      	blx	r3
    43cc:	bd70      	pop	{r4, r5, r6, pc}
    43ce:	bf00      	nop
    43d0:	200005e4 	.word	0x200005e4
    43d4:	000041cd 	.word	0x000041cd
    43d8:	00006fbf 	.word	0x00006fbf

000043dc <_usb_d_dev_in_next>:
{
    43dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    43e0:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    43e2:	7c84      	ldrb	r4, [r0, #18]
    43e4:	f004 040f 	and.w	r4, r4, #15
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    43e8:	4b52      	ldr	r3, [pc, #328]	; (4534 <_usb_d_dev_in_next+0x158>)
    43ea:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    43ee:	460e      	mov	r6, r1
    43f0:	2900      	cmp	r1, #0
    43f2:	d04f      	beq.n	4494 <_usb_d_dev_in_next+0xb8>
    43f4:	6958      	ldr	r0, [r3, #20]
    43f6:	f3c0 000d 	ubfx	r0, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    43fa:	8a2b      	ldrh	r3, [r5, #16]
    43fc:	f240 32ff 	movw	r2, #1023	; 0x3ff
    4400:	4293      	cmp	r3, r2
    4402:	d049      	beq.n	4498 <_usb_d_dev_in_next+0xbc>
    4404:	3b01      	subs	r3, #1
    4406:	b21b      	sxth	r3, r3
    4408:	4003      	ands	r3, r0
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    440a:	7cef      	ldrb	r7, [r5, #19]
    440c:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    4410:	b136      	cbz	r6, 4420 <_usb_d_dev_in_next+0x44>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4412:	f104 0208 	add.w	r2, r4, #8
    4416:	0152      	lsls	r2, r2, #5
    4418:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    441c:	2102      	movs	r1, #2
    441e:	71d1      	strb	r1, [r2, #7]
	ept->trans_count += trans_count;
    4420:	68a9      	ldr	r1, [r5, #8]
    4422:	4401      	add	r1, r0
    4424:	60a9      	str	r1, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    4426:	686a      	ldr	r2, [r5, #4]
    4428:	4291      	cmp	r1, r2
    442a:	d245      	bcs.n	44b8 <_usb_d_dev_in_next+0xdc>
		trans_next = ept->trans_size - ept->trans_count;
    442c:	b292      	uxth	r2, r2
    442e:	b28b      	uxth	r3, r1
    4430:	1ad2      	subs	r2, r2, r3
    4432:	b292      	uxth	r2, r2
		if (ept->flags.bits.use_cache) {
    4434:	7ceb      	ldrb	r3, [r5, #19]
    4436:	f013 0f20 	tst.w	r3, #32
    443a:	d02f      	beq.n	449c <_usb_d_dev_in_next+0xc0>
			if (trans_next > ept->size) {
    443c:	f8b5 8010 	ldrh.w	r8, [r5, #16]
    4440:	4542      	cmp	r2, r8
    4442:	d800      	bhi.n	4446 <_usb_d_dev_in_next+0x6a>
		trans_next = ept->trans_size - ept->trans_count;
    4444:	4690      	mov	r8, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    4446:	682b      	ldr	r3, [r5, #0]
    4448:	4642      	mov	r2, r8
    444a:	4419      	add	r1, r3
    444c:	68e8      	ldr	r0, [r5, #12]
    444e:	4b3a      	ldr	r3, [pc, #232]	; (4538 <_usb_d_dev_in_next+0x15c>)
    4450:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    4452:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    4454:	4b37      	ldr	r3, [pc, #220]	; (4534 <_usb_d_dev_in_next+0x158>)
    4456:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    445a:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    445c:	4b35      	ldr	r3, [pc, #212]	; (4534 <_usb_d_dev_in_next+0x158>)
    445e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4462:	695a      	ldr	r2, [r3, #20]
    4464:	f368 020d 	bfi	r2, r8, #0, #14
    4468:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    446a:	695a      	ldr	r2, [r3, #20]
    446c:	f36f 329b 	bfc	r2, #14, #14
    4470:	615a      	str	r2, [r3, #20]
	if (!isr) {
    4472:	b93e      	cbnz	r6, 4484 <_usb_d_dev_in_next+0xa8>
		if (is_ctrl) {
    4474:	2f01      	cmp	r7, #1
    4476:	d05b      	beq.n	4530 <_usb_d_dev_in_next+0x154>
			inten = USB_D_BANK1_INT_FLAGS;
    4478:	224a      	movs	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    447a:	0163      	lsls	r3, r4, #5
    447c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4480:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4484:	3408      	adds	r4, #8
    4486:	0164      	lsls	r4, r4, #5
    4488:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    448c:	2380      	movs	r3, #128	; 0x80
    448e:	7163      	strb	r3, [r4, #5]
    4490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    4494:	2000      	movs	r0, #0
    4496:	e7b0      	b.n	43fa <_usb_d_dev_in_next+0x1e>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    4498:	b21b      	sxth	r3, r3
    449a:	e7b5      	b.n	4408 <_usb_d_dev_in_next+0x2c>
			if (trans_next > USB_D_DEV_TRANS_MAX) {
    449c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    44a0:	d807      	bhi.n	44b2 <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    44a2:	4690      	mov	r8, r2
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    44a4:	682b      	ldr	r3, [r5, #0]
    44a6:	4419      	add	r1, r3
	bank->ADDR.reg          = addr;
    44a8:	4b22      	ldr	r3, [pc, #136]	; (4534 <_usb_d_dev_in_next+0x158>)
    44aa:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    44ae:	6119      	str	r1, [r3, #16]
    44b0:	e7d4      	b.n	445c <_usb_d_dev_in_next+0x80>
				trans_next = USB_D_DEV_TRANS_MAX;
    44b2:	f44f 5800 	mov.w	r8, #8192	; 0x2000
    44b6:	e7f5      	b.n	44a4 <_usb_d_dev_in_next+0xc8>
	} else if (ept->flags.bits.need_zlp) {
    44b8:	7cea      	ldrb	r2, [r5, #19]
    44ba:	f012 0f10 	tst.w	r2, #16
    44be:	d00f      	beq.n	44e0 <_usb_d_dev_in_next+0x104>
		ept->flags.bits.need_zlp = 0;
    44c0:	7ceb      	ldrb	r3, [r5, #19]
    44c2:	f36f 1304 	bfc	r3, #4, #1
    44c6:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    44c8:	4b1a      	ldr	r3, [pc, #104]	; (4534 <_usb_d_dev_in_next+0x158>)
    44ca:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    44ce:	695a      	ldr	r2, [r3, #20]
    44d0:	f36f 020d 	bfc	r2, #0, #14
    44d4:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    44d6:	695a      	ldr	r2, [r3, #20]
    44d8:	f36f 329b 	bfc	r2, #14, #14
    44dc:	615a      	str	r2, [r3, #20]
    44de:	e7c8      	b.n	4472 <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    44e0:	2f01      	cmp	r7, #1
    44e2:	d00e      	beq.n	4502 <_usb_d_dev_in_next+0x126>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    44e4:	0164      	lsls	r4, r4, #5
    44e6:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    44ea:	224a      	movs	r2, #74	; 0x4a
    44ec:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    44f0:	8a2a      	ldrh	r2, [r5, #16]
    44f2:	4293      	cmp	r3, r2
    44f4:	d00c      	beq.n	4510 <_usb_d_dev_in_next+0x134>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    44f6:	2100      	movs	r1, #0
    44f8:	4628      	mov	r0, r5
    44fa:	4b10      	ldr	r3, [pc, #64]	; (453c <_usb_d_dev_in_next+0x160>)
    44fc:	4798      	blx	r3
	return;
    44fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4502:	0164      	lsls	r4, r4, #5
    4504:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4508:	224b      	movs	r2, #75	; 0x4b
    450a:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
    450e:	e7ef      	b.n	44f0 <_usb_d_dev_in_next+0x114>
		ept->flags.bits.is_busy = 0;
    4510:	7ceb      	ldrb	r3, [r5, #19]
    4512:	f36f 1386 	bfc	r3, #6, #1
    4516:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    4518:	4b06      	ldr	r3, [pc, #24]	; (4534 <_usb_d_dev_in_next+0x158>)
    451a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    451c:	68a9      	ldr	r1, [r5, #8]
    451e:	7ca8      	ldrb	r0, [r5, #18]
    4520:	4798      	blx	r3
    4522:	2800      	cmp	r0, #0
    4524:	d1b4      	bne.n	4490 <_usb_d_dev_in_next+0xb4>
		ept->flags.bits.is_busy = 1;
    4526:	7ceb      	ldrb	r3, [r5, #19]
    4528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    452c:	74eb      	strb	r3, [r5, #19]
    452e:	e7e2      	b.n	44f6 <_usb_d_dev_in_next+0x11a>
			inten = USB_D_BANK1_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL0;
    4530:	224e      	movs	r2, #78	; 0x4e
    4532:	e7a2      	b.n	447a <_usb_d_dev_in_next+0x9e>
    4534:	200005e4 	.word	0x200005e4
    4538:	00006fa9 	.word	0x00006fa9
    453c:	000041cd 	.word	0x000041cd

00004540 <_usb_d_dev_out_next>:
{
    4540:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4544:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    4546:	7c85      	ldrb	r5, [r0, #18]
    4548:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    454c:	460f      	mov	r7, r1
    454e:	2900      	cmp	r1, #0
    4550:	d050      	beq.n	45f4 <_usb_d_dev_out_next+0xb4>
    4552:	4b68      	ldr	r3, [pc, #416]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    4554:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4558:	685b      	ldr	r3, [r3, #4]
    455a:	f3c3 3a8d 	ubfx	sl, r3, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    455e:	2f00      	cmp	r7, #0
    4560:	d04b      	beq.n	45fa <_usb_d_dev_out_next+0xba>
    4562:	4b64      	ldr	r3, [pc, #400]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    4564:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4568:	685b      	ldr	r3, [r3, #4]
    456a:	f3c3 090d 	ubfx	r9, r3, #0, #14
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    456e:	8a26      	ldrh	r6, [r4, #16]
    4570:	f240 33ff 	movw	r3, #1023	; 0x3ff
    4574:	429e      	cmp	r6, r3
    4576:	d001      	beq.n	457c <_usb_d_dev_out_next+0x3c>
    4578:	3e01      	subs	r6, #1
    457a:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    457c:	ea09 0b06 	and.w	fp, r9, r6
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    4580:	f894 8013 	ldrb.w	r8, [r4, #19]
    4584:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    4588:	b137      	cbz	r7, 4598 <_usb_d_dev_out_next+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    458a:	f105 0308 	add.w	r3, r5, #8
    458e:	015b      	lsls	r3, r3, #5
    4590:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4594:	2201      	movs	r2, #1
    4596:	71da      	strb	r2, [r3, #7]
	if (ept->flags.bits.use_cache && ept->trans_size) {
    4598:	7ce3      	ldrb	r3, [r4, #19]
    459a:	f013 0f20 	tst.w	r3, #32
    459e:	d00e      	beq.n	45be <_usb_d_dev_out_next+0x7e>
    45a0:	6862      	ldr	r2, [r4, #4]
    45a2:	b162      	cbz	r2, 45be <_usb_d_dev_out_next+0x7e>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    45a4:	b292      	uxth	r2, r2
    45a6:	68a0      	ldr	r0, [r4, #8]
    45a8:	b283      	uxth	r3, r0
    45aa:	1ad2      	subs	r2, r2, r3
    45ac:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    45ae:	6823      	ldr	r3, [r4, #0]
    45b0:	4418      	add	r0, r3
    45b2:	68e1      	ldr	r1, [r4, #12]
    45b4:	4593      	cmp	fp, r2
    45b6:	d200      	bcs.n	45ba <_usb_d_dev_out_next+0x7a>
    45b8:	465a      	mov	r2, fp
    45ba:	4b4f      	ldr	r3, [pc, #316]	; (46f8 <_usb_d_dev_out_next+0x1b8>)
    45bc:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    45be:	6863      	ldr	r3, [r4, #4]
    45c0:	b9f3      	cbnz	r3, 4600 <_usb_d_dev_out_next+0xc0>
    45c2:	7ce2      	ldrb	r2, [r4, #19]
    45c4:	f012 0f10 	tst.w	r2, #16
    45c8:	d01a      	beq.n	4600 <_usb_d_dev_out_next+0xc0>
		ept->flags.bits.need_zlp  = 0;
    45ca:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    45cc:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    45d0:	f043 0320 	orr.w	r3, r3, #32
    45d4:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    45d6:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    45d8:	4946      	ldr	r1, [pc, #280]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    45da:	016a      	lsls	r2, r5, #5
    45dc:	188b      	adds	r3, r1, r2
    45de:	5088      	str	r0, [r1, r2]
		_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    45e0:	8a21      	ldrh	r1, [r4, #16]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    45e2:	685a      	ldr	r2, [r3, #4]
    45e4:	f361 329b 	bfi	r2, r1, #14, #14
    45e8:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    45ea:	685a      	ldr	r2, [r3, #4]
    45ec:	f36f 020d 	bfc	r2, #0, #14
    45f0:	605a      	str	r2, [r3, #4]
    45f2:	e044      	b.n	467e <_usb_d_dev_out_next+0x13e>
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    45f4:	f04f 0a00 	mov.w	sl, #0
    45f8:	e7b1      	b.n	455e <_usb_d_dev_out_next+0x1e>
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    45fa:	f04f 0900 	mov.w	r9, #0
    45fe:	e7b6      	b.n	456e <_usb_d_dev_out_next+0x2e>
	} else if (isr && last_pkt < ept->size) {
    4600:	b1ef      	cbz	r7, 463e <_usb_d_dev_out_next+0xfe>
    4602:	8a22      	ldrh	r2, [r4, #16]
    4604:	4593      	cmp	fp, r2
    4606:	d21a      	bcs.n	463e <_usb_d_dev_out_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    4608:	7ce3      	ldrb	r3, [r4, #19]
    460a:	f36f 1304 	bfc	r3, #4, #1
    460e:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    4610:	68a3      	ldr	r3, [r4, #8]
    4612:	444b      	add	r3, r9
    4614:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    4616:	f1b8 0f01 	cmp.w	r8, #1
    461a:	d05d      	beq.n	46d8 <_usb_d_dev_out_next+0x198>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    461c:	016b      	lsls	r3, r5, #5
    461e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4622:	2225      	movs	r2, #37	; 0x25
    4624:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    4628:	b91d      	cbnz	r5, 4632 <_usb_d_dev_out_next+0xf2>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    462a:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    462c:	016d      	lsls	r5, r5, #5
    462e:	4b31      	ldr	r3, [pc, #196]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    4630:	515a      	str	r2, [r3, r5]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    4632:	2100      	movs	r1, #0
    4634:	4620      	mov	r0, r4
    4636:	4b31      	ldr	r3, [pc, #196]	; (46fc <_usb_d_dev_out_next+0x1bc>)
    4638:	4798      	blx	r3
	return;
    463a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ept->trans_count += trans_size;
    463e:	68a2      	ldr	r2, [r4, #8]
    4640:	4452      	add	r2, sl
    4642:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    4644:	4293      	cmp	r3, r2
    4646:	d9e6      	bls.n	4616 <_usb_d_dev_out_next+0xd6>
			trans_next = ept->trans_size - ept->trans_count;
    4648:	b29b      	uxth	r3, r3
    464a:	b291      	uxth	r1, r2
    464c:	1a5b      	subs	r3, r3, r1
    464e:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    4650:	7ce1      	ldrb	r1, [r4, #19]
    4652:	f011 0f20 	tst.w	r1, #32
    4656:	d024      	beq.n	46a2 <_usb_d_dev_out_next+0x162>
				if (trans_next > ept->size) {
    4658:	8a26      	ldrh	r6, [r4, #16]
    465a:	42b3      	cmp	r3, r6
    465c:	d800      	bhi.n	4660 <_usb_d_dev_out_next+0x120>
			trans_next = ept->trans_size - ept->trans_count;
    465e:	461e      	mov	r6, r3
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4660:	68e1      	ldr	r1, [r4, #12]
	bank->ADDR.reg          = addr;
    4662:	016b      	lsls	r3, r5, #5
    4664:	4a23      	ldr	r2, [pc, #140]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    4666:	50d1      	str	r1, [r2, r3]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    4668:	4b22      	ldr	r3, [pc, #136]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    466a:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    466e:	685a      	ldr	r2, [r3, #4]
    4670:	f366 329b 	bfi	r2, r6, #14, #14
    4674:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    4676:	685a      	ldr	r2, [r3, #4]
    4678:	f36f 020d 	bfc	r2, #0, #14
    467c:	605a      	str	r2, [r3, #4]
	if (!isr) {
    467e:	b947      	cbnz	r7, 4692 <_usb_d_dev_out_next+0x152>
		if (is_ctrl) {
    4680:	f1b8 0f01 	cmp.w	r8, #1
    4684:	d02f      	beq.n	46e6 <_usb_d_dev_out_next+0x1a6>
			inten = USB_D_BANK0_INT_FLAGS;
    4686:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    4688:	016b      	lsls	r3, r5, #5
    468a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    468e:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4692:	3508      	adds	r5, #8
    4694:	016d      	lsls	r5, r5, #5
    4696:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    469a:	2340      	movs	r3, #64	; 0x40
    469c:	712b      	strb	r3, [r5, #4]
    469e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    46a2:	8a21      	ldrh	r1, [r4, #16]
    46a4:	428b      	cmp	r3, r1
    46a6:	d90a      	bls.n	46be <_usb_d_dev_out_next+0x17e>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    46a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    46ac:	d80f      	bhi.n	46ce <_usb_d_dev_out_next+0x18e>
    46ae:	ea23 0606 	bic.w	r6, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    46b2:	6823      	ldr	r3, [r4, #0]
    46b4:	441a      	add	r2, r3
	bank->ADDR.reg          = addr;
    46b6:	016b      	lsls	r3, r5, #5
    46b8:	490e      	ldr	r1, [pc, #56]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    46ba:	50ca      	str	r2, [r1, r3]
    46bc:	e7d4      	b.n	4668 <_usb_d_dev_out_next+0x128>
				} else if (trans_next < ept->size) {
    46be:	428b      	cmp	r3, r1
    46c0:	d208      	bcs.n	46d4 <_usb_d_dev_out_next+0x194>
					ept->flags.bits.use_cache = 1;
    46c2:	7ce1      	ldrb	r1, [r4, #19]
    46c4:	f041 0120 	orr.w	r1, r1, #32
    46c8:	74e1      	strb	r1, [r4, #19]
			trans_next = ept->trans_size - ept->trans_count;
    46ca:	461e      	mov	r6, r3
    46cc:	e7f1      	b.n	46b2 <_usb_d_dev_out_next+0x172>
						trans_next = USB_D_DEV_TRANS_MAX;
    46ce:	f44f 5600 	mov.w	r6, #8192	; 0x2000
    46d2:	e7ee      	b.n	46b2 <_usb_d_dev_out_next+0x172>
			trans_next = ept->trans_size - ept->trans_count;
    46d4:	461e      	mov	r6, r3
    46d6:	e7ec      	b.n	46b2 <_usb_d_dev_out_next+0x172>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    46d8:	016b      	lsls	r3, r5, #5
    46da:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    46de:	222d      	movs	r2, #45	; 0x2d
    46e0:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    46e4:	e7a0      	b.n	4628 <_usb_d_dev_out_next+0xe8>
	bank->STATUS_BK.reg     = 0;
    46e6:	4b03      	ldr	r3, [pc, #12]	; (46f4 <_usb_d_dev_out_next+0x1b4>)
    46e8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    46ec:	2200      	movs	r2, #0
    46ee:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    46f0:	222d      	movs	r2, #45	; 0x2d
    46f2:	e7c9      	b.n	4688 <_usb_d_dev_out_next+0x148>
    46f4:	200005e4 	.word	0x200005e4
    46f8:	00006fa9 	.word	0x00006fa9
    46fc:	000041cd 	.word	0x000041cd

00004700 <_usb_d_dev_handler>:
{
    4700:	b570      	push	{r4, r5, r6, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    4702:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4706:	8c1d      	ldrh	r5, [r3, #32]
    4708:	b2ad      	uxth	r5, r5
	if (0 == epint) {
    470a:	b10d      	cbz	r5, 4710 <_usb_d_dev_handler+0x10>
	bool     rc    = true;
    470c:	2400      	movs	r4, #0
    470e:	e0da      	b.n	48c6 <_usb_d_dev_handler+0x1c6>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    4710:	8b99      	ldrh	r1, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    4712:	8b1b      	ldrh	r3, [r3, #24]
    4714:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    4716:	400b      	ands	r3, r1
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    4718:	f013 0f04 	tst.w	r3, #4
    471c:	d110      	bne.n	4740 <_usb_d_dev_handler+0x40>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    471e:	f413 7f00 	tst.w	r3, #512	; 0x200
    4722:	d118      	bne.n	4756 <_usb_d_dev_handler+0x56>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    4724:	f013 0f80 	tst.w	r3, #128	; 0x80
    4728:	d13c      	bne.n	47a4 <_usb_d_dev_handler+0xa4>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    472a:	f013 0f70 	tst.w	r3, #112	; 0x70
    472e:	d144      	bne.n	47ba <_usb_d_dev_handler+0xba>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    4730:	f013 0f08 	tst.w	r3, #8
    4734:	d163      	bne.n	47fe <_usb_d_dev_handler+0xfe>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    4736:	f013 0f01 	tst.w	r3, #1
    473a:	d175      	bne.n	4828 <_usb_d_dev_handler+0x128>
		rc = false;
    473c:	2300      	movs	r3, #0
    473e:	e007      	b.n	4750 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4740:	2204      	movs	r2, #4
    4742:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4746:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    4748:	4b87      	ldr	r3, [pc, #540]	; (4968 <_usb_d_dev_handler+0x268>)
    474a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    474c:	4798      	blx	r3
		return true;
    474e:	2301      	movs	r3, #1
		if (_usb_d_dev_handle_nep()) {
    4750:	2b00      	cmp	r3, #0
    4752:	d0db      	beq.n	470c <_usb_d_dev_handler+0xc>
    4754:	bd70      	pop	{r4, r5, r6, pc}
    4756:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    475a:	f240 2201 	movw	r2, #513	; 0x201
    475e:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    4760:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4762:	2270      	movs	r2, #112	; 0x70
    4764:	831a      	strh	r2, [r3, #24]
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    4766:	2300      	movs	r3, #0
    4768:	2b01      	cmp	r3, #1
    476a:	d814      	bhi.n	4796 <_usb_d_dev_handler+0x96>
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    476c:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    476e:	4a7e      	ldr	r2, [pc, #504]	; (4968 <_usb_d_dev_handler+0x268>)
    4770:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    4774:	8912      	ldrh	r2, [r2, #8]
    4776:	f002 020f 	and.w	r2, r2, #15
    477a:	2a03      	cmp	r2, #3
    477c:	d002      	beq.n	4784 <_usb_d_dev_handler+0x84>
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    477e:	3301      	adds	r3, #1
    4780:	b2db      	uxtb	r3, r3
    4782:	e7f1      	b.n	4768 <_usb_d_dev_handler+0x68>
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    4784:	4b78      	ldr	r3, [pc, #480]	; (4968 <_usb_d_dev_handler+0x268>)
    4786:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    478a:	8919      	ldrh	r1, [r3, #8]
    478c:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    4790:	2200      	movs	r2, #0
    4792:	811a      	strh	r2, [r3, #8]
    4794:	e000      	b.n	4798 <_usb_d_dev_handler+0x98>
	uint32_t lpm_variable = 0;
    4796:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    4798:	4b73      	ldr	r3, [pc, #460]	; (4968 <_usb_d_dev_handler+0x268>)
    479a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    479c:	2003      	movs	r0, #3
    479e:	4798      	blx	r3
	bool     rc    = true;
    47a0:	2301      	movs	r3, #1
    47a2:	e7d5      	b.n	4750 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    47a4:	2280      	movs	r2, #128	; 0x80
    47a6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    47aa:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    47ac:	4b6e      	ldr	r3, [pc, #440]	; (4968 <_usb_d_dev_handler+0x268>)
    47ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    47b0:	2100      	movs	r1, #0
    47b2:	2005      	movs	r0, #5
    47b4:	4798      	blx	r3
	bool     rc    = true;
    47b6:	2301      	movs	r3, #1
    47b8:	e7ca      	b.n	4750 <_usb_d_dev_handler+0x50>
    47ba:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    47be:	2270      	movs	r2, #112	; 0x70
    47c0:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    47c2:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    47c4:	f240 2201 	movw	r2, #513	; 0x201
    47c8:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    47ca:	4b68      	ldr	r3, [pc, #416]	; (496c <_usb_d_dev_handler+0x26c>)
    47cc:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    47d0:	f013 0f01 	tst.w	r3, #1
    47d4:	d00d      	beq.n	47f2 <_usb_d_dev_handler+0xf2>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    47d6:	4b65      	ldr	r3, [pc, #404]	; (496c <_usb_d_dev_handler+0x26c>)
    47d8:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    47da:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    47de:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    47e2:	d1f8      	bne.n	47d6 <_usb_d_dev_handler+0xd6>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    47e4:	4b60      	ldr	r3, [pc, #384]	; (4968 <_usb_d_dev_handler+0x268>)
    47e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    47e8:	2100      	movs	r1, #0
    47ea:	2002      	movs	r0, #2
    47ec:	4798      	blx	r3
	bool     rc    = true;
    47ee:	2301      	movs	r3, #1
    47f0:	e7ae      	b.n	4750 <_usb_d_dev_handler+0x50>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    47f2:	4b5e      	ldr	r3, [pc, #376]	; (496c <_usb_d_dev_handler+0x26c>)
    47f4:	691b      	ldr	r3, [r3, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    47f6:	f413 7f80 	tst.w	r3, #256	; 0x100
    47fa:	d0fa      	beq.n	47f2 <_usb_d_dev_handler+0xf2>
    47fc:	e7f2      	b.n	47e4 <_usb_d_dev_handler+0xe4>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    47fe:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4802:	2400      	movs	r4, #0
    4804:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4808:	2208      	movs	r2, #8
    480a:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    480c:	2270      	movs	r2, #112	; 0x70
    480e:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4810:	f240 2201 	movw	r2, #513	; 0x201
    4814:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    4816:	4b56      	ldr	r3, [pc, #344]	; (4970 <_usb_d_dev_handler+0x270>)
    4818:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    481a:	4b53      	ldr	r3, [pc, #332]	; (4968 <_usb_d_dev_handler+0x268>)
    481c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    481e:	4621      	mov	r1, r4
    4820:	2001      	movs	r0, #1
    4822:	4798      	blx	r3
	bool     rc    = true;
    4824:	2301      	movs	r3, #1
    4826:	e793      	b.n	4750 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4828:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    482c:	f240 2201 	movw	r2, #513	; 0x201
    4830:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    4832:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4834:	2270      	movs	r2, #112	; 0x70
    4836:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    4838:	4b4b      	ldr	r3, [pc, #300]	; (4968 <_usb_d_dev_handler+0x268>)
    483a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    483c:	2100      	movs	r1, #0
    483e:	2004      	movs	r0, #4
    4840:	4798      	blx	r3
	bool     rc    = true;
    4842:	2301      	movs	r3, #1
    4844:	e784      	b.n	4750 <_usb_d_dev_handler+0x50>
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4846:	f013 0f10 	tst.w	r3, #16
    484a:	d109      	bne.n	4860 <_usb_d_dev_handler+0x160>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    484c:	f013 0f40 	tst.w	r3, #64	; 0x40
    4850:	d109      	bne.n	4866 <_usb_d_dev_handler+0x166>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    4852:	f013 0f20 	tst.w	r3, #32
    4856:	d034      	beq.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    4858:	2100      	movs	r1, #0
    485a:	4b46      	ldr	r3, [pc, #280]	; (4974 <_usb_d_dev_handler+0x274>)
    485c:	4798      	blx	r3
    485e:	e030      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_setup(ept);
    4860:	4b45      	ldr	r3, [pc, #276]	; (4978 <_usb_d_dev_handler+0x278>)
    4862:	4798      	blx	r3
    4864:	e02d      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    4866:	2101      	movs	r1, #1
    4868:	4b42      	ldr	r3, [pc, #264]	; (4974 <_usb_d_dev_handler+0x274>)
    486a:	4798      	blx	r3
    486c:	e029      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    486e:	f013 0f40 	tst.w	r3, #64	; 0x40
    4872:	d113      	bne.n	489c <_usb_d_dev_handler+0x19c>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    4874:	f013 0f08 	tst.w	r3, #8
    4878:	d114      	bne.n	48a4 <_usb_d_dev_handler+0x1a4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    487a:	f013 0f02 	tst.w	r3, #2
    487e:	d115      	bne.n	48ac <_usb_d_dev_handler+0x1ac>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    4880:	7cc2      	ldrb	r2, [r0, #19]
    4882:	f002 0207 	and.w	r2, r2, #7
    4886:	2a01      	cmp	r2, #1
    4888:	d11b      	bne.n	48c2 <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    488a:	f013 0f04 	tst.w	r3, #4
    488e:	d111      	bne.n	48b4 <_usb_d_dev_handler+0x1b4>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4890:	f013 0f10 	tst.w	r3, #16
    4894:	d015      	beq.n	48c2 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    4896:	4b38      	ldr	r3, [pc, #224]	; (4978 <_usb_d_dev_handler+0x278>)
    4898:	4798      	blx	r3
    489a:	e012      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    489c:	2101      	movs	r1, #1
    489e:	4b35      	ldr	r3, [pc, #212]	; (4974 <_usb_d_dev_handler+0x274>)
    48a0:	4798      	blx	r3
    48a2:	e00e      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 1);
    48a4:	2101      	movs	r1, #1
    48a6:	4b35      	ldr	r3, [pc, #212]	; (497c <_usb_d_dev_handler+0x27c>)
    48a8:	4798      	blx	r3
    48aa:	e00a      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_in_next(ept, true);
    48ac:	2101      	movs	r1, #1
    48ae:	4b34      	ldr	r3, [pc, #208]	; (4980 <_usb_d_dev_handler+0x280>)
    48b0:	4798      	blx	r3
    48b2:	e006      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 0);
    48b4:	2100      	movs	r1, #0
    48b6:	4b31      	ldr	r3, [pc, #196]	; (497c <_usb_d_dev_handler+0x27c>)
    48b8:	4798      	blx	r3
    48ba:	e002      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    48bc:	2100      	movs	r1, #0
    48be:	4b2d      	ldr	r3, [pc, #180]	; (4974 <_usb_d_dev_handler+0x274>)
    48c0:	4798      	blx	r3
	for (i = 0; i < USB_D_N_EP; i++) {
    48c2:	3401      	adds	r4, #1
    48c4:	b2e4      	uxtb	r4, r4
    48c6:	2c08      	cmp	r4, #8
    48c8:	f63f af44 	bhi.w	4754 <_usb_d_dev_handler+0x54>
		struct _usb_d_dev_ep *ept = &dev_inst.ep[i];
    48cc:	4a26      	ldr	r2, [pc, #152]	; (4968 <_usb_d_dev_handler+0x268>)
    48ce:	f102 0060 	add.w	r0, r2, #96	; 0x60
    48d2:	00a3      	lsls	r3, r4, #2
    48d4:	191e      	adds	r6, r3, r4
    48d6:	00b1      	lsls	r1, r6, #2
    48d8:	460e      	mov	r6, r1
    48da:	3110      	adds	r1, #16
    48dc:	4401      	add	r1, r0
    48de:	1d08      	adds	r0, r1, #4
		if (ept->ep == 0xFF) {
    48e0:	4432      	add	r2, r6
    48e2:	f892 3086 	ldrb.w	r3, [r2, #134]	; 0x86
    48e6:	2bff      	cmp	r3, #255	; 0xff
    48e8:	d0eb      	beq.n	48c2 <_usb_d_dev_handler+0x1c2>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    48ea:	7c83      	ldrb	r3, [r0, #18]
    48ec:	f003 030f 	and.w	r3, r3, #15
	if (!(epint & (1u << epn))) {
    48f0:	2201      	movs	r2, #1
    48f2:	409a      	lsls	r2, r3
    48f4:	4215      	tst	r5, r2
    48f6:	d0e4      	beq.n	48c2 <_usb_d_dev_handler+0x1c2>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    48f8:	f103 0208 	add.w	r2, r3, #8
    48fc:	0152      	lsls	r2, r2, #5
    48fe:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4902:	79d2      	ldrb	r2, [r2, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    4904:	015b      	lsls	r3, r3, #5
    4906:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    490a:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    490e:	4013      	ands	r3, r2
    4910:	d0d7      	beq.n	48c2 <_usb_d_dev_handler+0x1c2>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    4912:	7cc2      	ldrb	r2, [r0, #19]
    4914:	f002 0147 	and.w	r1, r2, #71	; 0x47
    4918:	2901      	cmp	r1, #1
    491a:	d094      	beq.n	4846 <_usb_d_dev_handler+0x146>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    491c:	f012 0f80 	tst.w	r2, #128	; 0x80
    4920:	d1a5      	bne.n	486e <_usb_d_dev_handler+0x16e>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    4922:	f013 0f20 	tst.w	r3, #32
    4926:	d1c9      	bne.n	48bc <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    4928:	f013 0f04 	tst.w	r3, #4
    492c:	d110      	bne.n	4950 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    492e:	f013 0f01 	tst.w	r3, #1
    4932:	d111      	bne.n	4958 <_usb_d_dev_handler+0x258>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    4934:	7cc2      	ldrb	r2, [r0, #19]
    4936:	f002 0207 	and.w	r2, r2, #7
    493a:	2a01      	cmp	r2, #1
    493c:	d1c1      	bne.n	48c2 <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    493e:	f013 0f08 	tst.w	r3, #8
    4942:	d10d      	bne.n	4960 <_usb_d_dev_handler+0x260>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4944:	f013 0f10 	tst.w	r3, #16
    4948:	d0bb      	beq.n	48c2 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    494a:	4b0b      	ldr	r3, [pc, #44]	; (4978 <_usb_d_dev_handler+0x278>)
    494c:	4798      	blx	r3
    494e:	e7b8      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 0);
    4950:	2100      	movs	r1, #0
    4952:	4b0a      	ldr	r3, [pc, #40]	; (497c <_usb_d_dev_handler+0x27c>)
    4954:	4798      	blx	r3
    4956:	e7b4      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_out_next(ept, true);
    4958:	2101      	movs	r1, #1
    495a:	4b0a      	ldr	r3, [pc, #40]	; (4984 <_usb_d_dev_handler+0x284>)
    495c:	4798      	blx	r3
    495e:	e7b0      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 1);
    4960:	2101      	movs	r1, #1
    4962:	4b06      	ldr	r3, [pc, #24]	; (497c <_usb_d_dev_handler+0x27c>)
    4964:	4798      	blx	r3
    4966:	e7ac      	b.n	48c2 <_usb_d_dev_handler+0x1c2>
    4968:	200005e4 	.word	0x200005e4
    496c:	40001000 	.word	0x40001000
    4970:	00004385 	.word	0x00004385
    4974:	000041a1 	.word	0x000041a1
    4978:	00004121 	.word	0x00004121
    497c:	0000426d 	.word	0x0000426d
    4980:	000043dd 	.word	0x000043dd
    4984:	00004541 	.word	0x00004541

00004988 <_usb_d_dev_init>:
{
    4988:	b500      	push	{lr}
    498a:	b083      	sub	sp, #12
	const uint8_t spdconf[4] = {
    498c:	2300      	movs	r3, #0
    498e:	f88d 3005 	strb.w	r3, [sp, #5]
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    4992:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4996:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    4998:	f013 0f01 	tst.w	r3, #1
    499c:	d127      	bne.n	49ee <_usb_d_dev_init+0x66>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    499e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49a2:	789b      	ldrb	r3, [r3, #2]
    49a4:	f013 0f03 	tst.w	r3, #3
    49a8:	d1f9      	bne.n	499e <_usb_d_dev_init+0x16>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    49aa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49ae:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    49b0:	f013 0f02 	tst.w	r3, #2
    49b4:	d011      	beq.n	49da <_usb_d_dev_init+0x52>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    49b6:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    49ba:	7813      	ldrb	r3, [r2, #0]
    49bc:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    49c0:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    49c2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49c6:	789b      	ldrb	r3, [r3, #2]
    49c8:	f013 0f03 	tst.w	r3, #3
    49cc:	d1f9      	bne.n	49c2 <_usb_d_dev_init+0x3a>
    49ce:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49d2:	789b      	ldrb	r3, [r3, #2]
    49d4:	f013 0f02 	tst.w	r3, #2
    49d8:	d1f9      	bne.n	49ce <_usb_d_dev_init+0x46>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    49da:	2201      	movs	r2, #1
    49dc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49e0:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    49e2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49e6:	789b      	ldrb	r3, [r3, #2]
    49e8:	f013 0f03 	tst.w	r3, #3
    49ec:	d1f9      	bne.n	49e2 <_usb_d_dev_init+0x5a>
    49ee:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49f2:	789b      	ldrb	r3, [r3, #2]
    49f4:	f013 0f01 	tst.w	r3, #1
    49f8:	d1f9      	bne.n	49ee <_usb_d_dev_init+0x66>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    49fa:	4b11      	ldr	r3, [pc, #68]	; (4a40 <_usb_d_dev_init+0xb8>)
    49fc:	4a11      	ldr	r2, [pc, #68]	; (4a44 <_usb_d_dev_init+0xbc>)
    49fe:	661a      	str	r2, [r3, #96]	; 0x60
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    4a00:	665a      	str	r2, [r3, #100]	; 0x64
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    4a02:	669a      	str	r2, [r3, #104]	; 0x68
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    4a04:	66da      	str	r2, [r3, #108]	; 0x6c
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    4a06:	671a      	str	r2, [r3, #112]	; 0x70
	_usb_d_dev_reset_epts();
    4a08:	4b0f      	ldr	r3, [pc, #60]	; (4a48 <_usb_d_dev_init+0xc0>)
    4a0a:	4798      	blx	r3
	_usb_load_calib();
    4a0c:	4b0f      	ldr	r3, [pc, #60]	; (4a4c <_usb_d_dev_init+0xc4>)
    4a0e:	4798      	blx	r3
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4a10:	2204      	movs	r2, #4
    4a12:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a16:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4a18:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a1c:	789b      	ldrb	r3, [r3, #2]
    4a1e:	f013 0f03 	tst.w	r3, #3
    4a22:	d1f9      	bne.n	4a18 <_usb_d_dev_init+0x90>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    4a24:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4a28:	4b05      	ldr	r3, [pc, #20]	; (4a40 <_usb_d_dev_init+0xb8>)
    4a2a:	6253      	str	r3, [r2, #36]	; 0x24
	hri_usbdevice_write_CTRLB_reg(hw, spdconf[speed] | USB_DEVICE_CTRLB_DETACH);
    4a2c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    4a30:	f043 0301 	orr.w	r3, r3, #1
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    4a34:	8113      	strh	r3, [r2, #8]
}
    4a36:	2000      	movs	r0, #0
    4a38:	b003      	add	sp, #12
    4a3a:	f85d fb04 	ldr.w	pc, [sp], #4
    4a3e:	bf00      	nop
    4a40:	200005e4 	.word	0x200005e4
    4a44:	000040c5 	.word	0x000040c5
    4a48:	00004385 	.word	0x00004385
    4a4c:	000040c9 	.word	0x000040c9

00004a50 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    4a50:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a54:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    4a56:	f013 0f03 	tst.w	r3, #3
    4a5a:	d12b      	bne.n	4ab4 <_usb_d_dev_enable+0x64>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4a5c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a60:	789b      	ldrb	r3, [r3, #2]
    4a62:	f013 0f03 	tst.w	r3, #3
    4a66:	d1f9      	bne.n	4a5c <_usb_d_dev_enable+0xc>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    4a68:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a6c:	781b      	ldrb	r3, [r3, #0]
    4a6e:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    4a70:	f013 0f02 	tst.w	r3, #2
    4a74:	d10a      	bne.n	4a8c <_usb_d_dev_enable+0x3c>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    4a76:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4a7a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4a7e:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4a80:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4a84:	789b      	ldrb	r3, [r3, #2]
    4a86:	f013 0f03 	tst.w	r3, #3
    4a8a:	d1f9      	bne.n	4a80 <_usb_d_dev_enable+0x30>
    4a8c:	4b0b      	ldr	r3, [pc, #44]	; (4abc <_usb_d_dev_enable+0x6c>)
    4a8e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4a92:	609a      	str	r2, [r3, #8]
    4a94:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    4a98:	609a      	str	r2, [r3, #8]
    4a9a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    4a9e:	609a      	str	r2, [r3, #8]
    4aa0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4aa4:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4aa6:	f240 228d 	movw	r2, #653	; 0x28d
    4aaa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4aae:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    4ab0:	2000      	movs	r0, #0
    4ab2:	4770      	bx	lr
		return -USB_ERR_DENIED;
    4ab4:	f06f 0010 	mvn.w	r0, #16
}
    4ab8:	4770      	bx	lr
    4aba:	bf00      	nop
    4abc:	e000e100 	.word	0xe000e100

00004ac0 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    4ac0:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4ac4:	8913      	ldrh	r3, [r2, #8]
    4ac6:	b29b      	uxth	r3, r3
    4ac8:	f023 0301 	bic.w	r3, r3, #1
    4acc:	b29b      	uxth	r3, r3
    4ace:	8113      	strh	r3, [r2, #8]
    4ad0:	4770      	bx	lr

00004ad2 <_usb_d_dev_detach>:
	((Usb *)hw)->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_DETACH;
    4ad2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4ad6:	8913      	ldrh	r3, [r2, #8]
    4ad8:	b29b      	uxth	r3, r3
    4ada:	f043 0301 	orr.w	r3, r3, #1
    4ade:	8113      	strh	r3, [r2, #8]
    4ae0:	4770      	bx	lr

00004ae2 <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    4ae2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    4ae6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4aea:	7298      	strb	r0, [r3, #10]
    4aec:	4770      	bx	lr
	...

00004af0 <_usb_d_dev_ep_init>:
{
    4af0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4af2:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4af4:	f010 040f 	ands.w	r4, r0, #15
    4af8:	d005      	beq.n	4b06 <_usb_d_dev_ep_init+0x16>
    4afa:	2f00      	cmp	r7, #0
    4afc:	db01      	blt.n	4b02 <_usb_d_dev_ep_init+0x12>
    4afe:	4625      	mov	r5, r4
    4b00:	e002      	b.n	4b08 <_usb_d_dev_ep_init+0x18>
    4b02:	1ca5      	adds	r5, r4, #2
    4b04:	e000      	b.n	4b08 <_usb_d_dev_ep_init+0x18>
    4b06:	4625      	mov	r5, r4
	return &dev_inst.ep[ep_index];
    4b08:	462e      	mov	r6, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    4b0a:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    4b0e:	4623      	mov	r3, r4
	if (epn > CONF_USB_D_MAX_EP_N) {
    4b10:	2c02      	cmp	r4, #2
    4b12:	d86a      	bhi.n	4bea <_usb_d_dev_ep_init+0xfa>
	if (ept->ep != 0xFF) {
    4b14:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    4b18:	ea4f 0e85 	mov.w	lr, r5, lsl #2
    4b1c:	4d3a      	ldr	r5, [pc, #232]	; (4c08 <_usb_d_dev_ep_init+0x118>)
    4b1e:	4475      	add	r5, lr
    4b20:	f895 5086 	ldrb.w	r5, [r5, #134]	; 0x86
    4b24:	2dff      	cmp	r5, #255	; 0xff
    4b26:	d163      	bne.n	4bf0 <_usb_d_dev_ep_init+0x100>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    4b28:	b9a9      	cbnz	r1, 4b56 <_usb_d_dev_ep_init+0x66>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4b2a:	b11c      	cbz	r4, 4b34 <_usb_d_dev_ep_init+0x44>
    4b2c:	2f00      	cmp	r7, #0
    4b2e:	db01      	blt.n	4b34 <_usb_d_dev_ep_init+0x44>
    4b30:	3402      	adds	r4, #2
    4b32:	b2e4      	uxtb	r4, r4
		if (ept_in->ep != 0xFF) {
    4b34:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    4b38:	00a5      	lsls	r5, r4, #2
    4b3a:	4c33      	ldr	r4, [pc, #204]	; (4c08 <_usb_d_dev_ep_init+0x118>)
    4b3c:	442c      	add	r4, r5
    4b3e:	f894 4086 	ldrb.w	r4, [r4, #134]	; 0x86
    4b42:	2cff      	cmp	r4, #255	; 0xff
    4b44:	d157      	bne.n	4bf6 <_usb_d_dev_ep_init+0x106>
		if (pcfg->cache == NULL) {
    4b46:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4b4a:	00a5      	lsls	r5, r4, #2
    4b4c:	4c2f      	ldr	r4, [pc, #188]	; (4c0c <_usb_d_dev_ep_init+0x11c>)
    4b4e:	442c      	add	r4, r5
    4b50:	68a4      	ldr	r4, [r4, #8]
    4b52:	2c00      	cmp	r4, #0
    4b54:	d052      	beq.n	4bfc <_usb_d_dev_ep_init+0x10c>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4b56:	2f00      	cmp	r7, #0
    4b58:	db2e      	blt.n	4bb8 <_usb_d_dev_ep_init+0xc8>
    4b5a:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4b5e:	00a5      	lsls	r5, r4, #2
    4b60:	4c2a      	ldr	r4, [pc, #168]	; (4c0c <_usb_d_dev_ep_init+0x11c>)
    4b62:	442c      	add	r4, r5
    4b64:	68a4      	ldr	r4, [r4, #8]
    4b66:	3400      	adds	r4, #0
    4b68:	bf18      	it	ne
    4b6a:	2401      	movne	r4, #1
    4b6c:	b14c      	cbz	r4, 4b82 <_usb_d_dev_ep_init+0x92>
    4b6e:	2f00      	cmp	r7, #0
    4b70:	db2c      	blt.n	4bcc <_usb_d_dev_ep_init+0xdc>
    4b72:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4b76:	00a5      	lsls	r5, r4, #2
    4b78:	4c24      	ldr	r4, [pc, #144]	; (4c0c <_usb_d_dev_ep_init+0x11c>)
    4b7a:	442c      	add	r4, r5
    4b7c:	8a24      	ldrh	r4, [r4, #16]
    4b7e:	4294      	cmp	r4, r2
    4b80:	db3f      	blt.n	4c02 <_usb_d_dev_ep_init+0x112>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4b82:	2f00      	cmp	r7, #0
    4b84:	db29      	blt.n	4bda <_usb_d_dev_ep_init+0xea>
    4b86:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4b8a:	009c      	lsls	r4, r3, #2
    4b8c:	4b1f      	ldr	r3, [pc, #124]	; (4c0c <_usb_d_dev_ep_init+0x11c>)
    4b8e:	4423      	add	r3, r4
    4b90:	f8d3 e008 	ldr.w	lr, [r3, #8]
    4b94:	4d1c      	ldr	r5, [pc, #112]	; (4c08 <_usb_d_dev_ep_init+0x118>)
    4b96:	00b4      	lsls	r4, r6, #2
    4b98:	19a7      	adds	r7, r4, r6
    4b9a:	00bb      	lsls	r3, r7, #2
    4b9c:	461f      	mov	r7, r3
    4b9e:	442b      	add	r3, r5
    4ba0:	f8c3 e080 	str.w	lr, [r3, #128]	; 0x80
	ept->size     = max_pkt_siz;
    4ba4:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	ept->flags.u8 = (ep_type + 1);
    4ba8:	3101      	adds	r1, #1
    4baa:	f883 1087 	strb.w	r1, [r3, #135]	; 0x87
	ept->ep       = ep;
    4bae:	443d      	add	r5, r7
    4bb0:	f885 0086 	strb.w	r0, [r5, #134]	; 0x86
	return USB_OK;
    4bb4:	2000      	movs	r0, #0
    4bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4bb8:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4bbc:	00a5      	lsls	r5, r4, #2
    4bbe:	4c13      	ldr	r4, [pc, #76]	; (4c0c <_usb_d_dev_ep_init+0x11c>)
    4bc0:	442c      	add	r4, r5
    4bc2:	68e4      	ldr	r4, [r4, #12]
    4bc4:	3400      	adds	r4, #0
    4bc6:	bf18      	it	ne
    4bc8:	2401      	movne	r4, #1
    4bca:	e7cf      	b.n	4b6c <_usb_d_dev_ep_init+0x7c>
    4bcc:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4bd0:	00a5      	lsls	r5, r4, #2
    4bd2:	4c0e      	ldr	r4, [pc, #56]	; (4c0c <_usb_d_dev_ep_init+0x11c>)
    4bd4:	442c      	add	r4, r5
    4bd6:	8a64      	ldrh	r4, [r4, #18]
    4bd8:	e7d1      	b.n	4b7e <_usb_d_dev_ep_init+0x8e>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4bda:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4bde:	009c      	lsls	r4, r3, #2
    4be0:	4b0a      	ldr	r3, [pc, #40]	; (4c0c <_usb_d_dev_ep_init+0x11c>)
    4be2:	4423      	add	r3, r4
    4be4:	f8d3 e00c 	ldr.w	lr, [r3, #12]
    4be8:	e7d4      	b.n	4b94 <_usb_d_dev_ep_init+0xa4>
		return -USB_ERR_PARAM;
    4bea:	f06f 0011 	mvn.w	r0, #17
    4bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    4bf0:	f06f 0013 	mvn.w	r0, #19
    4bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4bf6:	f06f 0013 	mvn.w	r0, #19
    4bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    4bfc:	f06f 0012 	mvn.w	r0, #18
    4c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_FUNC;
    4c02:	f06f 0012 	mvn.w	r0, #18
}
    4c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c08:	200005e4 	.word	0x200005e4
    4c0c:	000072f4 	.word	0x000072f4

00004c10 <_usb_d_dev_ep_deinit>:
{
    4c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c14:	b246      	sxtb	r6, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    4c16:	0ff1      	lsrs	r1, r6, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4c18:	f010 040f 	ands.w	r4, r0, #15
    4c1c:	d005      	beq.n	4c2a <_usb_d_dev_ep_deinit+0x1a>
    4c1e:	2e00      	cmp	r6, #0
    4c20:	db01      	blt.n	4c26 <_usb_d_dev_ep_deinit+0x16>
    4c22:	4623      	mov	r3, r4
    4c24:	e002      	b.n	4c2c <_usb_d_dev_ep_deinit+0x1c>
    4c26:	1ca3      	adds	r3, r4, #2
    4c28:	e000      	b.n	4c2c <_usb_d_dev_ep_deinit+0x1c>
    4c2a:	4623      	mov	r3, r4
	return &dev_inst.ep[ep_index];
    4c2c:	461d      	mov	r5, r3
    4c2e:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    4c32:	00ba      	lsls	r2, r7, #2
    4c34:	3210      	adds	r2, #16
    4c36:	4f23      	ldr	r7, [pc, #140]	; (4cc4 <_usb_d_dev_ep_deinit+0xb4>)
    4c38:	443a      	add	r2, r7
    4c3a:	1d17      	adds	r7, r2, #4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4c3c:	2c02      	cmp	r4, #2
    4c3e:	d82e      	bhi.n	4c9e <_usb_d_dev_ep_deinit+0x8e>
    4c40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4c44:	009a      	lsls	r2, r3, #2
    4c46:	4b20      	ldr	r3, [pc, #128]	; (4cc8 <_usb_d_dev_ep_deinit+0xb8>)
    4c48:	4413      	add	r3, r2
    4c4a:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4c4e:	2bff      	cmp	r3, #255	; 0xff
    4c50:	d025      	beq.n	4c9e <_usb_d_dev_ep_deinit+0x8e>
    4c52:	4680      	mov	r8, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    4c54:	2203      	movs	r2, #3
    4c56:	4638      	mov	r0, r7
    4c58:	4b1c      	ldr	r3, [pc, #112]	; (4ccc <_usb_d_dev_ep_deinit+0xbc>)
    4c5a:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    4c5c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4c60:	009a      	lsls	r2, r3, #2
    4c62:	4b19      	ldr	r3, [pc, #100]	; (4cc8 <_usb_d_dev_ep_deinit+0xb8>)
    4c64:	4413      	add	r3, r2
    4c66:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4c6a:	f003 0307 	and.w	r3, r3, #7
    4c6e:	2b01      	cmp	r3, #1
    4c70:	d017      	beq.n	4ca2 <_usb_d_dev_ep_deinit+0x92>
	} else if (USB_EP_GET_DIR(ep)) {
    4c72:	2e00      	cmp	r6, #0
    4c74:	db1d      	blt.n	4cb2 <_usb_d_dev_ep_deinit+0xa2>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    4c76:	f108 0008 	add.w	r0, r8, #8
    4c7a:	0140      	lsls	r0, r0, #5
    4c7c:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4c80:	7803      	ldrb	r3, [r0, #0]
    4c82:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    4c86:	7003      	strb	r3, [r0, #0]
	ept->flags.u8 = 0;
    4c88:	4a0f      	ldr	r2, [pc, #60]	; (4cc8 <_usb_d_dev_ep_deinit+0xb8>)
    4c8a:	00ab      	lsls	r3, r5, #2
    4c8c:	1958      	adds	r0, r3, r5
    4c8e:	0081      	lsls	r1, r0, #2
    4c90:	4411      	add	r1, r2
    4c92:	2000      	movs	r0, #0
    4c94:	f881 0087 	strb.w	r0, [r1, #135]	; 0x87
	ept->ep       = 0xFF;
    4c98:	23ff      	movs	r3, #255	; 0xff
    4c9a:	f881 3086 	strb.w	r3, [r1, #134]	; 0x86
    4c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    4ca2:	f108 0008 	add.w	r0, r8, #8
    4ca6:	0140      	lsls	r0, r0, #5
    4ca8:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4cac:	2300      	movs	r3, #0
    4cae:	7003      	strb	r3, [r0, #0]
    4cb0:	e7ea      	b.n	4c88 <_usb_d_dev_ep_deinit+0x78>
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    4cb2:	3408      	adds	r4, #8
    4cb4:	0164      	lsls	r4, r4, #5
    4cb6:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4cba:	7823      	ldrb	r3, [r4, #0]
    4cbc:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    4cc0:	7023      	strb	r3, [r4, #0]
    4cc2:	e7e1      	b.n	4c88 <_usb_d_dev_ep_deinit+0x78>
    4cc4:	20000644 	.word	0x20000644
    4cc8:	200005e4 	.word	0x200005e4
    4ccc:	000041f9 	.word	0x000041f9

00004cd0 <_usb_d_dev_ep_enable>:
{
    4cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4cd2:	b244      	sxtb	r4, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4cd4:	f010 000f 	ands.w	r0, r0, #15
    4cd8:	d005      	beq.n	4ce6 <_usb_d_dev_ep_enable+0x16>
    4cda:	2c00      	cmp	r4, #0
    4cdc:	db01      	blt.n	4ce2 <_usb_d_dev_ep_enable+0x12>
    4cde:	4603      	mov	r3, r0
    4ce0:	e002      	b.n	4ce8 <_usb_d_dev_ep_enable+0x18>
    4ce2:	1c83      	adds	r3, r0, #2
    4ce4:	e000      	b.n	4ce8 <_usb_d_dev_ep_enable+0x18>
    4ce6:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    4ce8:	4619      	mov	r1, r3
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    4cea:	f100 0208 	add.w	r2, r0, #8
    4cee:	0152      	lsls	r2, r2, #5
    4cf0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4cf4:	7812      	ldrb	r2, [r2, #0]
    4cf6:	b2d2      	uxtb	r2, r2
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4cf8:	2802      	cmp	r0, #2
    4cfa:	f200 813e 	bhi.w	4f7a <_usb_d_dev_ep_enable+0x2aa>
    4cfe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4d02:	009d      	lsls	r5, r3, #2
    4d04:	4ba4      	ldr	r3, [pc, #656]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4d06:	442b      	add	r3, r5
    4d08:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4d0c:	2bff      	cmp	r3, #255	; 0xff
    4d0e:	f000 8137 	beq.w	4f80 <_usb_d_dev_ep_enable+0x2b0>
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    4d12:	4ba1      	ldr	r3, [pc, #644]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4d14:	eb03 1540 	add.w	r5, r3, r0, lsl #5
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    4d18:	eb01 0781 	add.w	r7, r1, r1, lsl #2
    4d1c:	00be      	lsls	r6, r7, #2
    4d1e:	4433      	add	r3, r6
    4d20:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4d24:	f003 0307 	and.w	r3, r3, #7
    4d28:	2b01      	cmp	r3, #1
    4d2a:	d036      	beq.n	4d9a <_usb_d_dev_ep_enable+0xca>
	} else if (dir) {
    4d2c:	2c00      	cmp	r4, #0
    4d2e:	f2c0 80c1 	blt.w	4eb4 <_usb_d_dev_ep_enable+0x1e4>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    4d32:	f012 0f07 	tst.w	r2, #7
    4d36:	f040 812c 	bne.w	4f92 <_usb_d_dev_ep_enable+0x2c2>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    4d3a:	4e97      	ldr	r6, [pc, #604]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4d3c:	008c      	lsls	r4, r1, #2
    4d3e:	1867      	adds	r7, r4, r1
    4d40:	00bb      	lsls	r3, r7, #2
    4d42:	461f      	mov	r7, r3
    4d44:	4433      	add	r3, r6
    4d46:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4d4a:	f003 0307 	and.w	r3, r3, #7
    4d4e:	431a      	orrs	r2, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4d50:	f100 0308 	add.w	r3, r0, #8
    4d54:	015b      	lsls	r3, r3, #5
    4d56:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4d5a:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4d5c:	443e      	add	r6, r7
    4d5e:	f8b6 2084 	ldrh.w	r2, [r6, #132]	; 0x84
    4d62:	4b8e      	ldr	r3, [pc, #568]	; (4f9c <_usb_d_dev_ep_enable+0x2cc>)
    4d64:	ea03 3382 	and.w	r3, r3, r2, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4d68:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    4d6c:	f200 80ea 	bhi.w	4f44 <_usb_d_dev_ep_enable+0x274>
    4d70:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    4d74:	f200 80f7 	bhi.w	4f66 <_usb_d_dev_ep_enable+0x296>
    4d78:	2a80      	cmp	r2, #128	; 0x80
    4d7a:	f200 80f6 	bhi.w	4f6a <_usb_d_dev_ep_enable+0x29a>
    4d7e:	2a40      	cmp	r2, #64	; 0x40
    4d80:	f200 80f5 	bhi.w	4f6e <_usb_d_dev_ep_enable+0x29e>
    4d84:	2a20      	cmp	r2, #32
    4d86:	f200 80f4 	bhi.w	4f72 <_usb_d_dev_ep_enable+0x2a2>
    4d8a:	2a10      	cmp	r2, #16
    4d8c:	f200 80f3 	bhi.w	4f76 <_usb_d_dev_ep_enable+0x2a6>
    4d90:	2a08      	cmp	r2, #8
    4d92:	bf94      	ite	ls
    4d94:	2200      	movls	r2, #0
    4d96:	2201      	movhi	r2, #1
    4d98:	e0d5      	b.n	4f46 <_usb_d_dev_ep_enable+0x276>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    4d9a:	f012 0f77 	tst.w	r2, #119	; 0x77
    4d9e:	f040 80f2 	bne.w	4f86 <_usb_d_dev_ep_enable+0x2b6>
    4da2:	f100 0308 	add.w	r3, r0, #8
    4da6:	015b      	lsls	r3, r3, #5
    4da8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4dac:	2211      	movs	r2, #17
    4dae:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4db0:	4b79      	ldr	r3, [pc, #484]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4db2:	4433      	add	r3, r6
    4db4:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
    4db8:	4a78      	ldr	r2, [pc, #480]	; (4f9c <_usb_d_dev_ep_enable+0x2cc>)
    4dba:	ea02 3283 	and.w	r2, r2, r3, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4dc2:	d80f      	bhi.n	4de4 <_usb_d_dev_ep_enable+0x114>
    4dc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4dc8:	d825      	bhi.n	4e16 <_usb_d_dev_ep_enable+0x146>
    4dca:	2b80      	cmp	r3, #128	; 0x80
    4dcc:	d825      	bhi.n	4e1a <_usb_d_dev_ep_enable+0x14a>
    4dce:	2b40      	cmp	r3, #64	; 0x40
    4dd0:	d825      	bhi.n	4e1e <_usb_d_dev_ep_enable+0x14e>
    4dd2:	2b20      	cmp	r3, #32
    4dd4:	d825      	bhi.n	4e22 <_usb_d_dev_ep_enable+0x152>
    4dd6:	2b10      	cmp	r3, #16
    4dd8:	d825      	bhi.n	4e26 <_usb_d_dev_ep_enable+0x156>
    4dda:	2b08      	cmp	r3, #8
    4ddc:	bf94      	ite	ls
    4dde:	2400      	movls	r4, #0
    4de0:	2401      	movhi	r4, #1
    4de2:	e000      	b.n	4de6 <_usb_d_dev_ep_enable+0x116>
    4de4:	2407      	movs	r4, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4de6:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4dea:	606a      	str	r2, [r5, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4dec:	f3c3 040d 	ubfx	r4, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4df0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4df4:	d819      	bhi.n	4e2a <_usb_d_dev_ep_enable+0x15a>
    4df6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4dfa:	d851      	bhi.n	4ea0 <_usb_d_dev_ep_enable+0x1d0>
    4dfc:	2b80      	cmp	r3, #128	; 0x80
    4dfe:	d851      	bhi.n	4ea4 <_usb_d_dev_ep_enable+0x1d4>
    4e00:	2b40      	cmp	r3, #64	; 0x40
    4e02:	d851      	bhi.n	4ea8 <_usb_d_dev_ep_enable+0x1d8>
    4e04:	2b20      	cmp	r3, #32
    4e06:	d851      	bhi.n	4eac <_usb_d_dev_ep_enable+0x1dc>
    4e08:	2b10      	cmp	r3, #16
    4e0a:	d851      	bhi.n	4eb0 <_usb_d_dev_ep_enable+0x1e0>
    4e0c:	2b08      	cmp	r3, #8
    4e0e:	bf94      	ite	ls
    4e10:	2200      	movls	r2, #0
    4e12:	2201      	movhi	r2, #1
    4e14:	e00a      	b.n	4e2c <_usb_d_dev_ep_enable+0x15c>
    4e16:	2406      	movs	r4, #6
    4e18:	e7e5      	b.n	4de6 <_usb_d_dev_ep_enable+0x116>
    4e1a:	2405      	movs	r4, #5
    4e1c:	e7e3      	b.n	4de6 <_usb_d_dev_ep_enable+0x116>
    4e1e:	2404      	movs	r4, #4
    4e20:	e7e1      	b.n	4de6 <_usb_d_dev_ep_enable+0x116>
    4e22:	2403      	movs	r4, #3
    4e24:	e7df      	b.n	4de6 <_usb_d_dev_ep_enable+0x116>
    4e26:	2402      	movs	r4, #2
    4e28:	e7dd      	b.n	4de6 <_usb_d_dev_ep_enable+0x116>
    4e2a:	2207      	movs	r2, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4e2c:	ea44 7202 	orr.w	r2, r4, r2, lsl #28
    4e30:	616a      	str	r2, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4e32:	f100 0308 	add.w	r3, r0, #8
    4e36:	015b      	lsls	r3, r3, #5
    4e38:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4e3c:	2640      	movs	r6, #64	; 0x40
    4e3e:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4e40:	2280      	movs	r2, #128	; 0x80
    4e42:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    4e44:	4a54      	ldr	r2, [pc, #336]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4e46:	eb02 1340 	add.w	r3, r2, r0, lsl #5
    4e4a:	2000      	movs	r0, #0
    4e4c:	7298      	strb	r0, [r3, #10]
    4e4e:	7698      	strb	r0, [r3, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4e50:	008d      	lsls	r5, r1, #2
    4e52:	186b      	adds	r3, r5, r1
    4e54:	009c      	lsls	r4, r3, #2
    4e56:	4414      	add	r4, r2
    4e58:	f894 3086 	ldrb.w	r3, [r4, #134]	; 0x86
    4e5c:	f003 030f 	and.w	r3, r3, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4e60:	f8d4 e080 	ldr.w	lr, [r4, #128]	; 0x80
	bank->ADDR.reg          = addr;
    4e64:	015c      	lsls	r4, r3, #5
    4e66:	1917      	adds	r7, r2, r4
    4e68:	f842 e004 	str.w	lr, [r2, r4]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    4e6c:	4429      	add	r1, r5
    4e6e:	008d      	lsls	r5, r1, #2
    4e70:	442a      	add	r2, r5
    4e72:	f8b2 1084 	ldrh.w	r1, [r2, #132]	; 0x84
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    4e76:	687a      	ldr	r2, [r7, #4]
    4e78:	f361 329b 	bfi	r2, r1, #14, #14
    4e7c:	607a      	str	r2, [r7, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    4e7e:	687a      	ldr	r2, [r7, #4]
    4e80:	f360 020d 	bfi	r2, r0, #0, #14
    4e84:	607a      	str	r2, [r7, #4]
    4e86:	3308      	adds	r3, #8
    4e88:	015b      	lsls	r3, r3, #5
    4e8a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4e8e:	22b0      	movs	r2, #176	; 0xb0
    4e90:	711a      	strb	r2, [r3, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4e92:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    4e94:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4e98:	2310      	movs	r3, #16
    4e9a:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    4e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4ea0:	2206      	movs	r2, #6
    4ea2:	e7c3      	b.n	4e2c <_usb_d_dev_ep_enable+0x15c>
    4ea4:	2205      	movs	r2, #5
    4ea6:	e7c1      	b.n	4e2c <_usb_d_dev_ep_enable+0x15c>
    4ea8:	2204      	movs	r2, #4
    4eaa:	e7bf      	b.n	4e2c <_usb_d_dev_ep_enable+0x15c>
    4eac:	2203      	movs	r2, #3
    4eae:	e7bd      	b.n	4e2c <_usb_d_dev_ep_enable+0x15c>
    4eb0:	2202      	movs	r2, #2
    4eb2:	e7bb      	b.n	4e2c <_usb_d_dev_ep_enable+0x15c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    4eb4:	f012 0f70 	tst.w	r2, #112	; 0x70
    4eb8:	d168      	bne.n	4f8c <_usb_d_dev_ep_enable+0x2bc>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    4eba:	4e37      	ldr	r6, [pc, #220]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4ebc:	008b      	lsls	r3, r1, #2
    4ebe:	185f      	adds	r7, r3, r1
    4ec0:	00bc      	lsls	r4, r7, #2
    4ec2:	4627      	mov	r7, r4
    4ec4:	4434      	add	r4, r6
    4ec6:	f894 4087 	ldrb.w	r4, [r4, #135]	; 0x87
    4eca:	f004 0407 	and.w	r4, r4, #7
    4ece:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4ed2:	f100 0408 	add.w	r4, r0, #8
    4ed6:	0164      	lsls	r4, r4, #5
    4ed8:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4edc:	7022      	strb	r2, [r4, #0]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4ede:	443e      	add	r6, r7
    4ee0:	f8b6 3084 	ldrh.w	r3, [r6, #132]	; 0x84
    4ee4:	f3c3 020d 	ubfx	r2, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4eec:	d80f      	bhi.n	4f0e <_usb_d_dev_ep_enable+0x23e>
    4eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4ef2:	d81d      	bhi.n	4f30 <_usb_d_dev_ep_enable+0x260>
    4ef4:	2b80      	cmp	r3, #128	; 0x80
    4ef6:	d81d      	bhi.n	4f34 <_usb_d_dev_ep_enable+0x264>
    4ef8:	2b40      	cmp	r3, #64	; 0x40
    4efa:	d81d      	bhi.n	4f38 <_usb_d_dev_ep_enable+0x268>
    4efc:	2b20      	cmp	r3, #32
    4efe:	d81d      	bhi.n	4f3c <_usb_d_dev_ep_enable+0x26c>
    4f00:	2b10      	cmp	r3, #16
    4f02:	d81d      	bhi.n	4f40 <_usb_d_dev_ep_enable+0x270>
    4f04:	2b08      	cmp	r3, #8
    4f06:	bf94      	ite	ls
    4f08:	2300      	movls	r3, #0
    4f0a:	2301      	movhi	r3, #1
    4f0c:	e000      	b.n	4f10 <_usb_d_dev_ep_enable+0x240>
    4f0e:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f10:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
    4f14:	616b      	str	r3, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4f16:	f100 0308 	add.w	r3, r0, #8
    4f1a:	015b      	lsls	r3, r3, #5
    4f1c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4f20:	2280      	movs	r2, #128	; 0x80
    4f22:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    4f24:	4b1c      	ldr	r3, [pc, #112]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4f26:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    4f2a:	2000      	movs	r0, #0
    4f2c:	7698      	strb	r0, [r3, #26]
    4f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f30:	2306      	movs	r3, #6
    4f32:	e7ed      	b.n	4f10 <_usb_d_dev_ep_enable+0x240>
    4f34:	2305      	movs	r3, #5
    4f36:	e7eb      	b.n	4f10 <_usb_d_dev_ep_enable+0x240>
    4f38:	2304      	movs	r3, #4
    4f3a:	e7e9      	b.n	4f10 <_usb_d_dev_ep_enable+0x240>
    4f3c:	2303      	movs	r3, #3
    4f3e:	e7e7      	b.n	4f10 <_usb_d_dev_ep_enable+0x240>
    4f40:	2302      	movs	r3, #2
    4f42:	e7e5      	b.n	4f10 <_usb_d_dev_ep_enable+0x240>
    4f44:	2207      	movs	r2, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f46:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4f4a:	606b      	str	r3, [r5, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4f4c:	f100 0308 	add.w	r3, r0, #8
    4f50:	015b      	lsls	r3, r3, #5
    4f52:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4f56:	2240      	movs	r2, #64	; 0x40
    4f58:	715a      	strb	r2, [r3, #5]
	bank->STATUS_BK.reg     = 0;
    4f5a:	4b0f      	ldr	r3, [pc, #60]	; (4f98 <_usb_d_dev_ep_enable+0x2c8>)
    4f5c:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    4f60:	2000      	movs	r0, #0
    4f62:	7298      	strb	r0, [r3, #10]
    4f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f66:	2206      	movs	r2, #6
    4f68:	e7ed      	b.n	4f46 <_usb_d_dev_ep_enable+0x276>
    4f6a:	2205      	movs	r2, #5
    4f6c:	e7eb      	b.n	4f46 <_usb_d_dev_ep_enable+0x276>
    4f6e:	2204      	movs	r2, #4
    4f70:	e7e9      	b.n	4f46 <_usb_d_dev_ep_enable+0x276>
    4f72:	2203      	movs	r2, #3
    4f74:	e7e7      	b.n	4f46 <_usb_d_dev_ep_enable+0x276>
    4f76:	2202      	movs	r2, #2
    4f78:	e7e5      	b.n	4f46 <_usb_d_dev_ep_enable+0x276>
		return -USB_ERR_PARAM;
    4f7a:	f06f 0011 	mvn.w	r0, #17
    4f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f80:	f06f 0011 	mvn.w	r0, #17
    4f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4f86:	f06f 0013 	mvn.w	r0, #19
    4f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4f8c:	f06f 0013 	mvn.w	r0, #19
    4f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4f92:	f06f 0013 	mvn.w	r0, #19
}
    4f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f98:	200005e4 	.word	0x200005e4
    4f9c:	0fffc000 	.word	0x0fffc000

00004fa0 <_usb_d_dev_ep_stall>:
{
    4fa0:	b470      	push	{r4, r5, r6}
    4fa2:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    4fa4:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4fa6:	f010 000f 	ands.w	r0, r0, #15
    4faa:	d005      	beq.n	4fb8 <_usb_d_dev_ep_stall+0x18>
    4fac:	2b00      	cmp	r3, #0
    4fae:	db01      	blt.n	4fb4 <_usb_d_dev_ep_stall+0x14>
    4fb0:	4603      	mov	r3, r0
    4fb2:	e002      	b.n	4fba <_usb_d_dev_ep_stall+0x1a>
    4fb4:	1c83      	adds	r3, r0, #2
    4fb6:	e000      	b.n	4fba <_usb_d_dev_ep_stall+0x1a>
    4fb8:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    4fba:	461e      	mov	r6, r3
    4fbc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4fc0:	009a      	lsls	r2, r3, #2
    4fc2:	3210      	adds	r2, #16
    4fc4:	4d46      	ldr	r5, [pc, #280]	; (50e0 <_usb_d_dev_ep_stall+0x140>)
    4fc6:	442a      	add	r2, r5
    4fc8:	3204      	adds	r2, #4
	if (epn > CONF_USB_D_MAX_EP_N) {
    4fca:	2802      	cmp	r0, #2
    4fcc:	f200 8084 	bhi.w	50d8 <_usb_d_dev_ep_stall+0x138>
	if (USB_EP_STALL_SET == ctrl) {
    4fd0:	2901      	cmp	r1, #1
    4fd2:	d018      	beq.n	5006 <_usb_d_dev_ep_stall+0x66>
	} else if (USB_EP_STALL_CLR == ctrl) {
    4fd4:	2900      	cmp	r1, #0
    4fd6:	d03d      	beq.n	5054 <_usb_d_dev_ep_stall+0xb4>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4fd8:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    4fdc:	009a      	lsls	r2, r3, #2
    4fde:	4b41      	ldr	r3, [pc, #260]	; (50e4 <_usb_d_dev_ep_stall+0x144>)
    4fe0:	4413      	add	r3, r2
    4fe2:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4fe6:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    4fea:	3308      	adds	r3, #8
    4fec:	015b      	lsls	r3, r3, #5
    4fee:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4ff2:	799a      	ldrb	r2, [r3, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    4ff4:	2310      	movs	r3, #16
    4ff6:	fa03 f404 	lsl.w	r4, r3, r4
    4ffa:	4222      	tst	r2, r4
    4ffc:	bf14      	ite	ne
    4ffe:	2001      	movne	r0, #1
    5000:	2000      	moveq	r0, #0
}
    5002:	bc70      	pop	{r4, r5, r6}
    5004:	4770      	bx	lr
	uint8_t epn = USB_EP_GET_N(ept->ep);
    5006:	f1a5 0160 	sub.w	r1, r5, #96	; 0x60
    500a:	00b3      	lsls	r3, r6, #2
    500c:	1998      	adds	r0, r3, r6
    500e:	0082      	lsls	r2, r0, #2
    5010:	440a      	add	r2, r1
    5012:	f892 2086 	ldrb.w	r2, [r2, #134]	; 0x86
    5016:	f002 020f 	and.w	r2, r2, #15
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    501a:	2510      	movs	r5, #16
    501c:	40a5      	lsls	r5, r4
    501e:	b2ed      	uxtb	r5, r5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    5020:	f102 0008 	add.w	r0, r2, #8
    5024:	0140      	lsls	r0, r0, #5
    5026:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    502a:	7145      	strb	r5, [r0, #5]
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    502c:	2020      	movs	r0, #32
    502e:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    5032:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    5034:	0152      	lsls	r2, r2, #5
    5036:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    503a:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    503e:	441e      	add	r6, r3
    5040:	00b3      	lsls	r3, r6, #2
    5042:	440b      	add	r3, r1
    5044:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    5048:	f042 0208 	orr.w	r2, r2, #8
    504c:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    5050:	2000      	movs	r0, #0
    5052:	e7d6      	b.n	5002 <_usb_d_dev_ep_stall+0x62>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    5054:	7c93      	ldrb	r3, [r2, #18]
    5056:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    505a:	f103 0108 	add.w	r1, r3, #8
    505e:	0149      	lsls	r1, r1, #5
    5060:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    5064:	7988      	ldrb	r0, [r1, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    5066:	2110      	movs	r1, #16
    5068:	40a1      	lsls	r1, r4
	if (!is_stalled) {
    506a:	4208      	tst	r0, r1
    506c:	d025      	beq.n	50ba <_usb_d_dev_ep_stall+0x11a>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    506e:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    5070:	f103 0008 	add.w	r0, r3, #8
    5074:	0140      	lsls	r0, r0, #5
    5076:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    507a:	7101      	strb	r1, [r0, #4]
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    507c:	2120      	movs	r1, #32
    507e:	40a1      	lsls	r1, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    5080:	b2ce      	uxtb	r6, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    5082:	015d      	lsls	r5, r3, #5
    5084:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    5088:	f885 6108 	strb.w	r6, [r5, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    508c:	79c0      	ldrb	r0, [r0, #7]
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    508e:	4208      	tst	r0, r1
    5090:	d00a      	beq.n	50a8 <_usb_d_dev_ep_stall+0x108>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    5092:	f103 0108 	add.w	r1, r3, #8
    5096:	0149      	lsls	r1, r1, #5
    5098:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    509c:	71ce      	strb	r6, [r1, #7]
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    509e:	2001      	movs	r0, #1
    50a0:	fa00 f404 	lsl.w	r4, r0, r4
    50a4:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    50a6:	710c      	strb	r4, [r1, #4]
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    50a8:	7cd1      	ldrb	r1, [r2, #19]
    50aa:	f001 0107 	and.w	r1, r1, #7
    50ae:	2901      	cmp	r1, #1
    50b0:	d005      	beq.n	50be <_usb_d_dev_ep_stall+0x11e>
		ept->flags.bits.is_stalled = 0;
    50b2:	7cd3      	ldrb	r3, [r2, #19]
    50b4:	f36f 03c3 	bfc	r3, #3, #1
    50b8:	74d3      	strb	r3, [r2, #19]
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    50ba:	2000      	movs	r0, #0
    50bc:	e7a1      	b.n	5002 <_usb_d_dev_ep_stall+0x62>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    50be:	3308      	adds	r3, #8
    50c0:	015b      	lsls	r3, r3, #5
    50c2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    50c6:	799b      	ldrb	r3, [r3, #6]
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    50c8:	f013 0f30 	tst.w	r3, #48	; 0x30
    50cc:	d1f5      	bne.n	50ba <_usb_d_dev_ep_stall+0x11a>
			ept->flags.bits.is_stalled = 0;
    50ce:	7cd3      	ldrb	r3, [r2, #19]
    50d0:	f36f 03c3 	bfc	r3, #3, #1
    50d4:	74d3      	strb	r3, [r2, #19]
    50d6:	e7f0      	b.n	50ba <_usb_d_dev_ep_stall+0x11a>
		return -USB_ERR_PARAM;
    50d8:	f06f 0011 	mvn.w	r0, #17
    50dc:	e791      	b.n	5002 <_usb_d_dev_ep_stall+0x62>
    50de:	bf00      	nop
    50e0:	20000644 	.word	0x20000644
    50e4:	200005e4 	.word	0x200005e4

000050e8 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    50e8:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    50ea:	f000 000f 	and.w	r0, r0, #15
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    50ee:	4a1a      	ldr	r2, [pc, #104]	; (5158 <_usb_d_dev_ep_read_req+0x70>)
    50f0:	0143      	lsls	r3, r0, #5
    50f2:	18d4      	adds	r4, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    50f4:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    50f6:	6862      	ldr	r2, [r4, #4]
    50f8:	f3c2 020d 	ubfx	r2, r2, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    50fc:	2802      	cmp	r0, #2
    50fe:	d822      	bhi.n	5146 <_usb_d_dev_ep_read_req+0x5e>
    5100:	b321      	cbz	r1, 514c <_usb_d_dev_ep_read_req+0x64>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    5102:	f100 0308 	add.w	r3, r0, #8
    5106:	015b      	lsls	r3, r3, #5
    5108:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    510c:	781b      	ldrb	r3, [r3, #0]
    510e:	b2db      	uxtb	r3, r3
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    5110:	2b11      	cmp	r3, #17
    5112:	d11e      	bne.n	5152 <_usb_d_dev_ep_read_req+0x6a>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    5114:	f100 0308 	add.w	r3, r0, #8
    5118:	015b      	lsls	r3, r3, #5
    511a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    511e:	79db      	ldrb	r3, [r3, #7]
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    5120:	f013 0f10 	tst.w	r3, #16
    5124:	d102      	bne.n	512c <_usb_d_dev_ep_read_req+0x44>
		return ERR_NONE;
    5126:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    5128:	bc30      	pop	{r4, r5}
    512a:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    512c:	682c      	ldr	r4, [r5, #0]
    512e:	686b      	ldr	r3, [r5, #4]
    5130:	600c      	str	r4, [r1, #0]
    5132:	604b      	str	r3, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    5134:	f100 0308 	add.w	r3, r0, #8
    5138:	015b      	lsls	r3, r3, #5
    513a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    513e:	2110      	movs	r1, #16
    5140:	71d9      	strb	r1, [r3, #7]
	return bytes;
    5142:	4610      	mov	r0, r2
    5144:	e7f0      	b.n	5128 <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_PARAM;
    5146:	f06f 0011 	mvn.w	r0, #17
    514a:	e7ed      	b.n	5128 <_usb_d_dev_ep_read_req+0x40>
    514c:	f06f 0011 	mvn.w	r0, #17
    5150:	e7ea      	b.n	5128 <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_FUNC;
    5152:	f06f 0012 	mvn.w	r0, #18
    5156:	e7e7      	b.n	5128 <_usb_d_dev_ep_read_req+0x40>
    5158:	200005e4 	.word	0x200005e4

0000515c <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    515c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5160:	b085      	sub	sp, #20
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    5162:	7a03      	ldrb	r3, [r0, #8]
    5164:	fa4f f883 	sxtb.w	r8, r3
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    5168:	ea4f 79d8 	mov.w	r9, r8, lsr #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    516c:	f013 030f 	ands.w	r3, r3, #15
    5170:	d006      	beq.n	5180 <_usb_d_dev_ep_trans+0x24>
    5172:	f1b8 0f00 	cmp.w	r8, #0
    5176:	db01      	blt.n	517c <_usb_d_dev_ep_trans+0x20>
    5178:	461d      	mov	r5, r3
    517a:	e002      	b.n	5182 <_usb_d_dev_ep_trans+0x26>
    517c:	1c9d      	adds	r5, r3, #2
    517e:	e000      	b.n	5182 <_usb_d_dev_ep_trans+0x26>
    5180:	461d      	mov	r5, r3
	return &dev_inst.ep[ep_index];
    5182:	462c      	mov	r4, r5
    5184:	495c      	ldr	r1, [pc, #368]	; (52f8 <_usb_d_dev_ep_trans+0x19c>)
    5186:	f101 0660 	add.w	r6, r1, #96	; 0x60
    518a:	00aa      	lsls	r2, r5, #2
    518c:	1957      	adds	r7, r2, r5
    518e:	ea4f 0e87 	mov.w	lr, r7, lsl #2
    5192:	f10e 0e10 	add.w	lr, lr, #16
    5196:	44b6      	add	lr, r6
    5198:	f10e 0604 	add.w	r6, lr, #4
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    519c:	00bd      	lsls	r5, r7, #2
    519e:	4429      	add	r1, r5
    51a0:	f8b1 2084 	ldrh.w	r2, [r1, #132]	; 0x84
    51a4:	f240 31ff 	movw	r1, #1023	; 0x3ff
    51a8:	428a      	cmp	r2, r1
    51aa:	d03d      	beq.n	5228 <_usb_d_dev_ep_trans+0xcc>
    51ac:	1e55      	subs	r5, r2, #1
    51ae:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    51b0:	6841      	ldr	r1, [r0, #4]
    51b2:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    51b4:	2b02      	cmp	r3, #2
    51b6:	f200 8095 	bhi.w	52e4 <_usb_d_dev_ep_trans+0x188>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    51ba:	6803      	ldr	r3, [r0, #0]
    51bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    51c0:	d30c      	bcc.n	51dc <_usb_d_dev_ep_trans+0x80>
    51c2:	eb01 0e03 	add.w	lr, r1, r3
    51c6:	4f4d      	ldr	r7, [pc, #308]	; (52fc <_usb_d_dev_ep_trans+0x1a0>)
    51c8:	45be      	cmp	lr, r7
    51ca:	d807      	bhi.n	51dc <_usb_d_dev_ep_trans+0x80>
    51cc:	f013 0f03 	tst.w	r3, #3
    51d0:	d104      	bne.n	51dc <_usb_d_dev_ep_trans+0x80>
	    || (!dir && (trans->size < ept->size))) {
    51d2:	f1b8 0f00 	cmp.w	r8, #0
    51d6:	db29      	blt.n	522c <_usb_d_dev_ep_trans+0xd0>
    51d8:	4291      	cmp	r1, r2
    51da:	d22a      	bcs.n	5232 <_usb_d_dev_ep_trans+0xd6>
		if (!ept->cache) {
    51dc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    51e0:	009a      	lsls	r2, r3, #2
    51e2:	4b45      	ldr	r3, [pc, #276]	; (52f8 <_usb_d_dev_ep_trans+0x19c>)
    51e4:	4413      	add	r3, r2
    51e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    51ea:	2b00      	cmp	r3, #0
    51ec:	d07d      	beq.n	52ea <_usb_d_dev_ep_trans+0x18e>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
    51ee:	f04f 0a01 	mov.w	sl, #1
	}
	if (!dir && size_n_aligned) {
    51f2:	f1b8 0f00 	cmp.w	r8, #0
    51f6:	db09      	blt.n	520c <_usb_d_dev_ep_trans+0xb0>
    51f8:	b145      	cbz	r5, 520c <_usb_d_dev_ep_trans+0xb0>
		if (!ept->cache) {
    51fa:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    51fe:	009a      	lsls	r2, r3, #2
    5200:	4b3d      	ldr	r3, [pc, #244]	; (52f8 <_usb_d_dev_ep_trans+0x19c>)
    5202:	4413      	add	r3, r2
    5204:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    5208:	2b00      	cmp	r3, #0
    520a:	d071      	beq.n	52f0 <_usb_d_dev_ep_trans+0x194>
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    520c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5210:	009a      	lsls	r2, r3, #2
    5212:	4b39      	ldr	r3, [pc, #228]	; (52f8 <_usb_d_dev_ep_trans+0x19c>)
    5214:	4413      	add	r3, r2
    5216:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    521a:	f013 0f08 	tst.w	r3, #8
    521e:	d00b      	beq.n	5238 <_usb_d_dev_ep_trans+0xdc>
		return USB_HALTED;
    5220:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    5222:	b005      	add	sp, #20
    5224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    5228:	4615      	mov	r5, r2
    522a:	e7c1      	b.n	51b0 <_usb_d_dev_ep_trans+0x54>
	bool use_cache = false;
    522c:	f04f 0a00 	mov.w	sl, #0
    5230:	e7df      	b.n	51f2 <_usb_d_dev_ep_trans+0x96>
    5232:	f04f 0a00 	mov.w	sl, #0
    5236:	e7dc      	b.n	51f2 <_usb_d_dev_ep_trans+0x96>
    5238:	4607      	mov	r7, r0
	atomic_enter_critical(&flags);
    523a:	a803      	add	r0, sp, #12
    523c:	4b30      	ldr	r3, [pc, #192]	; (5300 <_usb_d_dev_ep_trans+0x1a4>)
    523e:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    5240:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5244:	009a      	lsls	r2, r3, #2
    5246:	4b2c      	ldr	r3, [pc, #176]	; (52f8 <_usb_d_dev_ep_trans+0x19c>)
    5248:	4413      	add	r3, r2
    524a:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    524e:	f013 0f40 	tst.w	r3, #64	; 0x40
    5252:	d125      	bne.n	52a0 <_usb_d_dev_ep_trans+0x144>
	ept->flags.bits.is_busy = 1;
    5254:	00a3      	lsls	r3, r4, #2
    5256:	4423      	add	r3, r4
    5258:	009a      	lsls	r2, r3, #2
    525a:	4b27      	ldr	r3, [pc, #156]	; (52f8 <_usb_d_dev_ep_trans+0x19c>)
    525c:	eb03 0b02 	add.w	fp, r3, r2
    5260:	f10b 0380 	add.w	r3, fp, #128	; 0x80
    5264:	4619      	mov	r1, r3
    5266:	79db      	ldrb	r3, [r3, #7]
    5268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    526c:	9101      	str	r1, [sp, #4]
    526e:	71cb      	strb	r3, [r1, #7]
	atomic_leave_critical(&flags);
    5270:	a803      	add	r0, sp, #12
    5272:	4b24      	ldr	r3, [pc, #144]	; (5304 <_usb_d_dev_ep_trans+0x1a8>)
    5274:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    5276:	683b      	ldr	r3, [r7, #0]
    5278:	f8cb 3074 	str.w	r3, [fp, #116]	; 0x74
	ept->trans_size  = trans->size;
    527c:	687b      	ldr	r3, [r7, #4]
    527e:	f8cb 3078 	str.w	r3, [fp, #120]	; 0x78
	ept->trans_count = 0;
    5282:	2300      	movs	r3, #0
    5284:	f8cb 307c 	str.w	r3, [fp, #124]	; 0x7c
	ept->flags.bits.dir       = dir;
    5288:	9901      	ldr	r1, [sp, #4]
    528a:	79cb      	ldrb	r3, [r1, #7]
    528c:	f369 13c7 	bfi	r3, r9, #7, #1
	ept->flags.bits.use_cache = use_cache;
    5290:	f36a 1345 	bfi	r3, sl, #5, #1
    5294:	71cb      	strb	r3, [r1, #7]
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    5296:	7a7b      	ldrb	r3, [r7, #9]
    5298:	b13b      	cbz	r3, 52aa <_usb_d_dev_ep_trans+0x14e>
    529a:	b1dd      	cbz	r5, 52d4 <_usb_d_dev_ep_trans+0x178>
    529c:	2100      	movs	r1, #0
    529e:	e005      	b.n	52ac <_usb_d_dev_ep_trans+0x150>
		atomic_leave_critical(&flags);
    52a0:	a803      	add	r0, sp, #12
    52a2:	4b18      	ldr	r3, [pc, #96]	; (5304 <_usb_d_dev_ep_trans+0x1a8>)
    52a4:	4798      	blx	r3
		return USB_BUSY;
    52a6:	2001      	movs	r0, #1
    52a8:	e7bb      	b.n	5222 <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    52aa:	2100      	movs	r1, #0
    52ac:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    52b0:	00a2      	lsls	r2, r4, #2
    52b2:	4b11      	ldr	r3, [pc, #68]	; (52f8 <_usb_d_dev_ep_trans+0x19c>)
    52b4:	4413      	add	r3, r2
    52b6:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    52ba:	f361 1204 	bfi	r2, r1, #4, #1
    52be:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
	if (dir) {
    52c2:	f1b8 0f00 	cmp.w	r8, #0
    52c6:	db07      	blt.n	52d8 <_usb_d_dev_ep_trans+0x17c>
		_usb_d_dev_out_next(ept, false);
    52c8:	2100      	movs	r1, #0
    52ca:	4630      	mov	r0, r6
    52cc:	4b0e      	ldr	r3, [pc, #56]	; (5308 <_usb_d_dev_ep_trans+0x1ac>)
    52ce:	4798      	blx	r3
	return ERR_NONE;
    52d0:	2000      	movs	r0, #0
    52d2:	e7a6      	b.n	5222 <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    52d4:	2101      	movs	r1, #1
    52d6:	e7e9      	b.n	52ac <_usb_d_dev_ep_trans+0x150>
		_usb_d_dev_in_next(ept, false);
    52d8:	2100      	movs	r1, #0
    52da:	4630      	mov	r0, r6
    52dc:	4b0b      	ldr	r3, [pc, #44]	; (530c <_usb_d_dev_ep_trans+0x1b0>)
    52de:	4798      	blx	r3
	return ERR_NONE;
    52e0:	2000      	movs	r0, #0
    52e2:	e79e      	b.n	5222 <_usb_d_dev_ep_trans+0xc6>
		return -USB_ERR_PARAM;
    52e4:	f06f 0011 	mvn.w	r0, #17
    52e8:	e79b      	b.n	5222 <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_FUNC;
    52ea:	f06f 0012 	mvn.w	r0, #18
    52ee:	e798      	b.n	5222 <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_PARAM;
    52f0:	f06f 0011 	mvn.w	r0, #17
    52f4:	e795      	b.n	5222 <_usb_d_dev_ep_trans+0xc6>
    52f6:	bf00      	nop
    52f8:	200005e4 	.word	0x200005e4
    52fc:	20041fff 	.word	0x20041fff
    5300:	00000f31 	.word	0x00000f31
    5304:	00000f3f 	.word	0x00000f3f
    5308:	00004541 	.word	0x00004541
    530c:	000043dd 	.word	0x000043dd

00005310 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5310:	460b      	mov	r3, r1
    5312:	b129      	cbz	r1, 5320 <_usb_d_dev_register_callback+0x10>
	if (type == USB_D_CB_EVENT) {
    5314:	2801      	cmp	r0, #1
    5316:	d005      	beq.n	5324 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    5318:	b908      	cbnz	r0, 531e <_usb_d_dev_register_callback+0xe>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    531a:	4a04      	ldr	r2, [pc, #16]	; (532c <_usb_d_dev_register_callback+0x1c>)
    531c:	6613      	str	r3, [r2, #96]	; 0x60
    531e:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5320:	4b03      	ldr	r3, [pc, #12]	; (5330 <_usb_d_dev_register_callback+0x20>)
    5322:	e7f7      	b.n	5314 <_usb_d_dev_register_callback+0x4>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    5324:	4a01      	ldr	r2, [pc, #4]	; (532c <_usb_d_dev_register_callback+0x1c>)
    5326:	6653      	str	r3, [r2, #100]	; 0x64
    5328:	4770      	bx	lr
    532a:	bf00      	nop
    532c:	200005e4 	.word	0x200005e4
    5330:	000040c5 	.word	0x000040c5

00005334 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5334:	460b      	mov	r3, r1
    5336:	b129      	cbz	r1, 5344 <_usb_d_dev_register_ep_callback+0x10>
	if (type == USB_D_DEV_EP_CB_SETUP) {
    5338:	b130      	cbz	r0, 5348 <_usb_d_dev_register_ep_callback+0x14>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    533a:	2801      	cmp	r0, #1
    533c:	d007      	beq.n	534e <_usb_d_dev_register_ep_callback+0x1a>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    533e:	2802      	cmp	r0, #2
    5340:	d008      	beq.n	5354 <_usb_d_dev_register_ep_callback+0x20>
    5342:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    5344:	4b05      	ldr	r3, [pc, #20]	; (535c <_usb_d_dev_register_ep_callback+0x28>)
    5346:	e7f7      	b.n	5338 <_usb_d_dev_register_ep_callback+0x4>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    5348:	4a05      	ldr	r2, [pc, #20]	; (5360 <_usb_d_dev_register_ep_callback+0x2c>)
    534a:	6693      	str	r3, [r2, #104]	; 0x68
    534c:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    534e:	4a04      	ldr	r2, [pc, #16]	; (5360 <_usb_d_dev_register_ep_callback+0x2c>)
    5350:	66d3      	str	r3, [r2, #108]	; 0x6c
    5352:	4770      	bx	lr
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    5354:	4a02      	ldr	r2, [pc, #8]	; (5360 <_usb_d_dev_register_ep_callback+0x2c>)
    5356:	6713      	str	r3, [r2, #112]	; 0x70
	}
}
    5358:	e7f3      	b.n	5342 <_usb_d_dev_register_ep_callback+0xe>
    535a:	bf00      	nop
    535c:	000040c5 	.word	0x000040c5
    5360:	200005e4 	.word	0x200005e4

00005364 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    5364:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    5366:	4b01      	ldr	r3, [pc, #4]	; (536c <USB_0_Handler+0x8>)
    5368:	4798      	blx	r3
    536a:	bd08      	pop	{r3, pc}
    536c:	00004701 	.word	0x00004701

00005370 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    5370:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    5372:	4b01      	ldr	r3, [pc, #4]	; (5378 <USB_1_Handler+0x8>)
    5374:	4798      	blx	r3
    5376:	bd08      	pop	{r3, pc}
    5378:	00004701 	.word	0x00004701

0000537c <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    537c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    537e:	4b01      	ldr	r3, [pc, #4]	; (5384 <USB_2_Handler+0x8>)
    5380:	4798      	blx	r3
    5382:	bd08      	pop	{r3, pc}
    5384:	00004701 	.word	0x00004701

00005388 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    5388:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    538a:	4b01      	ldr	r3, [pc, #4]	; (5390 <USB_3_Handler+0x8>)
    538c:	4798      	blx	r3
    538e:	bd08      	pop	{r3, pc}
    5390:	00004701 	.word	0x00004701

00005394 <IMU_writeRegister>:
	return;
}

/*---------------------------------------------------------------------------*/
void IMU_writeRegister(uint8_t reg_add, uint8_t reg_val)
{
    5394:	b530      	push	{r4, r5, lr}
    5396:	b083      	sub	sp, #12
    5398:	4605      	mov	r5, r0
    539a:	460c      	mov	r4, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    539c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    53a0:	2118      	movs	r1, #24
    53a2:	4807      	ldr	r0, [pc, #28]	; (53c0 <IMU_writeRegister+0x2c>)
    53a4:	4b07      	ldr	r3, [pc, #28]	; (53c4 <IMU_writeRegister+0x30>)
    53a6:	4798      	blx	r3
	uint8_t buff[2] = { reg_add , reg_val};
    53a8:	f88d 5004 	strb.w	r5, [sp, #4]
    53ac:	f88d 4005 	strb.w	r4, [sp, #5]
	io_write( i2c_io , buff, 2 );
    53b0:	2202      	movs	r2, #2
    53b2:	a901      	add	r1, sp, #4
    53b4:	4b04      	ldr	r3, [pc, #16]	; (53c8 <IMU_writeRegister+0x34>)
    53b6:	6818      	ldr	r0, [r3, #0]
    53b8:	4b04      	ldr	r3, [pc, #16]	; (53cc <IMU_writeRegister+0x38>)
    53ba:	4798      	blx	r3
	
	//uint8_t buff[1] = {reg_val};
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	
	return;
}
    53bc:	b003      	add	sp, #12
    53be:	bd30      	pop	{r4, r5, pc}
    53c0:	20001874 	.word	0x20001874
    53c4:	000017f9 	.word	0x000017f9
    53c8:	200007cc 	.word	0x200007cc
    53cc:	00001861 	.word	0x00001861

000053d0 <IMU_readRegister>:

/*---------------------------------------------------------------------------*/
uint8_t IMU_readRegister(uint8_t reg_add)
{
    53d0:	b530      	push	{r4, r5, lr}
    53d2:	b083      	sub	sp, #12
    53d4:	4605      	mov	r5, r0
	uint8_t buff;
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    53d6:	4c09      	ldr	r4, [pc, #36]	; (53fc <IMU_readRegister+0x2c>)
    53d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
    53dc:	2118      	movs	r1, #24
    53de:	4620      	mov	r0, r4
    53e0:	4b07      	ldr	r3, [pc, #28]	; (5400 <IMU_readRegister+0x30>)
    53e2:	4798      	blx	r3
	i2c_m_sync_cmd_read(&I2C_0, reg_add, &buff, 1);
    53e4:	2301      	movs	r3, #1
    53e6:	f10d 0207 	add.w	r2, sp, #7
    53ea:	4629      	mov	r1, r5
    53ec:	4620      	mov	r0, r4
    53ee:	4c05      	ldr	r4, [pc, #20]	; (5404 <IMU_readRegister+0x34>)
    53f0:	47a0      	blx	r4
	
	return buff;
}
    53f2:	f89d 0007 	ldrb.w	r0, [sp, #7]
    53f6:	b003      	add	sp, #12
    53f8:	bd30      	pop	{r4, r5, pc}
    53fa:	bf00      	nop
    53fc:	20001874 	.word	0x20001874
    5400:	000017f9 	.word	0x000017f9
    5404:	00001809 	.word	0x00001809

00005408 <IMU_init>:
{
    5408:	b538      	push	{r3, r4, r5, lr}
	i2c_m_sync_get_io_descriptor(&I2C_0, &i2c_io);
    540a:	4c19      	ldr	r4, [pc, #100]	; (5470 <IMU_init+0x68>)
    540c:	4919      	ldr	r1, [pc, #100]	; (5474 <IMU_init+0x6c>)
    540e:	4620      	mov	r0, r4
    5410:	4b19      	ldr	r3, [pc, #100]	; (5478 <IMU_init+0x70>)
    5412:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    5414:	4620      	mov	r0, r4
    5416:	4b19      	ldr	r3, [pc, #100]	; (547c <IMU_init+0x74>)
    5418:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    541a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    541e:	2118      	movs	r1, #24
    5420:	4620      	mov	r0, r4
    5422:	4b17      	ldr	r3, [pc, #92]	; (5480 <IMU_init+0x78>)
    5424:	4798      	blx	r3
	IMU_writeRegister(0x24, 0x80);	// reboot memory
    5426:	2180      	movs	r1, #128	; 0x80
    5428:	2024      	movs	r0, #36	; 0x24
    542a:	4c16      	ldr	r4, [pc, #88]	; (5484 <IMU_init+0x7c>)
    542c:	47a0      	blx	r4
	delay_ms(10);
    542e:	200a      	movs	r0, #10
    5430:	4d15      	ldr	r5, [pc, #84]	; (5488 <IMU_init+0x80>)
    5432:	47a8      	blx	r5
	IMU_writeRegister(0x20, 0x5F);	// 100 Hz - Low power mode - X Y Z enabled
    5434:	215f      	movs	r1, #95	; 0x5f
    5436:	2020      	movs	r0, #32
    5438:	47a0      	blx	r4
	IMU_writeRegister(0x21, 0x09);	// High pass filter on INT1 activity
    543a:	2109      	movs	r1, #9
    543c:	2021      	movs	r0, #33	; 0x21
    543e:	47a0      	blx	r4
	IMU_writeRegister(0x22, 0x40);	// IA1 interrupt on pin INT1
    5440:	2140      	movs	r1, #64	; 0x40
    5442:	2022      	movs	r0, #34	; 0x22
    5444:	47a0      	blx	r4
	IMU_writeRegister(0x23, 0x00);	// FS = +-2g
    5446:	2100      	movs	r1, #0
    5448:	2023      	movs	r0, #35	; 0x23
    544a:	47a0      	blx	r4
	IMU_writeRegister(0x24, 0x08);	// INT1 latched
    544c:	2108      	movs	r1, #8
    544e:	2024      	movs	r0, #36	; 0x24
    5450:	47a0      	blx	r4
	IMU_writeRegister(0x32, 0x10);	// INT1 Threshold: 1b = 16mg, 0x64 = 1.6 g
    5452:	2110      	movs	r1, #16
    5454:	2032      	movs	r0, #50	; 0x32
    5456:	47a0      	blx	r4
	IMU_writeRegister(0x33, 0x00);	// INT1 Duration: 1b = 1/ODR, 0x01 = 0.1 s (irrelevant bc latch)
    5458:	2100      	movs	r1, #0
    545a:	2033      	movs	r0, #51	; 0x33
    545c:	47a0      	blx	r4
	IMU_readRegister(0x26);			// read to set Reference
    545e:	2026      	movs	r0, #38	; 0x26
    5460:	4b0a      	ldr	r3, [pc, #40]	; (548c <IMU_init+0x84>)
    5462:	4798      	blx	r3
	IMU_writeRegister(0x30, 0x2a);	// INT1 X Y Z high enable
    5464:	212a      	movs	r1, #42	; 0x2a
    5466:	2030      	movs	r0, #48	; 0x30
    5468:	47a0      	blx	r4
	delay_ms(10);
    546a:	200a      	movs	r0, #10
    546c:	47a8      	blx	r5
}
    546e:	bd38      	pop	{r3, r4, r5, pc}
    5470:	20001874 	.word	0x20001874
    5474:	200007cc 	.word	0x200007cc
    5478:	00001859 	.word	0x00001859
    547c:	000017ed 	.word	0x000017ed
    5480:	000017f9 	.word	0x000017f9
    5484:	00005395 	.word	0x00005395
    5488:	00001659 	.word	0x00001659
    548c:	000053d1 	.word	0x000053d1

00005490 <MCU_low_power_mode>:


/* Funciones para entrar y salir de modo bajo consumo */

void MCU_low_power_mode(void )
{
    5490:	b538      	push	{r3, r4, r5, lr}
	//IMU_readRegister(0x31);
	
	#if USB_DEBUG
		usbdc_detach();
    5492:	4b0f      	ldr	r3, [pc, #60]	; (54d0 <MCU_low_power_mode+0x40>)
    5494:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5496:	4c0f      	ldr	r4, [pc, #60]	; (54d4 <MCU_low_power_mode+0x44>)
    5498:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    549c:	61a3      	str	r3, [r4, #24]
    549e:	f44f 2500 	mov.w	r5, #524288	; 0x80000
    54a2:	61a5      	str	r5, [r4, #24]
    54a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    54a8:	61a3      	str	r3, [r4, #24]
	
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	ble_send("AT+SLEEP");
    54aa:	480b      	ldr	r0, [pc, #44]	; (54d8 <MCU_low_power_mode+0x48>)
    54ac:	4b0b      	ldr	r3, [pc, #44]	; (54dc <MCU_low_power_mode+0x4c>)
    54ae:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    54b0:	2380      	movs	r3, #128	; 0x80
    54b2:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
	
	//simcom_send("AT+CPOF");	// Apaga completamente el simcom
	gpio_set_pin_level(GPRS_PEN, false);		// Alimentacion a antena gps
	
	spi_write_reg(0x0F,0x27);	// Sleep mode en chip SPI-CAN
    54b6:	2127      	movs	r1, #39	; 0x27
    54b8:	200f      	movs	r0, #15
    54ba:	4b09      	ldr	r3, [pc, #36]	; (54e0 <MCU_low_power_mode+0x50>)
    54bc:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    54be:	61a5      	str	r5, [r4, #24]
	//	gpio_set_pin_level(LED1, false);
	//	delay_ms(100);
	//}
	gpio_set_pin_level(LED1, true);
	//ext_irq_enable(INT_ACC);
	delay_ms(20);
    54c0:	2014      	movs	r0, #20
    54c2:	4b08      	ldr	r3, [pc, #32]	; (54e4 <MCU_low_power_mode+0x54>)
    54c4:	4798      	blx	r3
	sleep(4); // 2:Idle 4:Standby 5:Hibernate 6:Backup 7:Off
    54c6:	2004      	movs	r0, #4
    54c8:	4b07      	ldr	r3, [pc, #28]	; (54e8 <MCU_low_power_mode+0x58>)
    54ca:	4798      	blx	r3
    54cc:	bd38      	pop	{r3, r4, r5, pc}
    54ce:	bf00      	nop
    54d0:	00006be1 	.word	0x00006be1
    54d4:	41008000 	.word	0x41008000
    54d8:	00007320 	.word	0x00007320
    54dc:	00000339 	.word	0x00000339
    54e0:	00006015 	.word	0x00006015
    54e4:	00001659 	.word	0x00001659
    54e8:	000018c9 	.word	0x000018c9

000054ec <SPI_0_test>:
 */
static uint8_t test_SPI_0[2] = {0x03, 0x0F};


void SPI_0_test(void)
{
    54ec:	b570      	push	{r4, r5, r6, lr}
    54ee:	b084      	sub	sp, #16
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    54f0:	4c1b      	ldr	r4, [pc, #108]	; (5560 <SPI_0_test+0x74>)
    54f2:	a903      	add	r1, sp, #12
    54f4:	4620      	mov	r0, r4
    54f6:	4b1b      	ldr	r3, [pc, #108]	; (5564 <SPI_0_test+0x78>)
    54f8:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    54fa:	4620      	mov	r0, r4
    54fc:	4b1a      	ldr	r3, [pc, #104]	; (5568 <SPI_0_test+0x7c>)
    54fe:	4798      	blx	r3
	
	char buffer[1] = {0};
    5500:	2300      	movs	r3, #0
    5502:	f88d 3008 	strb.w	r3, [sp, #8]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5506:	4c19      	ldr	r4, [pc, #100]	; (556c <SPI_0_test+0x80>)
    5508:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    550c:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_0, 2);
    550e:	2202      	movs	r2, #2
    5510:	4917      	ldr	r1, [pc, #92]	; (5570 <SPI_0_test+0x84>)
    5512:	9803      	ldr	r0, [sp, #12]
    5514:	4b17      	ldr	r3, [pc, #92]	; (5574 <SPI_0_test+0x88>)
    5516:	4798      	blx	r3
	io_read(io, buffer, 1);
    5518:	2201      	movs	r2, #1
    551a:	a902      	add	r1, sp, #8
    551c:	9803      	ldr	r0, [sp, #12]
    551e:	4b16      	ldr	r3, [pc, #88]	; (5578 <SPI_0_test+0x8c>)
    5520:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5522:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    5524:	f89d 3008 	ldrb.w	r3, [sp, #8]
    5528:	2b87      	cmp	r3, #135	; 0x87
    552a:	d017      	beq.n	555c <SPI_0_test+0x70>
    552c:	236e      	movs	r3, #110	; 0x6e
    552e:	ac04      	add	r4, sp, #16
    5530:	f804 3d09 	strb.w	r3, [r4, #-9]!
	usb_serial_write("Received: ", strlen("Received: "));
    5534:	210a      	movs	r1, #10
    5536:	4811      	ldr	r0, [pc, #68]	; (557c <SPI_0_test+0x90>)
    5538:	4d11      	ldr	r5, [pc, #68]	; (5580 <SPI_0_test+0x94>)
    553a:	47a8      	blx	r5
	delay_ms(10);
    553c:	200a      	movs	r0, #10
    553e:	4e11      	ldr	r6, [pc, #68]	; (5584 <SPI_0_test+0x98>)
    5540:	47b0      	blx	r6
	usb_serial_write(&is87, strlen(&is87));
    5542:	4620      	mov	r0, r4
    5544:	4b10      	ldr	r3, [pc, #64]	; (5588 <SPI_0_test+0x9c>)
    5546:	4798      	blx	r3
    5548:	b281      	uxth	r1, r0
    554a:	4620      	mov	r0, r4
    554c:	47a8      	blx	r5
	delay_ms(10);
    554e:	200a      	movs	r0, #10
    5550:	47b0      	blx	r6
	usb_serial_write("\n", strlen("\n"));
    5552:	2101      	movs	r1, #1
    5554:	480d      	ldr	r0, [pc, #52]	; (558c <SPI_0_test+0xa0>)
    5556:	47a8      	blx	r5
}
    5558:	b004      	add	sp, #16
    555a:	bd70      	pop	{r4, r5, r6, pc}
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    555c:	2379      	movs	r3, #121	; 0x79
    555e:	e7e6      	b.n	552e <SPI_0_test+0x42>
    5560:	200017bc 	.word	0x200017bc
    5564:	00001a21 	.word	0x00001a21
    5568:	0000193d 	.word	0x0000193d
    556c:	41008000 	.word	0x41008000
    5570:	20000014 	.word	0x20000014
    5574:	00001861 	.word	0x00001861
    5578:	00001895 	.word	0x00001895
    557c:	00007334 	.word	0x00007334
    5580:	00006f31 	.word	0x00006f31
    5584:	00001659 	.word	0x00001659
    5588:	00007001 	.word	0x00007001
    558c:	00007830 	.word	0x00007830

00005590 <SPI_0_test1>:

static uint8_t test_SPI_1[3] = {0x02, 0x0F, 0x07};

void SPI_0_test1(void)
{
    5590:	b530      	push	{r4, r5, lr}
    5592:	b083      	sub	sp, #12
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    5594:	4c09      	ldr	r4, [pc, #36]	; (55bc <SPI_0_test1+0x2c>)
    5596:	a901      	add	r1, sp, #4
    5598:	4620      	mov	r0, r4
    559a:	4b09      	ldr	r3, [pc, #36]	; (55c0 <SPI_0_test1+0x30>)
    559c:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    559e:	4620      	mov	r0, r4
    55a0:	4b08      	ldr	r3, [pc, #32]	; (55c4 <SPI_0_test1+0x34>)
    55a2:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    55a4:	4c08      	ldr	r4, [pc, #32]	; (55c8 <SPI_0_test1+0x38>)
    55a6:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    55aa:	6165      	str	r5, [r4, #20]
	
	char buffer[1] = {0};
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_1, 3);
    55ac:	2203      	movs	r2, #3
    55ae:	4907      	ldr	r1, [pc, #28]	; (55cc <SPI_0_test1+0x3c>)
    55b0:	9801      	ldr	r0, [sp, #4]
    55b2:	4b07      	ldr	r3, [pc, #28]	; (55d0 <SPI_0_test1+0x40>)
    55b4:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    55b6:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    55b8:	b003      	add	sp, #12
    55ba:	bd30      	pop	{r4, r5, pc}
    55bc:	200017bc 	.word	0x200017bc
    55c0:	00001a21 	.word	0x00001a21
    55c4:	0000193d 	.word	0x0000193d
    55c8:	41008000 	.word	0x41008000
    55cc:	20000018 	.word	0x20000018
    55d0:	00001861 	.word	0x00001861

000055d4 <simcom_gprs_connect>:
 
 
 // Conectar GPRS
 uint8_t simcom_gprs_connect(void)
 {
    55d4:	b530      	push	{r4, r5, lr}
    55d6:	b091      	sub	sp, #68	; 0x44
	 char rec_buffer[64] = {0};
    55d8:	2240      	movs	r2, #64	; 0x40
    55da:	2100      	movs	r1, #0
    55dc:	4668      	mov	r0, sp
    55de:	4b2a      	ldr	r3, [pc, #168]	; (5688 <simcom_gprs_connect+0xb4>)
    55e0:	4798      	blx	r3
	 simcom_send_and_receive("ATE0\r", rec_buffer);	// Desactivar echo
    55e2:	4669      	mov	r1, sp
    55e4:	4829      	ldr	r0, [pc, #164]	; (568c <simcom_gprs_connect+0xb8>)
    55e6:	4d2a      	ldr	r5, [pc, #168]	; (5690 <simcom_gprs_connect+0xbc>)
    55e8:	47a8      	blx	r5
	 delay_ms(100);
    55ea:	2064      	movs	r0, #100	; 0x64
    55ec:	4c29      	ldr	r4, [pc, #164]	; (5694 <simcom_gprs_connect+0xc0>)
    55ee:	47a0      	blx	r4
	 simcom_send_and_receive("AT+CPIN?\r", rec_buffer);	// Check tarjeta SIM
    55f0:	4669      	mov	r1, sp
    55f2:	4829      	ldr	r0, [pc, #164]	; (5698 <simcom_gprs_connect+0xc4>)
    55f4:	47a8      	blx	r5
	 delay_ms(100);
    55f6:	2064      	movs	r0, #100	; 0x64
    55f8:	47a0      	blx	r4
	 usb_serial_write("Received: ", strlen("Received: "));
    55fa:	210a      	movs	r1, #10
    55fc:	4827      	ldr	r0, [pc, #156]	; (569c <simcom_gprs_connect+0xc8>)
    55fe:	4d28      	ldr	r5, [pc, #160]	; (56a0 <simcom_gprs_connect+0xcc>)
    5600:	47a8      	blx	r5
	 delay_ms(10);
    5602:	200a      	movs	r0, #10
    5604:	47a0      	blx	r4
	 usb_serial_write(rec_buffer, strlen(rec_buffer));
    5606:	4668      	mov	r0, sp
    5608:	4b26      	ldr	r3, [pc, #152]	; (56a4 <simcom_gprs_connect+0xd0>)
    560a:	4798      	blx	r3
    560c:	b281      	uxth	r1, r0
    560e:	4668      	mov	r0, sp
    5610:	47a8      	blx	r5
	 delay_ms(10);
    5612:	200a      	movs	r0, #10
    5614:	47a0      	blx	r4
	 usb_serial_write("\n", strlen("\n"));
    5616:	2101      	movs	r1, #1
    5618:	4823      	ldr	r0, [pc, #140]	; (56a8 <simcom_gprs_connect+0xd4>)
    561a:	47a8      	blx	r5
	 if (strncmp(rec_buffer, "\n+CPIN: READY", 12) != 0)
    561c:	220c      	movs	r2, #12
    561e:	4923      	ldr	r1, [pc, #140]	; (56ac <simcom_gprs_connect+0xd8>)
    5620:	4668      	mov	r0, sp
    5622:	4b23      	ldr	r3, [pc, #140]	; (56b0 <simcom_gprs_connect+0xdc>)
    5624:	4798      	blx	r3
    5626:	b110      	cbz	r0, 562e <simcom_gprs_connect+0x5a>
		return 1;
    5628:	2001      	movs	r0, #1
	delay_ms(100);
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
	delay_ms(100);
	
	return 0;
 }
    562a:	b011      	add	sp, #68	; 0x44
    562c:	bd30      	pop	{r4, r5, pc}
	usb_serial_write("PASSED", strlen("PASSED"));
    562e:	2106      	movs	r1, #6
    5630:	4820      	ldr	r0, [pc, #128]	; (56b4 <simcom_gprs_connect+0xe0>)
    5632:	47a8      	blx	r5
	simcom_send_and_receive("AT+CGREG?", rec_buffer);	// check the registration status of the device
    5634:	4669      	mov	r1, sp
    5636:	4820      	ldr	r0, [pc, #128]	; (56b8 <simcom_gprs_connect+0xe4>)
    5638:	4d15      	ldr	r5, [pc, #84]	; (5690 <simcom_gprs_connect+0xbc>)
    563a:	47a8      	blx	r5
	delay_ms(100);
    563c:	2064      	movs	r0, #100	; 0x64
    563e:	47a0      	blx	r4
	simcom_send_and_receive("AT+COPS?", rec_buffer);	// get the network information
    5640:	4669      	mov	r1, sp
    5642:	481e      	ldr	r0, [pc, #120]	; (56bc <simcom_gprs_connect+0xe8>)
    5644:	47a8      	blx	r5
	delay_ms(100);
    5646:	2064      	movs	r0, #100	; 0x64
    5648:	47a0      	blx	r4
	simcom_send_and_receive("AT+CSQ", rec_buffer);	// get the signal quality
    564a:	4669      	mov	r1, sp
    564c:	481c      	ldr	r0, [pc, #112]	; (56c0 <simcom_gprs_connect+0xec>)
    564e:	47a8      	blx	r5
	delay_ms(100);
    5650:	2064      	movs	r0, #100	; 0x64
    5652:	47a0      	blx	r4
	simcom_send_and_receive("AT+cgatt=1", rec_buffer);	// GPRS Attach
    5654:	4669      	mov	r1, sp
    5656:	481b      	ldr	r0, [pc, #108]	; (56c4 <simcom_gprs_connect+0xf0>)
    5658:	47a8      	blx	r5
	delay_ms(100);
    565a:	2064      	movs	r0, #100	; 0x64
    565c:	47a0      	blx	r4
	if (strncmp(rec_buffer, "OK", 2) != 0)
    565e:	2202      	movs	r2, #2
    5660:	4919      	ldr	r1, [pc, #100]	; (56c8 <simcom_gprs_connect+0xf4>)
    5662:	4668      	mov	r0, sp
    5664:	4b12      	ldr	r3, [pc, #72]	; (56b0 <simcom_gprs_connect+0xdc>)
    5666:	4798      	blx	r3
    5668:	b108      	cbz	r0, 566e <simcom_gprs_connect+0x9a>
		return 1;
    566a:	2001      	movs	r0, #1
    566c:	e7dd      	b.n	562a <simcom_gprs_connect+0x56>
	simcom_send_and_receive("AT+CGDCONT=1,\"IP\",\"iot.secure\"", rec_buffer);
    566e:	4669      	mov	r1, sp
    5670:	4816      	ldr	r0, [pc, #88]	; (56cc <simcom_gprs_connect+0xf8>)
    5672:	47a8      	blx	r5
	delay_ms(100);
    5674:	2064      	movs	r0, #100	; 0x64
    5676:	47a0      	blx	r4
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
    5678:	4669      	mov	r1, sp
    567a:	4815      	ldr	r0, [pc, #84]	; (56d0 <simcom_gprs_connect+0xfc>)
    567c:	47a8      	blx	r5
	delay_ms(100);
    567e:	2064      	movs	r0, #100	; 0x64
    5680:	47a0      	blx	r4
	return 0;
    5682:	2000      	movs	r0, #0
    5684:	e7d1      	b.n	562a <simcom_gprs_connect+0x56>
    5686:	bf00      	nop
    5688:	00006fbf 	.word	0x00006fbf
    568c:	00007340 	.word	0x00007340
    5690:	00005ee5 	.word	0x00005ee5
    5694:	00001659 	.word	0x00001659
    5698:	00007348 	.word	0x00007348
    569c:	00007334 	.word	0x00007334
    56a0:	00006f31 	.word	0x00006f31
    56a4:	00007001 	.word	0x00007001
    56a8:	00007830 	.word	0x00007830
    56ac:	00007354 	.word	0x00007354
    56b0:	00007011 	.word	0x00007011
    56b4:	00007364 	.word	0x00007364
    56b8:	0000736c 	.word	0x0000736c
    56bc:	00007378 	.word	0x00007378
    56c0:	00007384 	.word	0x00007384
    56c4:	0000738c 	.word	0x0000738c
    56c8:	00007398 	.word	0x00007398
    56cc:	0000739c 	.word	0x0000739c
    56d0:	000073bc 	.word	0x000073bc

000056d4 <usb_read_routine>:
{
    56d4:	b570      	push	{r4, r5, r6, lr}
    56d6:	f5ad 6d89 	sub.w	sp, sp, #1096	; 0x448
	if (usb_serial_bytes_available() > 0)
    56da:	4b95      	ldr	r3, [pc, #596]	; (5930 <usb_read_routine+0x25c>)
    56dc:	4798      	blx	r3
    56de:	2800      	cmp	r0, #0
    56e0:	dd62      	ble.n	57a8 <usb_read_routine+0xd4>
		char inbuffer[USB_COMMS_LENGTH] = {0};
    56e2:	2440      	movs	r4, #64	; 0x40
    56e4:	4622      	mov	r2, r4
    56e6:	2100      	movs	r1, #0
    56e8:	a802      	add	r0, sp, #8
    56ea:	4b92      	ldr	r3, [pc, #584]	; (5934 <usb_read_routine+0x260>)
    56ec:	4798      	blx	r3
		usb_serial_read(inbuffer, buffer_length);
    56ee:	4621      	mov	r1, r4
    56f0:	a802      	add	r0, sp, #8
    56f2:	4b91      	ldr	r3, [pc, #580]	; (5938 <usb_read_routine+0x264>)
    56f4:	4798      	blx	r3
		if (strcmp(inbuffer, "info") == 0)
    56f6:	4991      	ldr	r1, [pc, #580]	; (593c <usb_read_routine+0x268>)
    56f8:	a802      	add	r0, sp, #8
    56fa:	4b91      	ldr	r3, [pc, #580]	; (5940 <usb_read_routine+0x26c>)
    56fc:	4798      	blx	r3
    56fe:	2800      	cmp	r0, #0
    5700:	d04e      	beq.n	57a0 <usb_read_routine+0xcc>
		else if (strcmp(inbuffer, "bankswap") == 0)
    5702:	4990      	ldr	r1, [pc, #576]	; (5944 <usb_read_routine+0x270>)
    5704:	a802      	add	r0, sp, #8
    5706:	4b8e      	ldr	r3, [pc, #568]	; (5940 <usb_read_routine+0x26c>)
    5708:	4798      	blx	r3
    570a:	2800      	cmp	r0, #0
    570c:	d04f      	beq.n	57ae <usb_read_routine+0xda>
		else if (strncmp(inbuffer, "ble ", 4) == 0)
    570e:	2204      	movs	r2, #4
    5710:	498d      	ldr	r1, [pc, #564]	; (5948 <usb_read_routine+0x274>)
    5712:	a802      	add	r0, sp, #8
    5714:	4b8d      	ldr	r3, [pc, #564]	; (594c <usb_read_routine+0x278>)
    5716:	4798      	blx	r3
    5718:	2800      	cmp	r0, #0
    571a:	d063      	beq.n	57e4 <usb_read_routine+0x110>
		else if (strncmp(inbuffer, "sim ", 4) == 0)
    571c:	2204      	movs	r2, #4
    571e:	498c      	ldr	r1, [pc, #560]	; (5950 <usb_read_routine+0x27c>)
    5720:	a802      	add	r0, sp, #8
    5722:	4b8a      	ldr	r3, [pc, #552]	; (594c <usb_read_routine+0x278>)
    5724:	4798      	blx	r3
    5726:	2800      	cmp	r0, #0
    5728:	d078      	beq.n	581c <usb_read_routine+0x148>
		else if (strcmp(inbuffer, "readsim") == 0)
    572a:	498a      	ldr	r1, [pc, #552]	; (5954 <usb_read_routine+0x280>)
    572c:	a802      	add	r0, sp, #8
    572e:	4b84      	ldr	r3, [pc, #528]	; (5940 <usb_read_routine+0x26c>)
    5730:	4798      	blx	r3
    5732:	2800      	cmp	r0, #0
    5734:	f000 8096 	beq.w	5864 <usb_read_routine+0x190>
		else if (strcmp(inbuffer, "acc check") == 0)
    5738:	4987      	ldr	r1, [pc, #540]	; (5958 <usb_read_routine+0x284>)
    573a:	a802      	add	r0, sp, #8
    573c:	4b80      	ldr	r3, [pc, #512]	; (5940 <usb_read_routine+0x26c>)
    573e:	4798      	blx	r3
    5740:	2800      	cmp	r0, #0
    5742:	f000 80aa 	beq.w	589a <usb_read_routine+0x1c6>
		else if (strcmp(inbuffer, "spi check") == 0)
    5746:	4985      	ldr	r1, [pc, #532]	; (595c <usb_read_routine+0x288>)
    5748:	a802      	add	r0, sp, #8
    574a:	4b7d      	ldr	r3, [pc, #500]	; (5940 <usb_read_routine+0x26c>)
    574c:	4798      	blx	r3
    574e:	2800      	cmp	r0, #0
    5750:	f000 80e8 	beq.w	5924 <usb_read_routine+0x250>
		else if (strcmp(inbuffer, "spi write") == 0)
    5754:	4982      	ldr	r1, [pc, #520]	; (5960 <usb_read_routine+0x28c>)
    5756:	a802      	add	r0, sp, #8
    5758:	4b79      	ldr	r3, [pc, #484]	; (5940 <usb_read_routine+0x26c>)
    575a:	4798      	blx	r3
    575c:	2800      	cmp	r0, #0
    575e:	f000 80e4 	beq.w	592a <usb_read_routine+0x256>
		else if (strcmp(inbuffer, "fram write") == 0)
    5762:	4980      	ldr	r1, [pc, #512]	; (5964 <usb_read_routine+0x290>)
    5764:	a802      	add	r0, sp, #8
    5766:	4b76      	ldr	r3, [pc, #472]	; (5940 <usb_read_routine+0x26c>)
    5768:	4798      	blx	r3
    576a:	2800      	cmp	r0, #0
    576c:	f000 812c 	beq.w	59c8 <usb_read_routine+0x2f4>
		else if (strcmp(inbuffer, "fram read") == 0)
    5770:	497d      	ldr	r1, [pc, #500]	; (5968 <usb_read_routine+0x294>)
    5772:	a802      	add	r0, sp, #8
    5774:	4b72      	ldr	r3, [pc, #456]	; (5940 <usb_read_routine+0x26c>)
    5776:	4798      	blx	r3
    5778:	2800      	cmp	r0, #0
    577a:	f000 812d 	beq.w	59d8 <usb_read_routine+0x304>
		else if (strcmp(inbuffer, "lowpwr") == 0)
    577e:	497b      	ldr	r1, [pc, #492]	; (596c <usb_read_routine+0x298>)
    5780:	a802      	add	r0, sp, #8
    5782:	4b6f      	ldr	r3, [pc, #444]	; (5940 <usb_read_routine+0x26c>)
    5784:	4798      	blx	r3
    5786:	2800      	cmp	r0, #0
    5788:	f000 8142 	beq.w	5a10 <usb_read_routine+0x33c>
		else if (strcmp(inbuffer, "simcon") == 0)
    578c:	4978      	ldr	r1, [pc, #480]	; (5970 <usb_read_routine+0x29c>)
    578e:	a802      	add	r0, sp, #8
    5790:	4b6b      	ldr	r3, [pc, #428]	; (5940 <usb_read_routine+0x26c>)
    5792:	4798      	blx	r3
    5794:	2800      	cmp	r0, #0
    5796:	f040 813e 	bne.w	5a16 <usb_read_routine+0x342>
			simcom_gprs_connect();
    579a:	4b76      	ldr	r3, [pc, #472]	; (5974 <usb_read_routine+0x2a0>)
    579c:	4798      	blx	r3
    579e:	e003      	b.n	57a8 <usb_read_routine+0xd4>
			usb_serial_write("Somax fw v1dev\n", strlen("Somax fw v1dev\n"));
    57a0:	210f      	movs	r1, #15
    57a2:	4875      	ldr	r0, [pc, #468]	; (5978 <usb_read_routine+0x2a4>)
    57a4:	4b75      	ldr	r3, [pc, #468]	; (597c <usb_read_routine+0x2a8>)
    57a6:	4798      	blx	r3
}
    57a8:	f50d 6d89 	add.w	sp, sp, #1096	; 0x448
    57ac:	bd70      	pop	{r4, r5, r6, pc}
			usb_serial_write("Swapping fw\n", strlen("Swapping fw\n"));
    57ae:	210c      	movs	r1, #12
    57b0:	4873      	ldr	r0, [pc, #460]	; (5980 <usb_read_routine+0x2ac>)
    57b2:	4b72      	ldr	r3, [pc, #456]	; (597c <usb_read_routine+0x2a8>)
    57b4:	4798      	blx	r3
			delay_ms(200);
    57b6:	20c8      	movs	r0, #200	; 0xc8
    57b8:	4c72      	ldr	r4, [pc, #456]	; (5984 <usb_read_routine+0x2b0>)
    57ba:	47a0      	blx	r4
			usbdc_detach();
    57bc:	4b72      	ldr	r3, [pc, #456]	; (5988 <usb_read_routine+0x2b4>)
    57be:	4798      	blx	r3
			delay_ms(500);
    57c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    57c4:	47a0      	blx	r4
			while (!NVMCTRL->STATUS.bit.READY);
    57c6:	4b71      	ldr	r3, [pc, #452]	; (598c <usb_read_routine+0x2b8>)
    57c8:	8a5b      	ldrh	r3, [r3, #18]
    57ca:	f013 0f01 	tst.w	r3, #1
    57ce:	d0fa      	beq.n	57c6 <usb_read_routine+0xf2>
			NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMD_BKSWRST | NVMCTRL_CTRLB_CMDEX_KEY;
    57d0:	f24a 5217 	movw	r2, #42263	; 0xa517
    57d4:	4b6d      	ldr	r3, [pc, #436]	; (598c <usb_read_routine+0x2b8>)
    57d6:	809a      	strh	r2, [r3, #4]
			while (NVMCTRL->INTFLAG.bit.DONE);
    57d8:	4b6c      	ldr	r3, [pc, #432]	; (598c <usb_read_routine+0x2b8>)
    57da:	8a1b      	ldrh	r3, [r3, #16]
    57dc:	f013 0f01 	tst.w	r3, #1
    57e0:	d1fa      	bne.n	57d8 <usb_read_routine+0x104>
    57e2:	e7e1      	b.n	57a8 <usb_read_routine+0xd4>
			char respble[64] = {0};
    57e4:	2240      	movs	r2, #64	; 0x40
    57e6:	2100      	movs	r1, #0
    57e8:	a812      	add	r0, sp, #72	; 0x48
    57ea:	4b52      	ldr	r3, [pc, #328]	; (5934 <usb_read_routine+0x260>)
    57ec:	4798      	blx	r3
			ble_send_and_receive(command, respble);
    57ee:	a912      	add	r1, sp, #72	; 0x48
    57f0:	a803      	add	r0, sp, #12
    57f2:	4b67      	ldr	r3, [pc, #412]	; (5990 <usb_read_routine+0x2bc>)
    57f4:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    57f6:	210a      	movs	r1, #10
    57f8:	4866      	ldr	r0, [pc, #408]	; (5994 <usb_read_routine+0x2c0>)
    57fa:	4c60      	ldr	r4, [pc, #384]	; (597c <usb_read_routine+0x2a8>)
    57fc:	47a0      	blx	r4
			delay_ms(10);
    57fe:	200a      	movs	r0, #10
    5800:	4d60      	ldr	r5, [pc, #384]	; (5984 <usb_read_routine+0x2b0>)
    5802:	47a8      	blx	r5
			usb_serial_write(respble, strlen(respble));
    5804:	a812      	add	r0, sp, #72	; 0x48
    5806:	4b64      	ldr	r3, [pc, #400]	; (5998 <usb_read_routine+0x2c4>)
    5808:	4798      	blx	r3
    580a:	b281      	uxth	r1, r0
    580c:	a812      	add	r0, sp, #72	; 0x48
    580e:	47a0      	blx	r4
			delay_ms(10);
    5810:	200a      	movs	r0, #10
    5812:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    5814:	2101      	movs	r1, #1
    5816:	4861      	ldr	r0, [pc, #388]	; (599c <usb_read_routine+0x2c8>)
    5818:	47a0      	blx	r4
    581a:	e7c5      	b.n	57a8 <usb_read_routine+0xd4>
			strcat(command, "\r");
    581c:	ac03      	add	r4, sp, #12
    581e:	4620      	mov	r0, r4
    5820:	4e5d      	ldr	r6, [pc, #372]	; (5998 <usb_read_routine+0x2c4>)
    5822:	47b0      	blx	r6
    5824:	4b5e      	ldr	r3, [pc, #376]	; (59a0 <usb_read_routine+0x2cc>)
    5826:	881b      	ldrh	r3, [r3, #0]
    5828:	5223      	strh	r3, [r4, r0]
			char respsim[1024] = {0}; //era 64 el tamao
    582a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    582e:	2100      	movs	r1, #0
    5830:	a812      	add	r0, sp, #72	; 0x48
    5832:	4b40      	ldr	r3, [pc, #256]	; (5934 <usb_read_routine+0x260>)
    5834:	4798      	blx	r3
			simcom_send_and_receive(command, respsim);
    5836:	a912      	add	r1, sp, #72	; 0x48
    5838:	4620      	mov	r0, r4
    583a:	4b5a      	ldr	r3, [pc, #360]	; (59a4 <usb_read_routine+0x2d0>)
    583c:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    583e:	210a      	movs	r1, #10
    5840:	4854      	ldr	r0, [pc, #336]	; (5994 <usb_read_routine+0x2c0>)
    5842:	4c4e      	ldr	r4, [pc, #312]	; (597c <usb_read_routine+0x2a8>)
    5844:	47a0      	blx	r4
			delay_ms(10);
    5846:	200a      	movs	r0, #10
    5848:	4d4e      	ldr	r5, [pc, #312]	; (5984 <usb_read_routine+0x2b0>)
    584a:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    584c:	a812      	add	r0, sp, #72	; 0x48
    584e:	47b0      	blx	r6
    5850:	b281      	uxth	r1, r0
    5852:	a812      	add	r0, sp, #72	; 0x48
    5854:	47a0      	blx	r4
			delay_ms(1000);
    5856:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    585a:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    585c:	2101      	movs	r1, #1
    585e:	484f      	ldr	r0, [pc, #316]	; (599c <usb_read_routine+0x2c8>)
    5860:	47a0      	blx	r4
    5862:	e7a1      	b.n	57a8 <usb_read_routine+0xd4>
			char respsim[64] = {0};
    5864:	2240      	movs	r2, #64	; 0x40
    5866:	2100      	movs	r1, #0
    5868:	a812      	add	r0, sp, #72	; 0x48
    586a:	4b32      	ldr	r3, [pc, #200]	; (5934 <usb_read_routine+0x260>)
    586c:	4798      	blx	r3
			simcom_receive(respsim);
    586e:	a812      	add	r0, sp, #72	; 0x48
    5870:	4b4d      	ldr	r3, [pc, #308]	; (59a8 <usb_read_routine+0x2d4>)
    5872:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    5874:	210a      	movs	r1, #10
    5876:	4847      	ldr	r0, [pc, #284]	; (5994 <usb_read_routine+0x2c0>)
    5878:	4c40      	ldr	r4, [pc, #256]	; (597c <usb_read_routine+0x2a8>)
    587a:	47a0      	blx	r4
			delay_ms(10);
    587c:	200a      	movs	r0, #10
    587e:	4d41      	ldr	r5, [pc, #260]	; (5984 <usb_read_routine+0x2b0>)
    5880:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    5882:	a812      	add	r0, sp, #72	; 0x48
    5884:	4b44      	ldr	r3, [pc, #272]	; (5998 <usb_read_routine+0x2c4>)
    5886:	4798      	blx	r3
    5888:	b281      	uxth	r1, r0
    588a:	a812      	add	r0, sp, #72	; 0x48
    588c:	47a0      	blx	r4
			delay_ms(10);
    588e:	200a      	movs	r0, #10
    5890:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    5892:	2101      	movs	r1, #1
    5894:	4841      	ldr	r0, [pc, #260]	; (599c <usb_read_routine+0x2c8>)
    5896:	47a0      	blx	r4
    5898:	e786      	b.n	57a8 <usb_read_routine+0xd4>
			char resp = IMU_readRegister(0x0F); // reg WHO AM I respuesta es 00110011 = '3'
    589a:	200f      	movs	r0, #15
    589c:	4b43      	ldr	r3, [pc, #268]	; (59ac <usb_read_routine+0x2d8>)
    589e:	4798      	blx	r3
			regvalue = (resp == 0x33)? 'y' : 'n';
    58a0:	2833      	cmp	r0, #51	; 0x33
    58a2:	d03b      	beq.n	591c <usb_read_routine+0x248>
    58a4:	236e      	movs	r3, #110	; 0x6e
    58a6:	f88d 3006 	strb.w	r3, [sp, #6]
			usb_serial_write("Reading reg\n", strlen("Reading reg\n"));
    58aa:	210c      	movs	r1, #12
    58ac:	4840      	ldr	r0, [pc, #256]	; (59b0 <usb_read_routine+0x2dc>)
    58ae:	4d33      	ldr	r5, [pc, #204]	; (597c <usb_read_routine+0x2a8>)
    58b0:	47a8      	blx	r5
			delay_ms(10);
    58b2:	200a      	movs	r0, #10
    58b4:	4c33      	ldr	r4, [pc, #204]	; (5984 <usb_read_routine+0x2b0>)
    58b6:	47a0      	blx	r4
			usb_serial_write(&regvalue, 1);
    58b8:	2101      	movs	r1, #1
    58ba:	f10d 0006 	add.w	r0, sp, #6
    58be:	47a8      	blx	r5
			delay_ms(10);
    58c0:	200a      	movs	r0, #10
    58c2:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    58c4:	2101      	movs	r1, #1
    58c6:	4835      	ldr	r0, [pc, #212]	; (599c <usb_read_routine+0x2c8>)
    58c8:	47a8      	blx	r5
			delay_ms(10);
    58ca:	200a      	movs	r0, #10
    58cc:	47a0      	blx	r4
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    58ce:	a812      	add	r0, sp, #72	; 0x48
    58d0:	4b38      	ldr	r3, [pc, #224]	; (59b4 <usb_read_routine+0x2e0>)
    58d2:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    58d4:	4b38      	ldr	r3, [pc, #224]	; (59b8 <usb_read_routine+0x2e4>)
    58d6:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    58da:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    58de:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    58e2:	4054      	eors	r4, r2
    58e4:	400c      	ands	r4, r1
    58e6:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    58e8:	a812      	add	r0, sp, #72	; 0x48
    58ea:	4b34      	ldr	r3, [pc, #208]	; (59bc <usb_read_routine+0x2e8>)
    58ec:	4798      	blx	r3
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    58ee:	f014 0f04 	tst.w	r4, #4
    58f2:	d015      	beq.n	5920 <usb_read_routine+0x24c>
    58f4:	2379      	movs	r3, #121	; 0x79
    58f6:	f88d 3007 	strb.w	r3, [sp, #7]
			IMU_readRegister(0x31);
    58fa:	2031      	movs	r0, #49	; 0x31
    58fc:	4b2b      	ldr	r3, [pc, #172]	; (59ac <usb_read_routine+0x2d8>)
    58fe:	4798      	blx	r3
			usb_serial_write(&isintactive, 1);
    5900:	2101      	movs	r1, #1
    5902:	f10d 0007 	add.w	r0, sp, #7
    5906:	4d1d      	ldr	r5, [pc, #116]	; (597c <usb_read_routine+0x2a8>)
    5908:	47a8      	blx	r5
			delay_ms(10);
    590a:	200a      	movs	r0, #10
    590c:	4c1d      	ldr	r4, [pc, #116]	; (5984 <usb_read_routine+0x2b0>)
    590e:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    5910:	2101      	movs	r1, #1
    5912:	4822      	ldr	r0, [pc, #136]	; (599c <usb_read_routine+0x2c8>)
    5914:	47a8      	blx	r5
			delay_ms(10);
    5916:	200a      	movs	r0, #10
    5918:	47a0      	blx	r4
    591a:	e745      	b.n	57a8 <usb_read_routine+0xd4>
			regvalue = (resp == 0x33)? 'y' : 'n';
    591c:	2379      	movs	r3, #121	; 0x79
    591e:	e7c2      	b.n	58a6 <usb_read_routine+0x1d2>
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    5920:	236e      	movs	r3, #110	; 0x6e
    5922:	e7e8      	b.n	58f6 <usb_read_routine+0x222>
			SPI_0_test();
    5924:	4b26      	ldr	r3, [pc, #152]	; (59c0 <usb_read_routine+0x2ec>)
    5926:	4798      	blx	r3
    5928:	e73e      	b.n	57a8 <usb_read_routine+0xd4>
			SPI_0_test1();
    592a:	4b26      	ldr	r3, [pc, #152]	; (59c4 <usb_read_routine+0x2f0>)
    592c:	4798      	blx	r3
    592e:	e73b      	b.n	57a8 <usb_read_routine+0xd4>
    5930:	00006e71 	.word	0x00006e71
    5934:	00006fbf 	.word	0x00006fbf
    5938:	00006e8d 	.word	0x00006e8d
    593c:	000073cc 	.word	0x000073cc
    5940:	00006fed 	.word	0x00006fed
    5944:	000073e4 	.word	0x000073e4
    5948:	00007400 	.word	0x00007400
    594c:	00007011 	.word	0x00007011
    5950:	00007408 	.word	0x00007408
    5954:	00007410 	.word	0x00007410
    5958:	00007418 	.word	0x00007418
    595c:	00007434 	.word	0x00007434
    5960:	00007440 	.word	0x00007440
    5964:	0000744c 	.word	0x0000744c
    5968:	00007458 	.word	0x00007458
    596c:	00007464 	.word	0x00007464
    5970:	0000746c 	.word	0x0000746c
    5974:	000055d5 	.word	0x000055d5
    5978:	000073d4 	.word	0x000073d4
    597c:	00006f31 	.word	0x00006f31
    5980:	000073f0 	.word	0x000073f0
    5984:	00001659 	.word	0x00001659
    5988:	00006be1 	.word	0x00006be1
    598c:	41004000 	.word	0x41004000
    5990:	0000038d 	.word	0x0000038d
    5994:	00007334 	.word	0x00007334
    5998:	00007001 	.word	0x00007001
    599c:	00007830 	.word	0x00007830
    59a0:	00007344 	.word	0x00007344
    59a4:	00005ee5 	.word	0x00005ee5
    59a8:	00005f55 	.word	0x00005f55
    59ac:	000053d1 	.word	0x000053d1
    59b0:	00007424 	.word	0x00007424
    59b4:	00000f31 	.word	0x00000f31
    59b8:	41008000 	.word	0x41008000
    59bc:	00000f3f 	.word	0x00000f3f
    59c0:	000054ed 	.word	0x000054ed
    59c4:	00005591 	.word	0x00005591
			char dataw = 'f';
    59c8:	2366      	movs	r3, #102	; 0x66
    59ca:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
			FRAM_bytewrite(0x0013, &dataw);
    59ce:	a912      	add	r1, sp, #72	; 0x48
    59d0:	2013      	movs	r0, #19
    59d2:	4b13      	ldr	r3, [pc, #76]	; (5a20 <usb_read_routine+0x34c>)
    59d4:	4798      	blx	r3
    59d6:	e6e7      	b.n	57a8 <usb_read_routine+0xd4>
			char datar[1] = {0};
    59d8:	2300      	movs	r3, #0
    59da:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
			FRAM_byteread(0x0013, datar);
    59de:	a912      	add	r1, sp, #72	; 0x48
    59e0:	2013      	movs	r0, #19
    59e2:	4b10      	ldr	r3, [pc, #64]	; (5a24 <usb_read_routine+0x350>)
    59e4:	4798      	blx	r3
			delay_ms(10);
    59e6:	200a      	movs	r0, #10
    59e8:	4d0f      	ldr	r5, [pc, #60]	; (5a28 <usb_read_routine+0x354>)
    59ea:	47a8      	blx	r5
			usb_serial_write("Received: ", strlen("Received: "));
    59ec:	210a      	movs	r1, #10
    59ee:	480f      	ldr	r0, [pc, #60]	; (5a2c <usb_read_routine+0x358>)
    59f0:	4c0f      	ldr	r4, [pc, #60]	; (5a30 <usb_read_routine+0x35c>)
    59f2:	47a0      	blx	r4
			delay_ms(10);
    59f4:	200a      	movs	r0, #10
    59f6:	47a8      	blx	r5
			usb_serial_write(datar, strlen(datar));
    59f8:	a812      	add	r0, sp, #72	; 0x48
    59fa:	4b0e      	ldr	r3, [pc, #56]	; (5a34 <usb_read_routine+0x360>)
    59fc:	4798      	blx	r3
    59fe:	b281      	uxth	r1, r0
    5a00:	a812      	add	r0, sp, #72	; 0x48
    5a02:	47a0      	blx	r4
			delay_ms(10);
    5a04:	200a      	movs	r0, #10
    5a06:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    5a08:	2101      	movs	r1, #1
    5a0a:	480b      	ldr	r0, [pc, #44]	; (5a38 <usb_read_routine+0x364>)
    5a0c:	47a0      	blx	r4
    5a0e:	e6cb      	b.n	57a8 <usb_read_routine+0xd4>
			MCU_low_power_mode();
    5a10:	4b0a      	ldr	r3, [pc, #40]	; (5a3c <usb_read_routine+0x368>)
    5a12:	4798      	blx	r3
    5a14:	e6c8      	b.n	57a8 <usb_read_routine+0xd4>
			usb_serial_write("Command not recognized\n", strlen("Command not recognized\n"));
    5a16:	2117      	movs	r1, #23
    5a18:	4809      	ldr	r0, [pc, #36]	; (5a40 <usb_read_routine+0x36c>)
    5a1a:	4b05      	ldr	r3, [pc, #20]	; (5a30 <usb_read_routine+0x35c>)
    5a1c:	4798      	blx	r3
}
    5a1e:	e6c3      	b.n	57a8 <usb_read_routine+0xd4>
    5a20:	00000e75 	.word	0x00000e75
    5a24:	00000eb5 	.word	0x00000eb5
    5a28:	00001659 	.word	0x00001659
    5a2c:	00007334 	.word	0x00007334
    5a30:	00006f31 	.word	0x00006f31
    5a34:	00007001 	.word	0x00007001
    5a38:	00007830 	.word	0x00007830
    5a3c:	00005491 	.word	0x00005491
    5a40:	00007474 	.word	0x00007474

00005a44 <initial_check>:
} dev_status_t;

dev_status_t status;

uint8_t initial_check(void )
{
    5a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5a48:	b0b3      	sub	sp, #204	; 0xcc
	uint8_t errorcount = 0;
	status.raw = 0;
    5a4a:	4e58      	ldr	r6, [pc, #352]	; (5bac <initial_check+0x168>)
    5a4c:	2700      	movs	r7, #0
    5a4e:	7037      	strb	r7, [r6, #0]
	
	// Check BLE comm
	char respble[64] = {0};
    5a50:	2240      	movs	r2, #64	; 0x40
    5a52:	4639      	mov	r1, r7
    5a54:	a822      	add	r0, sp, #136	; 0x88
    5a56:	f8df a190 	ldr.w	sl, [pc, #400]	; 5be8 <initial_check+0x1a4>
    5a5a:	47d0      	blx	sl
	ble_send_and_receive("AT", respble);
    5a5c:	a922      	add	r1, sp, #136	; 0x88
    5a5e:	4854      	ldr	r0, [pc, #336]	; (5bb0 <initial_check+0x16c>)
    5a60:	4c54      	ldr	r4, [pc, #336]	; (5bb4 <initial_check+0x170>)
    5a62:	47a0      	blx	r4
	delay_ms(100);
    5a64:	2064      	movs	r0, #100	; 0x64
    5a66:	4d54      	ldr	r5, [pc, #336]	; (5bb8 <initial_check+0x174>)
    5a68:	47a8      	blx	r5
	ble_send_and_receive("AT+BAUD?", respble);
    5a6a:	a922      	add	r1, sp, #136	; 0x88
    5a6c:	4853      	ldr	r0, [pc, #332]	; (5bbc <initial_check+0x178>)
    5a6e:	47a0      	blx	r4
	usb_serial_write("respble: ", strlen("respble: "));
    5a70:	2109      	movs	r1, #9
    5a72:	4853      	ldr	r0, [pc, #332]	; (5bc0 <initial_check+0x17c>)
    5a74:	f8df 8174 	ldr.w	r8, [pc, #372]	; 5bec <initial_check+0x1a8>
    5a78:	47c0      	blx	r8
	delay_ms(20);
    5a7a:	2014      	movs	r0, #20
    5a7c:	47a8      	blx	r5
	usb_serial_write(respble, strlen(respble));
    5a7e:	a822      	add	r0, sp, #136	; 0x88
    5a80:	f8df b16c 	ldr.w	fp, [pc, #364]	; 5bf0 <initial_check+0x1ac>
    5a84:	47d8      	blx	fp
    5a86:	b281      	uxth	r1, r0
    5a88:	a822      	add	r0, sp, #136	; 0x88
    5a8a:	47c0      	blx	r8
	status.bits.ble = (strncmp(respble, "OK+Get:", 2) == 0);
    5a8c:	2202      	movs	r2, #2
    5a8e:	494d      	ldr	r1, [pc, #308]	; (5bc4 <initial_check+0x180>)
    5a90:	a822      	add	r0, sp, #136	; 0x88
    5a92:	4b4d      	ldr	r3, [pc, #308]	; (5bc8 <initial_check+0x184>)
    5a94:	4798      	blx	r3
    5a96:	fab0 f080 	clz	r0, r0
    5a9a:	0940      	lsrs	r0, r0, #5
    5a9c:	7833      	ldrb	r3, [r6, #0]
    5a9e:	f360 0300 	bfi	r3, r0, #0, #1
    5aa2:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.ble;
    5aa4:	f080 0401 	eor.w	r4, r0, #1
	delay_ms(10);
    5aa8:	200a      	movs	r0, #10
    5aaa:	47a8      	blx	r5
	
	// Check Simcom comm
	
	char respsim[64] = {0};
    5aac:	2240      	movs	r2, #64	; 0x40
    5aae:	4639      	mov	r1, r7
    5ab0:	a812      	add	r0, sp, #72	; 0x48
    5ab2:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim);
    5ab4:	a912      	add	r1, sp, #72	; 0x48
    5ab6:	4845      	ldr	r0, [pc, #276]	; (5bcc <initial_check+0x188>)
    5ab8:	f8df 9138 	ldr.w	r9, [pc, #312]	; 5bf4 <initial_check+0x1b0>
    5abc:	47c8      	blx	r9
	delay_ms(10000);
    5abe:	f242 7010 	movw	r0, #10000	; 0x2710
    5ac2:	47a8      	blx	r5
	simcom_send_and_receive("ATE0\r", respsim);
    5ac4:	a912      	add	r1, sp, #72	; 0x48
    5ac6:	4842      	ldr	r0, [pc, #264]	; (5bd0 <initial_check+0x18c>)
    5ac8:	47c8      	blx	r9
	delay_ms(500);
    5aca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5ace:	47a8      	blx	r5
	char respsim2[64] = {0};
    5ad0:	2240      	movs	r2, #64	; 0x40
    5ad2:	4639      	mov	r1, r7
    5ad4:	a802      	add	r0, sp, #8
    5ad6:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim2);
    5ad8:	a902      	add	r1, sp, #8
    5ada:	483c      	ldr	r0, [pc, #240]	; (5bcc <initial_check+0x188>)
    5adc:	47c8      	blx	r9
	delay_ms(500);
    5ade:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5ae2:	47a8      	blx	r5
	usb_serial_write("respsim: ", strlen("respsim: "));
    5ae4:	2109      	movs	r1, #9
    5ae6:	483b      	ldr	r0, [pc, #236]	; (5bd4 <initial_check+0x190>)
    5ae8:	47c0      	blx	r8
	delay_ms(200);
    5aea:	20c8      	movs	r0, #200	; 0xc8
    5aec:	47a8      	blx	r5
	usb_serial_write(respsim2, strlen(respsim2));
    5aee:	a802      	add	r0, sp, #8
    5af0:	47d8      	blx	fp
    5af2:	b281      	uxth	r1, r0
    5af4:	a802      	add	r0, sp, #8
    5af6:	47c0      	blx	r8
	delay_ms(200);
    5af8:	20c8      	movs	r0, #200	; 0xc8
    5afa:	47a8      	blx	r5
	status.bits.sim = (strncmp(respsim2, "\rOK", 1) == 0);
    5afc:	f89d 0008 	ldrb.w	r0, [sp, #8]
    5b00:	280d      	cmp	r0, #13
    5b02:	bf14      	ite	ne
    5b04:	2000      	movne	r0, #0
    5b06:	2001      	moveq	r0, #1
    5b08:	7833      	ldrb	r3, [r6, #0]
    5b0a:	f360 03c3 	bfi	r3, r0, #3, #1
    5b0e:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.sim;
    5b10:	f080 0001 	eor.w	r0, r0, #1
    5b14:	4404      	add	r4, r0
	delay_ms(10);
    5b16:	200a      	movs	r0, #10
    5b18:	47a8      	blx	r5
	
	
	// Check acc comm
	char acc_who_am_i = IMU_readRegister(0x0F);
    5b1a:	200f      	movs	r0, #15
    5b1c:	4b2e      	ldr	r3, [pc, #184]	; (5bd8 <initial_check+0x194>)
    5b1e:	4798      	blx	r3
	status.bits.acc = (acc_who_am_i == '3');
    5b20:	2833      	cmp	r0, #51	; 0x33
    5b22:	bf14      	ite	ne
    5b24:	2000      	movne	r0, #0
    5b26:	2001      	moveq	r0, #1
    5b28:	7833      	ldrb	r3, [r6, #0]
    5b2a:	f360 0341 	bfi	r3, r0, #1, #1
    5b2e:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.acc;
    5b30:	f080 0001 	eor.w	r0, r0, #1
    5b34:	4404      	add	r4, r0
    5b36:	b2e4      	uxtb	r4, r4
	delay_ms(10);
    5b38:	200a      	movs	r0, #10
    5b3a:	47a8      	blx	r5
	
	// Check can spi comm
	uint8_t spi_ctrl_reg_value[1] = {0};
    5b3c:	a932      	add	r1, sp, #200	; 0xc8
    5b3e:	f801 7dc4 	strb.w	r7, [r1, #-196]!
	spi_read_reg(0x0F, spi_ctrl_reg_value);
    5b42:	200f      	movs	r0, #15
    5b44:	4b25      	ldr	r3, [pc, #148]	; (5bdc <initial_check+0x198>)
    5b46:	4798      	blx	r3
	status.bits.can = (*spi_ctrl_reg_value == 0x87);
    5b48:	f89d 3004 	ldrb.w	r3, [sp, #4]
    5b4c:	2b87      	cmp	r3, #135	; 0x87
    5b4e:	bf14      	ite	ne
    5b50:	2300      	movne	r3, #0
    5b52:	2301      	moveq	r3, #1
    5b54:	7832      	ldrb	r2, [r6, #0]
    5b56:	f363 1204 	bfi	r2, r3, #4, #1
    5b5a:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.can;
    5b5c:	f083 0301 	eor.w	r3, r3, #1
    5b60:	4423      	add	r3, r4
    5b62:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5b64:	200a      	movs	r0, #10
    5b66:	47a8      	blx	r5
	
	// Check fram write y read
	char dataw = 'f';
    5b68:	a932      	add	r1, sp, #200	; 0xc8
    5b6a:	2366      	movs	r3, #102	; 0x66
    5b6c:	f801 3dc5 	strb.w	r3, [r1, #-197]!
	FRAM_bytewrite(0x0013, &dataw);
    5b70:	2013      	movs	r0, #19
    5b72:	4b1b      	ldr	r3, [pc, #108]	; (5be0 <initial_check+0x19c>)
    5b74:	4798      	blx	r3
	char datar[1] = {0};
    5b76:	a932      	add	r1, sp, #200	; 0xc8
    5b78:	f801 7dc8 	strb.w	r7, [r1, #-200]!
	FRAM_byteread(0x0013, datar);
    5b7c:	2013      	movs	r0, #19
    5b7e:	4b19      	ldr	r3, [pc, #100]	; (5be4 <initial_check+0x1a0>)
    5b80:	4798      	blx	r3
	status.bits.fram = (*datar == 'f');
    5b82:	f89d 3000 	ldrb.w	r3, [sp]
    5b86:	2b66      	cmp	r3, #102	; 0x66
    5b88:	bf14      	ite	ne
    5b8a:	2300      	movne	r3, #0
    5b8c:	2301      	moveq	r3, #1
    5b8e:	7832      	ldrb	r2, [r6, #0]
    5b90:	f363 0282 	bfi	r2, r3, #2, #1
    5b94:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.fram;
    5b96:	f083 0301 	eor.w	r3, r3, #1
    5b9a:	4423      	add	r3, r4
    5b9c:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5b9e:	200a      	movs	r0, #10
    5ba0:	47a8      	blx	r5
	
	return errorcount;
}
    5ba2:	4620      	mov	r0, r4
    5ba4:	b033      	add	sp, #204	; 0xcc
    5ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5baa:	bf00      	nop
    5bac:	20001900 	.word	0x20001900
    5bb0:	0000748c 	.word	0x0000748c
    5bb4:	0000038d 	.word	0x0000038d
    5bb8:	00001659 	.word	0x00001659
    5bbc:	00007490 	.word	0x00007490
    5bc0:	0000749c 	.word	0x0000749c
    5bc4:	000074a8 	.word	0x000074a8
    5bc8:	00007011 	.word	0x00007011
    5bcc:	000074b0 	.word	0x000074b0
    5bd0:	00007340 	.word	0x00007340
    5bd4:	000074b4 	.word	0x000074b4
    5bd8:	000053d1 	.word	0x000053d1
    5bdc:	0000604d 	.word	0x0000604d
    5be0:	00000e75 	.word	0x00000e75
    5be4:	00000eb5 	.word	0x00000eb5
    5be8:	00006fbf 	.word	0x00006fbf
    5bec:	00006f31 	.word	0x00006f31
    5bf0:	00007001 	.word	0x00007001
    5bf4:	00005ee5 	.word	0x00005ee5

00005bf8 <main>:

Ble ble = {0};
Simcom simcom = {0};

int main(void)
{
    5bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    5bfc:	4b90      	ldr	r3, [pc, #576]	; (5e40 <main+0x248>)
    5bfe:	4798      	blx	r3
	ble_init();
    5c00:	4b90      	ldr	r3, [pc, #576]	; (5e44 <main+0x24c>)
    5c02:	4798      	blx	r3
	simcom_init();
    5c04:	4b90      	ldr	r3, [pc, #576]	; (5e48 <main+0x250>)
    5c06:	4798      	blx	r3
	FRAM_init();
    5c08:	4b90      	ldr	r3, [pc, #576]	; (5e4c <main+0x254>)
    5c0a:	4798      	blx	r3
	IMU_init();
    5c0c:	4b90      	ldr	r3, [pc, #576]	; (5e50 <main+0x258>)
    5c0e:	4798      	blx	r3
	spi_init();
    5c10:	4b90      	ldr	r3, [pc, #576]	; (5e54 <main+0x25c>)
    5c12:	4798      	blx	r3
	
	IMU_readRegister(0x31);		// Limpiar interrupciones de acc
    5c14:	2031      	movs	r0, #49	; 0x31
    5c16:	4b90      	ldr	r3, [pc, #576]	; (5e58 <main+0x260>)
    5c18:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5c1a:	4c90      	ldr	r4, [pc, #576]	; (5e5c <main+0x264>)
    5c1c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    5c20:	61a3      	str	r3, [r4, #24]
    5c22:	2680      	movs	r6, #128	; 0x80
    5c24:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
    5c28:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);	// Chip select para spi-can
	gpio_set_pin_level(GPRS_PEN, true);	// Alimentacion a antena gps
	
	// Power-on de simcom
	gpio_set_pin_level(GPRS_nPWR, true);
	delay_ms(500);
    5c2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5c2e:	4d8c      	ldr	r5, [pc, #560]	; (5e60 <main+0x268>)
    5c30:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5c32:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(GPRS_nPWR, false);
	
	// Inicializacion de chip spi-can en configuration mode
	spi_write_reg(0x2B, 0x40);	// Enable interrupt en can-spi
    5c34:	2140      	movs	r1, #64	; 0x40
    5c36:	202b      	movs	r0, #43	; 0x2b
    5c38:	4e8a      	ldr	r6, [pc, #552]	; (5e64 <main+0x26c>)
    5c3a:	47b0      	blx	r6
	spi_write_reg(0x2C, 0x40);	// Generar interrupt en can-spi
    5c3c:	2140      	movs	r1, #64	; 0x40
    5c3e:	202c      	movs	r0, #44	; 0x2c
    5c40:	47b0      	blx	r6
	delay_ms(20);
    5c42:	2014      	movs	r0, #20
    5c44:	47a8      	blx	r5
	spi_write_reg(0x2C, 0x00);	// Limpiar interrupt en can-spi
    5c46:	2100      	movs	r1, #0
    5c48:	202c      	movs	r0, #44	; 0x2c
    5c4a:	47b0      	blx	r6
	spi_write_reg(0x2B, 0x40);	// Diable interrupt en can-spi
    5c4c:	2140      	movs	r1, #64	; 0x40
    5c4e:	202b      	movs	r0, #43	; 0x2b
    5c50:	47b0      	blx	r6
	spi_write_reg(0x0F,0x87);	// Configuration mode en chip SPI-CAN (0x07 para Normal operation mode)
    5c52:	2187      	movs	r1, #135	; 0x87
    5c54:	200f      	movs	r0, #15
    5c56:	47b0      	blx	r6
	
	
	#if USB_DEBUG
		usbdc_attach();
    5c58:	4b83      	ldr	r3, [pc, #524]	; (5e68 <main+0x270>)
    5c5a:	4798      	blx	r3
		delay_ms(100);
    5c5c:	2064      	movs	r0, #100	; 0x64
    5c5e:	47a8      	blx	r5
		usb_serial_begin();
    5c60:	4b82      	ldr	r3, [pc, #520]	; (5e6c <main+0x274>)
    5c62:	4798      	blx	r3
		delay_ms(100);
    5c64:	2064      	movs	r0, #100	; 0x64
    5c66:	47a8      	blx	r5
    5c68:	f44f 2880 	mov.w	r8, #262144	; 0x40000
    5c6c:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5c70:	f44f 2700 	mov.w	r7, #524288	; 0x80000
    5c74:	61a7      	str	r7, [r4, #24]
    5c76:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
    5c7a:	61a6      	str	r6, [r4, #24]
	
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	delay_ms(15000);	// Esperar inicializacion de todos los modulos
    5c7c:	f643 2098 	movw	r0, #15000	; 0x3a98
    5c80:	47a8      	blx	r5
	uint8_t errorcnt = initial_check();
    5c82:	4b7b      	ldr	r3, [pc, #492]	; (5e70 <main+0x278>)
    5c84:	4798      	blx	r3
    5c86:	4681      	mov	r9, r0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5c88:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5c8c:	61a7      	str	r7, [r4, #24]
    5c8e:	61a6      	str	r6, [r4, #24]
	
		
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5c90:	f240 104d 	movw	r0, #333	; 0x14d
    5c94:	47a8      	blx	r5
    5c96:	f8c4 8018 	str.w	r8, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5c9a:	6167      	str	r7, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5c9c:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, false);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5c9e:	f240 104d 	movw	r0, #333	; 0x14d
    5ca2:	47a8      	blx	r5
    5ca4:	f8c4 8018 	str.w	r8, [r4, #24]
    5ca8:	61a7      	str	r7, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5caa:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, false);
	delay_ms(333);
    5cac:	f240 104d 	movw	r0, #333	; 0x14d
    5cb0:	47a8      	blx	r5
	
	//inicializa el calendario y por lo tanto el timestamp para todo el programa
	CALENDAR_0_example(); 
    5cb2:	4b70      	ldr	r3, [pc, #448]	; (5e74 <main+0x27c>)
    5cb4:	4798      	blx	r3
	//esto es como el getble inicial, despus se referencia al struct ble a todo. Ac hubo problemas para inciar el ble, parece que mejor se tiene que hacer una funcin de Ble_Struct_init_ o algo as- 
	//ble_setTimer(TIME_TO_DELAY_BLE, &ble);
	//ble.tryCounter_ = 0; 
	//ble.tryCounter_ ++; 
	
	Simcom_struct_init(&simcom); 
    5cb6:	4870      	ldr	r0, [pc, #448]	; (5e78 <main+0x280>)
    5cb8:	4b70      	ldr	r3, [pc, #448]	; (5e7c <main+0x284>)
    5cba:	4798      	blx	r3
    5cbc:	e012      	b.n	5ce4 <main+0xec>
    5cbe:	4b67      	ldr	r3, [pc, #412]	; (5e5c <main+0x264>)
    5cc0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5cc4:	615a      	str	r2, [r3, #20]
    5cc6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5cca:	615a      	str	r2, [r3, #20]
    5ccc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5cd0:	615a      	str	r2, [r3, #20]
		if (errorcnt == 0)
		{ 
			gpio_set_pin_level(LED0, false);
			gpio_set_pin_level(LED1, false);
			gpio_set_pin_level(LED2, false);
			usb_read_routine();		
    5cd2:	4b6b      	ldr	r3, [pc, #428]	; (5e80 <main+0x288>)
    5cd4:	4798      	blx	r3
			
			
			usb_serialPrint("\n --- WHILE 1 --- \n");
    5cd6:	486b      	ldr	r0, [pc, #428]	; (5e84 <main+0x28c>)
    5cd8:	4b6b      	ldr	r3, [pc, #428]	; (5e88 <main+0x290>)
    5cda:	4798      	blx	r3
			
			//ble_process(&ble);
			//Simcom_process(&simcom);  	
			
			delay_ms(3000);  //revisar precisin haciendo an ms corto el while
    5cdc:	f640 30b8 	movw	r0, #3000	; 0xbb8
    5ce0:	4b5f      	ldr	r3, [pc, #380]	; (5e60 <main+0x268>)
    5ce2:	4798      	blx	r3
		if (errorcnt == 0)
    5ce4:	f1b9 0f00 	cmp.w	r9, #0
    5ce8:	d0e9      	beq.n	5cbe <main+0xc6>
    5cea:	2500      	movs	r5, #0
    5cec:	e03d      	b.n	5d6a <main+0x172>
    5cee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5cf2:	4b5a      	ldr	r3, [pc, #360]	; (5e5c <main+0x264>)
    5cf4:	615a      	str	r2, [r3, #20]
    5cf6:	e043      	b.n	5d80 <main+0x188>
    5cf8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5cfc:	4b57      	ldr	r3, [pc, #348]	; (5e5c <main+0x264>)
    5cfe:	615a      	str	r2, [r3, #20]
    5d00:	e047      	b.n	5d92 <main+0x19a>
    5d02:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5d06:	4b55      	ldr	r3, [pc, #340]	; (5e5c <main+0x264>)
    5d08:	615a      	str	r2, [r3, #20]
    5d0a:	e04b      	b.n	5da4 <main+0x1ac>
    5d0c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5d10:	4b52      	ldr	r3, [pc, #328]	; (5e5c <main+0x264>)
    5d12:	615a      	str	r2, [r3, #20]
    5d14:	e063      	b.n	5dde <main+0x1e6>
    5d16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5d1a:	4b50      	ldr	r3, [pc, #320]	; (5e5c <main+0x264>)
    5d1c:	615a      	str	r2, [r3, #20]
    5d1e:	e067      	b.n	5df0 <main+0x1f8>
    5d20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5d24:	4b4d      	ldr	r3, [pc, #308]	; (5e5c <main+0x264>)
    5d26:	615a      	str	r2, [r3, #20]
    5d28:	e06b      	b.n	5e02 <main+0x20a>
    5d2a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5d2e:	4b4b      	ldr	r3, [pc, #300]	; (5e5c <main+0x264>)
    5d30:	615a      	str	r2, [r3, #20]
    5d32:	4c4a      	ldr	r4, [pc, #296]	; (5e5c <main+0x264>)
    5d34:	f44f 2a00 	mov.w	sl, #524288	; 0x80000
    5d38:	f8c4 a014 	str.w	sl, [r4, #20]
    5d3c:	f44f 1880 	mov.w	r8, #1048576	; 0x100000
    5d40:	f8c4 8014 	str.w	r8, [r4, #20]
			usb_read_routine();
			delay_ms(300);
			gpio_set_pin_level(LED0, !status.bits.gps);
			gpio_set_pin_level(LED1, false);
			gpio_set_pin_level(LED2, false);
			usb_read_routine();
    5d44:	4f4e      	ldr	r7, [pc, #312]	; (5e80 <main+0x288>)
    5d46:	47b8      	blx	r7
			delay_ms(300);
    5d48:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5d4c:	4e44      	ldr	r6, [pc, #272]	; (5e60 <main+0x268>)
    5d4e:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5d50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    5d54:	61a3      	str	r3, [r4, #24]
    5d56:	f8c4 a018 	str.w	sl, [r4, #24]
    5d5a:	f8c4 8018 	str.w	r8, [r4, #24]
			gpio_set_pin_level(LED0, true);
			gpio_set_pin_level(LED1, true);
			gpio_set_pin_level(LED2, true);
			usb_read_routine();
    5d5e:	47b8      	blx	r7
			delay_ms(700);
    5d60:	f44f 702f 	mov.w	r0, #700	; 0x2bc
    5d64:	47b0      	blx	r6
			for(uint8_t i = 0; i<3; i++)
    5d66:	3501      	adds	r5, #1
    5d68:	b2ed      	uxtb	r5, r5
    5d6a:	2d02      	cmp	r5, #2
    5d6c:	d8ba      	bhi.n	5ce4 <main+0xec>
			gpio_set_pin_level(LED0, !status.bits.acc);
    5d6e:	4b47      	ldr	r3, [pc, #284]	; (5e8c <main+0x294>)
    5d70:	781b      	ldrb	r3, [r3, #0]
	if (level) {
    5d72:	f013 0f02 	tst.w	r3, #2
    5d76:	d1ba      	bne.n	5cee <main+0xf6>
    5d78:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5d7c:	4b37      	ldr	r3, [pc, #220]	; (5e5c <main+0x264>)
    5d7e:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.ble);
    5d80:	4b42      	ldr	r3, [pc, #264]	; (5e8c <main+0x294>)
    5d82:	781b      	ldrb	r3, [r3, #0]
    5d84:	f013 0f01 	tst.w	r3, #1
    5d88:	d1b6      	bne.n	5cf8 <main+0x100>
    5d8a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5d8e:	4b33      	ldr	r3, [pc, #204]	; (5e5c <main+0x264>)
    5d90:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.can);
    5d92:	4b3e      	ldr	r3, [pc, #248]	; (5e8c <main+0x294>)
    5d94:	781b      	ldrb	r3, [r3, #0]
    5d96:	f013 0f10 	tst.w	r3, #16
    5d9a:	d1b2      	bne.n	5d02 <main+0x10a>
    5d9c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5da0:	4b2e      	ldr	r3, [pc, #184]	; (5e5c <main+0x264>)
    5da2:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5da4:	4e36      	ldr	r6, [pc, #216]	; (5e80 <main+0x288>)
    5da6:	47b0      	blx	r6
			delay_ms(300);
    5da8:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5dac:	4c2c      	ldr	r4, [pc, #176]	; (5e60 <main+0x268>)
    5dae:	47a0      	blx	r4
    5db0:	4b2a      	ldr	r3, [pc, #168]	; (5e5c <main+0x264>)
    5db2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5db6:	619a      	str	r2, [r3, #24]
    5db8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5dbc:	619a      	str	r2, [r3, #24]
    5dbe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5dc2:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5dc4:	47b0      	blx	r6
			delay_ms(300);
    5dc6:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5dca:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.fram);
    5dcc:	4b2f      	ldr	r3, [pc, #188]	; (5e8c <main+0x294>)
    5dce:	781b      	ldrb	r3, [r3, #0]
    5dd0:	f013 0f04 	tst.w	r3, #4
    5dd4:	d19a      	bne.n	5d0c <main+0x114>
    5dd6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5dda:	4b20      	ldr	r3, [pc, #128]	; (5e5c <main+0x264>)
    5ddc:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.sim);
    5dde:	4b2b      	ldr	r3, [pc, #172]	; (5e8c <main+0x294>)
    5de0:	781b      	ldrb	r3, [r3, #0]
    5de2:	f013 0f08 	tst.w	r3, #8
    5de6:	d196      	bne.n	5d16 <main+0x11e>
    5de8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5dec:	4b1b      	ldr	r3, [pc, #108]	; (5e5c <main+0x264>)
    5dee:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.gprs);
    5df0:	4b26      	ldr	r3, [pc, #152]	; (5e8c <main+0x294>)
    5df2:	781b      	ldrb	r3, [r3, #0]
    5df4:	f013 0f40 	tst.w	r3, #64	; 0x40
    5df8:	d192      	bne.n	5d20 <main+0x128>
    5dfa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5dfe:	4b17      	ldr	r3, [pc, #92]	; (5e5c <main+0x264>)
    5e00:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5e02:	4e1f      	ldr	r6, [pc, #124]	; (5e80 <main+0x288>)
    5e04:	47b0      	blx	r6
			delay_ms(300);
    5e06:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5e0a:	4c15      	ldr	r4, [pc, #84]	; (5e60 <main+0x268>)
    5e0c:	47a0      	blx	r4
    5e0e:	4b13      	ldr	r3, [pc, #76]	; (5e5c <main+0x264>)
    5e10:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e14:	619a      	str	r2, [r3, #24]
    5e16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e1a:	619a      	str	r2, [r3, #24]
    5e1c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e20:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5e22:	47b0      	blx	r6
			delay_ms(300);
    5e24:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5e28:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.gps);
    5e2a:	4b18      	ldr	r3, [pc, #96]	; (5e8c <main+0x294>)
    5e2c:	781b      	ldrb	r3, [r3, #0]
    5e2e:	f013 0f20 	tst.w	r3, #32
    5e32:	f47f af7a 	bne.w	5d2a <main+0x132>
    5e36:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e3a:	4b08      	ldr	r3, [pc, #32]	; (5e5c <main+0x264>)
    5e3c:	619a      	str	r2, [r3, #24]
    5e3e:	e778      	b.n	5d32 <main+0x13a>
    5e40:	000002d1 	.word	0x000002d1
    5e44:	000002e9 	.word	0x000002e9
    5e48:	00005e95 	.word	0x00005e95
    5e4c:	00000e51 	.word	0x00000e51
    5e50:	00005409 	.word	0x00005409
    5e54:	00005ff1 	.word	0x00005ff1
    5e58:	000053d1 	.word	0x000053d1
    5e5c:	41008000 	.word	0x41008000
    5e60:	00001659 	.word	0x00001659
    5e64:	00006015 	.word	0x00006015
    5e68:	00006bd5 	.word	0x00006bd5
    5e6c:	00006e51 	.word	0x00006e51
    5e70:	00005a45 	.word	0x00005a45
    5e74:	00000d5d 	.word	0x00000d5d
    5e78:	200007d0 	.word	0x200007d0
    5e7c:	00005f79 	.word	0x00005f79
    5e80:	000056d5 	.word	0x000056d5
    5e84:	000074c0 	.word	0x000074c0
    5e88:	00006f3d 	.word	0x00006f3d
    5e8c:	20001900 	.word	0x20001900

00005e90 <tx_cb_USART_1>:

/******************************************************************************
**     FUNCIONES LANEK
******************************************************************************/
static void tx_cb_USART_1(const struct usart_async_descriptor *const io_descr)
{
    5e90:	4770      	bx	lr

00005e92 <rx_cb_USART_1>:
	
	//usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_1(const struct usart_async_descriptor *const io_descr)
{
    5e92:	4770      	bx	lr

00005e94 <simcom_init>:
	/* Transfer completed */
	//usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
}

int simcom_init(void)
{
    5e94:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_1, USART_ASYNC_TXC_CB, tx_cb_USART_1);
    5e96:	4c0b      	ldr	r4, [pc, #44]	; (5ec4 <simcom_init+0x30>)
    5e98:	4a0b      	ldr	r2, [pc, #44]	; (5ec8 <simcom_init+0x34>)
    5e9a:	2101      	movs	r1, #1
    5e9c:	4620      	mov	r0, r4
    5e9e:	4d0b      	ldr	r5, [pc, #44]	; (5ecc <simcom_init+0x38>)
    5ea0:	47a8      	blx	r5
	usart_async_register_callback(&USART_1, USART_ASYNC_RXC_CB, rx_cb_USART_1);
    5ea2:	4a0b      	ldr	r2, [pc, #44]	; (5ed0 <simcom_init+0x3c>)
    5ea4:	2100      	movs	r1, #0
    5ea6:	4620      	mov	r0, r4
    5ea8:	47a8      	blx	r5
	//usart_async_register_callback(&USART_1, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_1, &simcom_io);
    5eaa:	490a      	ldr	r1, [pc, #40]	; (5ed4 <simcom_init+0x40>)
    5eac:	4620      	mov	r0, r4
    5eae:	4b0a      	ldr	r3, [pc, #40]	; (5ed8 <simcom_init+0x44>)
    5eb0:	4798      	blx	r3
	usart_async_enable(&USART_1);
    5eb2:	4620      	mov	r0, r4
    5eb4:	4b09      	ldr	r3, [pc, #36]	; (5edc <simcom_init+0x48>)
    5eb6:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5eb8:	2014      	movs	r0, #20
    5eba:	4b09      	ldr	r3, [pc, #36]	; (5ee0 <simcom_init+0x4c>)
    5ebc:	4798      	blx	r3
	
	return 1;
}
    5ebe:	2001      	movs	r0, #1
    5ec0:	bd38      	pop	{r3, r4, r5, pc}
    5ec2:	bf00      	nop
    5ec4:	20001824 	.word	0x20001824
    5ec8:	00005e91 	.word	0x00005e91
    5ecc:	00001d85 	.word	0x00001d85
    5ed0:	00005e93 	.word	0x00005e93
    5ed4:	20001638 	.word	0x20001638
    5ed8:	00001d59 	.word	0x00001d59
    5edc:	00001d2d 	.word	0x00001d2d
    5ee0:	00001659 	.word	0x00001659

00005ee4 <simcom_send_and_receive>:
	strcat(at_cmd, command);
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
}

void simcom_send_and_receive(char* command, char* response)
{
    5ee4:	b570      	push	{r4, r5, r6, lr}
    5ee6:	b090      	sub	sp, #64	; 0x40
    5ee8:	4604      	mov	r4, r0
    5eea:	460e      	mov	r6, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
    5eec:	2240      	movs	r2, #64	; 0x40
    5eee:	2100      	movs	r1, #0
    5ef0:	4668      	mov	r0, sp
    5ef2:	4b11      	ldr	r3, [pc, #68]	; (5f38 <simcom_send_and_receive+0x54>)
    5ef4:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
    5ef6:	4621      	mov	r1, r4
    5ef8:	4668      	mov	r0, sp
    5efa:	4b10      	ldr	r3, [pc, #64]	; (5f3c <simcom_send_and_receive+0x58>)
    5efc:	4798      	blx	r3
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
    5efe:	4668      	mov	r0, sp
    5f00:	4b0f      	ldr	r3, [pc, #60]	; (5f40 <simcom_send_and_receive+0x5c>)
    5f02:	4798      	blx	r3
    5f04:	4d0f      	ldr	r5, [pc, #60]	; (5f44 <simcom_send_and_receive+0x60>)
    5f06:	b282      	uxth	r2, r0
    5f08:	4669      	mov	r1, sp
    5f0a:	6828      	ldr	r0, [r5, #0]
    5f0c:	4b0e      	ldr	r3, [pc, #56]	; (5f48 <simcom_send_and_receive+0x64>)
    5f0e:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5f10:	2014      	movs	r0, #20
    5f12:	4c0e      	ldr	r4, [pc, #56]	; (5f4c <simcom_send_and_receive+0x68>)
    5f14:	47a0      	blx	r4
	io_read(simcom_io, response, 1024);  //1024 era el max length
    5f16:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5f1a:	4631      	mov	r1, r6
    5f1c:	6828      	ldr	r0, [r5, #0]
    5f1e:	4b0c      	ldr	r3, [pc, #48]	; (5f50 <simcom_send_and_receive+0x6c>)
    5f20:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5f22:	2014      	movs	r0, #20
    5f24:	47a0      	blx	r4
	delay_ms(TIME_TO_DELAY);
    5f26:	2014      	movs	r0, #20
    5f28:	47a0      	blx	r4
	delay_ms(TIME_TO_DELAY);
    5f2a:	2014      	movs	r0, #20
    5f2c:	47a0      	blx	r4
	delay_ms(TIME_TO_DELAY); // se aadieron 3 time to delay para ver si eso era el problema de tener la respuesta completa.
    5f2e:	2014      	movs	r0, #20
    5f30:	47a0      	blx	r4
}
    5f32:	b010      	add	sp, #64	; 0x40
    5f34:	bd70      	pop	{r4, r5, r6, pc}
    5f36:	bf00      	nop
    5f38:	00006fbf 	.word	0x00006fbf
    5f3c:	00006fcf 	.word	0x00006fcf
    5f40:	00007001 	.word	0x00007001
    5f44:	20001638 	.word	0x20001638
    5f48:	00001861 	.word	0x00001861
    5f4c:	00001659 	.word	0x00001659
    5f50:	00001895 	.word	0x00001895

00005f54 <simcom_receive>:

void simcom_receive(char* response)
{
    5f54:	b508      	push	{r3, lr}
	io_read(simcom_io, response, MAX_MESSAGE_LENGTH);
    5f56:	2240      	movs	r2, #64	; 0x40
    5f58:	4601      	mov	r1, r0
    5f5a:	4b04      	ldr	r3, [pc, #16]	; (5f6c <simcom_receive+0x18>)
    5f5c:	6818      	ldr	r0, [r3, #0]
    5f5e:	4b04      	ldr	r3, [pc, #16]	; (5f70 <simcom_receive+0x1c>)
    5f60:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    5f62:	2014      	movs	r0, #20
    5f64:	4b03      	ldr	r3, [pc, #12]	; (5f74 <simcom_receive+0x20>)
    5f66:	4798      	blx	r3
    5f68:	bd08      	pop	{r3, pc}
    5f6a:	bf00      	nop
    5f6c:	20001638 	.word	0x20001638
    5f70:	00001895 	.word	0x00001895
    5f74:	00001659 	.word	0x00001659

00005f78 <Simcom_struct_init>:
		}
	}
}

void Simcom_struct_init(Simcom * simcom ){
	simcom->state_ = simcom_state_cancel;
    5f78:	2300      	movs	r3, #0
    5f7a:	f880 3190 	strb.w	r3, [r0, #400]	; 0x190
	simcom->otaMode_ = false;
    5f7e:	f880 3191 	strb.w	r3, [r0, #401]	; 0x191
	simcom->attempt_ = 0;
    5f82:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
	simcom->connection_ = 0;
    5f86:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
	simcom->startDelay_ = 30000;
    5f8a:	f247 5230 	movw	r2, #30000	; 0x7530
    5f8e:	f8c0 219c 	str.w	r2, [r0, #412]	; 0x19c
	simcom->lastRequest_ = 0;
    5f92:	f8c0 31a0 	str.w	r3, [r0, #416]	; 0x1a0
	simcom->lastError_ = 0;
    5f96:	f8c0 31a4 	str.w	r3, [r0, #420]	; 0x1a4
	simcom->lastReset_ = 0;
    5f9a:	f8c0 31ac 	str.w	r3, [r0, #428]	; 0x1ac
	simcom->lastOnline_ = 0;
    5f9e:	f8c0 31b0 	str.w	r3, [r0, #432]	; 0x1b0
	simcom->lastTransmission_ = 0;
    5fa2:	f8c0 31b4 	str.w	r3, [r0, #436]	; 0x1b4
	simcom->remoteServerDisconnectionCount_ = 1;
    5fa6:	2201      	movs	r2, #1
    5fa8:	f8c0 21e4 	str.w	r2, [r0, #484]	; 0x1e4
	simcom->networkServerDisconnectionCount_ = 0;
    5fac:	f8c0 31e8 	str.w	r3, [r0, #488]	; 0x1e8
	simcom->timer_ = 0;
    5fb0:	f8c0 31a8 	str.w	r3, [r0, #424]	; 0x1a8
	simcom->netTimeout_ = 60000;
    5fb4:	f64e 2260 	movw	r2, #60000	; 0xea60
    5fb8:	f8c0 21d0 	str.w	r2, [r0, #464]	; 0x1d0
	simcom->openTimeout_ = 60000;
    5fbc:	f8c0 21d4 	str.w	r2, [r0, #468]	; 0x1d4
	simcom->sendTimeout_ = 90000;
    5fc0:	4a09      	ldr	r2, [pc, #36]	; (5fe8 <Simcom_struct_init+0x70>)
    5fc2:	f8c0 21d8 	str.w	r2, [r0, #472]	; 0x1d8
	simcom->serverPort_ = 0;
    5fc6:	f8c0 31e0 	str.w	r3, [r0, #480]	; 0x1e0
	simcom->ipaddr_ = "0.0.0.0";
    5fca:	4a08      	ldr	r2, [pc, #32]	; (5fec <Simcom_struct_init+0x74>)
    5fcc:	f8c0 21cc 	str.w	r2, [r0, #460]	; 0x1cc
	simcom->positionDelay_ = 10000;
    5fd0:	f242 7210 	movw	r2, #10000	; 0x2710
    5fd4:	f8c0 21ec 	str.w	r2, [r0, #492]	; 0x1ec
	simcom->tcpTxBlock_ = 0;
    5fd8:	f8c0 31fc 	str.w	r3, [r0, #508]	; 0x1fc
	simcom->tDataRxSize_ = 0;
    5fdc:	f8c0 31b8 	str.w	r3, [r0, #440]	; 0x1b8
	simcom->tDataTxSize_ = 0;
    5fe0:	f8c0 31bc 	str.w	r3, [r0, #444]	; 0x1bc
    5fe4:	4770      	bx	lr
    5fe6:	bf00      	nop
    5fe8:	00015f90 	.word	0x00015f90
    5fec:	000075b4 	.word	0x000075b4

00005ff0 <spi_init>:
#include "spi_can_driver.h"

static struct io_descriptor *spi_io;

void spi_init(void)
{
    5ff0:	b510      	push	{r4, lr}
	spi_m_sync_get_io_descriptor(&SPI_0, &spi_io);
    5ff2:	4c04      	ldr	r4, [pc, #16]	; (6004 <spi_init+0x14>)
    5ff4:	4904      	ldr	r1, [pc, #16]	; (6008 <spi_init+0x18>)
    5ff6:	4620      	mov	r0, r4
    5ff8:	4b04      	ldr	r3, [pc, #16]	; (600c <spi_init+0x1c>)
    5ffa:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    5ffc:	4620      	mov	r0, r4
    5ffe:	4b04      	ldr	r3, [pc, #16]	; (6010 <spi_init+0x20>)
    6000:	4798      	blx	r3
    6002:	bd10      	pop	{r4, pc}
    6004:	200017bc 	.word	0x200017bc
    6008:	2000163c 	.word	0x2000163c
    600c:	00001a21 	.word	0x00001a21
    6010:	0000193d 	.word	0x0000193d

00006014 <spi_write_reg>:
};

void spi_write_reg(uint8_t reg, uint8_t value)
{
    6014:	b530      	push	{r4, r5, lr}
    6016:	b083      	sub	sp, #12
	uint8_t buffer[3] = {0x02, reg, value};
    6018:	2302      	movs	r3, #2
    601a:	f88d 3004 	strb.w	r3, [sp, #4]
    601e:	f88d 0005 	strb.w	r0, [sp, #5]
    6022:	f88d 1006 	strb.w	r1, [sp, #6]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6026:	4c06      	ldr	r4, [pc, #24]	; (6040 <spi_write_reg+0x2c>)
    6028:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    602c:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 3);
    602e:	2203      	movs	r2, #3
    6030:	a901      	add	r1, sp, #4
    6032:	4b04      	ldr	r3, [pc, #16]	; (6044 <spi_write_reg+0x30>)
    6034:	6818      	ldr	r0, [r3, #0]
    6036:	4b04      	ldr	r3, [pc, #16]	; (6048 <spi_write_reg+0x34>)
    6038:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    603a:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    603c:	b003      	add	sp, #12
    603e:	bd30      	pop	{r4, r5, pc}
    6040:	41008000 	.word	0x41008000
    6044:	2000163c 	.word	0x2000163c
    6048:	00001861 	.word	0x00001861

0000604c <spi_read_reg>:

void spi_read_reg(uint8_t reg, uint8_t* value)
{
    604c:	b5f0      	push	{r4, r5, r6, r7, lr}
    604e:	b083      	sub	sp, #12
    6050:	460f      	mov	r7, r1
	uint8_t buffer[2] = {0x03, reg};
    6052:	2303      	movs	r3, #3
    6054:	f88d 3004 	strb.w	r3, [sp, #4]
    6058:	f88d 0005 	strb.w	r0, [sp, #5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    605c:	4c08      	ldr	r4, [pc, #32]	; (6080 <spi_read_reg+0x34>)
    605e:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    6062:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 2);
    6064:	4e07      	ldr	r6, [pc, #28]	; (6084 <spi_read_reg+0x38>)
    6066:	2202      	movs	r2, #2
    6068:	a901      	add	r1, sp, #4
    606a:	6830      	ldr	r0, [r6, #0]
    606c:	4b06      	ldr	r3, [pc, #24]	; (6088 <spi_read_reg+0x3c>)
    606e:	4798      	blx	r3
	io_read(spi_io, value, 1);
    6070:	2201      	movs	r2, #1
    6072:	4639      	mov	r1, r7
    6074:	6830      	ldr	r0, [r6, #0]
    6076:	4b05      	ldr	r3, [pc, #20]	; (608c <spi_read_reg+0x40>)
    6078:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    607a:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    607c:	b003      	add	sp, #12
    607e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6080:	41008000 	.word	0x41008000
    6084:	2000163c 	.word	0x2000163c
    6088:	00001861 	.word	0x00001861
    608c:	00001895 	.word	0x00001895

00006090 <cdcdf_acm_get_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_get_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    6090:	b510      	push	{r4, lr}
	uint16_t len = req->wLength;
    6092:	88cc      	ldrh	r4, [r1, #6]

	if (USB_DATA_STAGE == stage) {
    6094:	2a01      	cmp	r2, #1
    6096:	d00a      	beq.n	60ae <cdcdf_acm_get_req+0x1e>
		return ERR_NONE;
	}

	switch (req->bRequest) {
    6098:	784b      	ldrb	r3, [r1, #1]
    609a:	2b21      	cmp	r3, #33	; 0x21
    609c:	d109      	bne.n	60b2 <cdcdf_acm_get_req+0x22>
	case USB_REQ_CDC_GET_LINE_CODING:
		if (sizeof(struct usb_cdc_line_coding) != len) {
    609e:	2c07      	cmp	r4, #7
    60a0:	d10a      	bne.n	60b8 <cdcdf_acm_get_req+0x28>
			return ERR_INVALID_DATA;
		}
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    60a2:	2300      	movs	r3, #0
    60a4:	4622      	mov	r2, r4
    60a6:	4906      	ldr	r1, [pc, #24]	; (60c0 <cdcdf_acm_get_req+0x30>)
    60a8:	4c06      	ldr	r4, [pc, #24]	; (60c4 <cdcdf_acm_get_req+0x34>)
    60aa:	47a0      	blx	r4
    60ac:	bd10      	pop	{r4, pc}
		return ERR_NONE;
    60ae:	2000      	movs	r0, #0
    60b0:	bd10      	pop	{r4, pc}
	default:
		return ERR_INVALID_ARG;
    60b2:	f06f 000c 	mvn.w	r0, #12
    60b6:	bd10      	pop	{r4, pc}
			return ERR_INVALID_DATA;
    60b8:	f04f 30ff 	mov.w	r0, #4294967295
	}
}
    60bc:	bd10      	pop	{r4, pc}
    60be:	bf00      	nop
    60c0:	20001640 	.word	0x20001640
    60c4:	00006681 	.word	0x00006681

000060c8 <cdcdf_acm_set_req>:
{
    60c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    60ca:	b083      	sub	sp, #12
    60cc:	4607      	mov	r7, r0
    60ce:	460c      	mov	r4, r1
    60d0:	4616      	mov	r6, r2
	uint16_t                   len      = req->wLength;
    60d2:	88cd      	ldrh	r5, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    60d4:	4b20      	ldr	r3, [pc, #128]	; (6158 <cdcdf_acm_set_req+0x90>)
    60d6:	4798      	blx	r3
	switch (req->bRequest) {
    60d8:	7863      	ldrb	r3, [r4, #1]
    60da:	2b20      	cmp	r3, #32
    60dc:	d005      	beq.n	60ea <cdcdf_acm_set_req+0x22>
    60de:	2b22      	cmp	r3, #34	; 0x22
    60e0:	d025      	beq.n	612e <cdcdf_acm_set_req+0x66>
		return ERR_INVALID_ARG;
    60e2:	f06f 000c 	mvn.w	r0, #12
}
    60e6:	b003      	add	sp, #12
    60e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60ea:	4601      	mov	r1, r0
		if (sizeof(struct usb_cdc_line_coding) != len) {
    60ec:	2d07      	cmp	r5, #7
    60ee:	d12b      	bne.n	6148 <cdcdf_acm_set_req+0x80>
		if (USB_SETUP_STAGE == stage) {
    60f0:	b1be      	cbz	r6, 6122 <cdcdf_acm_set_req+0x5a>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    60f2:	6800      	ldr	r0, [r0, #0]
    60f4:	9000      	str	r0, [sp, #0]
    60f6:	888a      	ldrh	r2, [r1, #4]
    60f8:	798b      	ldrb	r3, [r1, #6]
    60fa:	f8ad 2004 	strh.w	r2, [sp, #4]
    60fe:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    6102:	4b16      	ldr	r3, [pc, #88]	; (615c <cdcdf_acm_set_req+0x94>)
    6104:	689b      	ldr	r3, [r3, #8]
    6106:	b113      	cbz	r3, 610e <cdcdf_acm_set_req+0x46>
    6108:	4668      	mov	r0, sp
    610a:	4798      	blx	r3
    610c:	b1f8      	cbz	r0, 614e <cdcdf_acm_set_req+0x86>
				usbd_cdc_line_coding = line_coding_tmp;
    610e:	4b13      	ldr	r3, [pc, #76]	; (615c <cdcdf_acm_set_req+0x94>)
    6110:	aa02      	add	r2, sp, #8
    6112:	e912 0003 	ldmdb	r2, {r0, r1}
    6116:	6018      	str	r0, [r3, #0]
    6118:	8099      	strh	r1, [r3, #4]
    611a:	0c09      	lsrs	r1, r1, #16
    611c:	7199      	strb	r1, [r3, #6]
			return ERR_NONE;
    611e:	2000      	movs	r0, #0
    6120:	e7e1      	b.n	60e6 <cdcdf_acm_set_req+0x1e>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    6122:	2300      	movs	r3, #0
    6124:	462a      	mov	r2, r5
    6126:	4638      	mov	r0, r7
    6128:	4c0d      	ldr	r4, [pc, #52]	; (6160 <cdcdf_acm_set_req+0x98>)
    612a:	47a0      	blx	r4
    612c:	e7db      	b.n	60e6 <cdcdf_acm_set_req+0x1e>
		usbdc_xfer(0, NULL, 0, 0);
    612e:	2300      	movs	r3, #0
    6130:	461a      	mov	r2, r3
    6132:	4619      	mov	r1, r3
    6134:	4618      	mov	r0, r3
    6136:	4d0a      	ldr	r5, [pc, #40]	; (6160 <cdcdf_acm_set_req+0x98>)
    6138:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    613a:	4b08      	ldr	r3, [pc, #32]	; (615c <cdcdf_acm_set_req+0x94>)
    613c:	68db      	ldr	r3, [r3, #12]
    613e:	b143      	cbz	r3, 6152 <cdcdf_acm_set_req+0x8a>
			cdcdf_acm_notify_state(req->wValue);
    6140:	8860      	ldrh	r0, [r4, #2]
    6142:	4798      	blx	r3
		return ERR_NONE;
    6144:	2000      	movs	r0, #0
    6146:	e7ce      	b.n	60e6 <cdcdf_acm_set_req+0x1e>
			return ERR_INVALID_DATA;
    6148:	f04f 30ff 	mov.w	r0, #4294967295
    614c:	e7cb      	b.n	60e6 <cdcdf_acm_set_req+0x1e>
			return ERR_NONE;
    614e:	2000      	movs	r0, #0
    6150:	e7c9      	b.n	60e6 <cdcdf_acm_set_req+0x1e>
		return ERR_NONE;
    6152:	2000      	movs	r0, #0
    6154:	e7c7      	b.n	60e6 <cdcdf_acm_set_req+0x1e>
    6156:	bf00      	nop
    6158:	00006bed 	.word	0x00006bed
    615c:	20001640 	.word	0x20001640
    6160:	00006681 	.word	0x00006681

00006164 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    6164:	b538      	push	{r3, r4, r5, lr}
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    6166:	780b      	ldrb	r3, [r1, #0]
    6168:	f3c3 1441 	ubfx	r4, r3, #5, #2
    616c:	2c01      	cmp	r4, #1
    616e:	d111      	bne.n	6194 <cdcdf_acm_req+0x30>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    6170:	888c      	ldrh	r4, [r1, #4]
    6172:	4d0b      	ldr	r5, [pc, #44]	; (61a0 <cdcdf_acm_req+0x3c>)
    6174:	7c2d      	ldrb	r5, [r5, #16]
    6176:	42ac      	cmp	r4, r5
    6178:	d003      	beq.n	6182 <cdcdf_acm_req+0x1e>
    617a:	4d09      	ldr	r5, [pc, #36]	; (61a0 <cdcdf_acm_req+0x3c>)
    617c:	7c6d      	ldrb	r5, [r5, #17]
    617e:	42ac      	cmp	r4, r5
    6180:	d10b      	bne.n	619a <cdcdf_acm_req+0x36>
		if (req->bmRequestType & USB_EP_DIR_IN) {
    6182:	f013 0f80 	tst.w	r3, #128	; 0x80
    6186:	d102      	bne.n	618e <cdcdf_acm_req+0x2a>
			return cdcdf_acm_get_req(ep, req, stage);
		} else {
			return cdcdf_acm_set_req(ep, req, stage);
    6188:	4b06      	ldr	r3, [pc, #24]	; (61a4 <cdcdf_acm_req+0x40>)
    618a:	4798      	blx	r3
    618c:	bd38      	pop	{r3, r4, r5, pc}
			return cdcdf_acm_get_req(ep, req, stage);
    618e:	4b06      	ldr	r3, [pc, #24]	; (61a8 <cdcdf_acm_req+0x44>)
    6190:	4798      	blx	r3
    6192:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NOT_FOUND;
    6194:	f06f 0009 	mvn.w	r0, #9
    6198:	bd38      	pop	{r3, r4, r5, pc}
		}
	} else {
		return ERR_NOT_FOUND;
    619a:	f06f 0009 	mvn.w	r0, #9
	}
}
    619e:	bd38      	pop	{r3, r4, r5, pc}
    61a0:	20001640 	.word	0x20001640
    61a4:	000060c9 	.word	0x000060c9
    61a8:	00006091 	.word	0x00006091

000061ac <cdcdf_acm_enable>:
{
    61ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    61b0:	460e      	mov	r6, r1
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    61b2:	6887      	ldr	r7, [r0, #8]
	ifc = desc->sod;
    61b4:	6808      	ldr	r0, [r1, #0]
	for (i = 0; i < 2; i++) {
    61b6:	f04f 0800 	mov.w	r8, #0
    61ba:	f1b8 0f01 	cmp.w	r8, #1
    61be:	d843      	bhi.n	6248 <cdcdf_acm_enable+0x9c>
		if (NULL == ifc) {
    61c0:	2800      	cmp	r0, #0
    61c2:	d047      	beq.n	6254 <cdcdf_acm_enable+0xa8>
		ifc_desc.bInterfaceNumber = ifc[2];
    61c4:	7883      	ldrb	r3, [r0, #2]
		ifc_desc.bInterfaceClass  = ifc[5];
    61c6:	7942      	ldrb	r2, [r0, #5]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    61c8:	2a02      	cmp	r2, #2
    61ca:	d001      	beq.n	61d0 <cdcdf_acm_enable+0x24>
    61cc:	2a0a      	cmp	r2, #10
    61ce:	d145      	bne.n	625c <cdcdf_acm_enable+0xb0>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    61d0:	46c1      	mov	r9, r8
    61d2:	f817 2008 	ldrb.w	r2, [r7, r8]
    61d6:	4293      	cmp	r3, r2
    61d8:	d044      	beq.n	6264 <cdcdf_acm_enable+0xb8>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    61da:	2aff      	cmp	r2, #255	; 0xff
    61dc:	d146      	bne.n	626c <cdcdf_acm_enable+0xc0>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    61de:	f807 3008 	strb.w	r3, [r7, r8]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    61e2:	2205      	movs	r2, #5
    61e4:	6871      	ldr	r1, [r6, #4]
    61e6:	4b25      	ldr	r3, [pc, #148]	; (627c <cdcdf_acm_enable+0xd0>)
    61e8:	4798      	blx	r3
    61ea:	4604      	mov	r4, r0
		while (NULL != ep) {
    61ec:	e00c      	b.n	6208 <cdcdf_acm_enable+0x5c>
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    61ee:	eb07 0309 	add.w	r3, r7, r9
    61f2:	709d      	strb	r5, [r3, #2]
				usb_d_ep_enable(func_data->func_ep_in[i]);
    61f4:	4628      	mov	r0, r5
    61f6:	4b22      	ldr	r3, [pc, #136]	; (6280 <cdcdf_acm_enable+0xd4>)
    61f8:	4798      	blx	r3
			desc->sod = ep;
    61fa:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return descriptor length
 */
static inline uint8_t usb_desc_len(const uint8_t *desc)
{
	return desc[0];
    61fc:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    61fe:	6871      	ldr	r1, [r6, #4]
    6200:	4420      	add	r0, r4
    6202:	4b20      	ldr	r3, [pc, #128]	; (6284 <cdcdf_acm_enable+0xd8>)
    6204:	4798      	blx	r3
    6206:	4604      	mov	r4, r0
		while (NULL != ep) {
    6208:	b194      	cbz	r4, 6230 <cdcdf_acm_enable+0x84>
			ep_desc.bEndpointAddress = ep[2];
    620a:	78a5      	ldrb	r5, [r4, #2]
	return (ptr[0] + (ptr[1] << 8));
    620c:	7922      	ldrb	r2, [r4, #4]
    620e:	7963      	ldrb	r3, [r4, #5]
    6210:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    6214:	b292      	uxth	r2, r2
    6216:	78e1      	ldrb	r1, [r4, #3]
    6218:	4628      	mov	r0, r5
    621a:	4b1b      	ldr	r3, [pc, #108]	; (6288 <cdcdf_acm_enable+0xdc>)
    621c:	4798      	blx	r3
    621e:	bb48      	cbnz	r0, 6274 <cdcdf_acm_enable+0xc8>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    6220:	f015 0f80 	tst.w	r5, #128	; 0x80
    6224:	d1e3      	bne.n	61ee <cdcdf_acm_enable+0x42>
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    6226:	713d      	strb	r5, [r7, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    6228:	4628      	mov	r0, r5
    622a:	4b15      	ldr	r3, [pc, #84]	; (6280 <cdcdf_acm_enable+0xd4>)
    622c:	4798      	blx	r3
    622e:	e7e4      	b.n	61fa <cdcdf_acm_enable+0x4e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    6230:	6833      	ldr	r3, [r6, #0]
	return desc[0];
    6232:	7818      	ldrb	r0, [r3, #0]
    6234:	2204      	movs	r2, #4
    6236:	6871      	ldr	r1, [r6, #4]
    6238:	4418      	add	r0, r3
    623a:	4b10      	ldr	r3, [pc, #64]	; (627c <cdcdf_acm_enable+0xd0>)
    623c:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    623e:	f108 0801 	add.w	r8, r8, #1
    6242:	fa5f f888 	uxtb.w	r8, r8
    6246:	e7b8      	b.n	61ba <cdcdf_acm_enable+0xe>
	_cdcdf_acm_funcd.enabled = true;
    6248:	2201      	movs	r2, #1
    624a:	4b10      	ldr	r3, [pc, #64]	; (628c <cdcdf_acm_enable+0xe0>)
    624c:	755a      	strb	r2, [r3, #21]
	return ERR_NONE;
    624e:	2000      	movs	r0, #0
    6250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    6254:	f06f 0009 	mvn.w	r0, #9
    6258:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    625c:	f06f 0009 	mvn.w	r0, #9
    6260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_ALREADY_INITIALIZED;
    6264:	f06f 0011 	mvn.w	r0, #17
    6268:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NO_RESOURCE;
    626c:	f06f 001b 	mvn.w	r0, #27
    6270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NOT_INITIALIZED;
    6274:	f06f 0013 	mvn.w	r0, #19
}
    6278:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    627c:	00006c0d 	.word	0x00006c0d
    6280:	00002191 	.word	0x00002191
    6284:	00006c41 	.word	0x00006c41
    6288:	000020fd 	.word	0x000020fd
    628c:	20001640 	.word	0x20001640

00006290 <cdcdf_acm_disable>:
{
    6290:	b570      	push	{r4, r5, r6, lr}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    6292:	6886      	ldr	r6, [r0, #8]
	if (desc) {
    6294:	b1d9      	cbz	r1, 62ce <cdcdf_acm_disable+0x3e>
		ifc_desc.bInterfaceClass = desc->sod[5];
    6296:	680b      	ldr	r3, [r1, #0]
    6298:	795b      	ldrb	r3, [r3, #5]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    629a:	2b02      	cmp	r3, #2
    629c:	d019      	beq.n	62d2 <cdcdf_acm_disable+0x42>
    629e:	2b0a      	cmp	r3, #10
    62a0:	d124      	bne.n	62ec <cdcdf_acm_disable+0x5c>
    62a2:	2400      	movs	r4, #0
    62a4:	e001      	b.n	62aa <cdcdf_acm_disable+0x1a>
	for (i = 0; i < 2; i++) {
    62a6:	3401      	adds	r4, #1
    62a8:	b2e4      	uxtb	r4, r4
    62aa:	2c01      	cmp	r4, #1
    62ac:	d813      	bhi.n	62d6 <cdcdf_acm_disable+0x46>
		if (func_data->func_iface[i] == 0xFF) {
    62ae:	4625      	mov	r5, r4
    62b0:	5d33      	ldrb	r3, [r6, r4]
    62b2:	2bff      	cmp	r3, #255	; 0xff
    62b4:	d0f7      	beq.n	62a6 <cdcdf_acm_disable+0x16>
			func_data->func_iface[i] = 0xFF;
    62b6:	23ff      	movs	r3, #255	; 0xff
    62b8:	5533      	strb	r3, [r6, r4]
			if (func_data->func_ep_in[i] != 0xFF) {
    62ba:	1933      	adds	r3, r6, r4
    62bc:	7898      	ldrb	r0, [r3, #2]
    62be:	28ff      	cmp	r0, #255	; 0xff
    62c0:	d0f1      	beq.n	62a6 <cdcdf_acm_disable+0x16>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    62c2:	4b0c      	ldr	r3, [pc, #48]	; (62f4 <cdcdf_acm_disable+0x64>)
    62c4:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    62c6:	4435      	add	r5, r6
    62c8:	23ff      	movs	r3, #255	; 0xff
    62ca:	70ab      	strb	r3, [r5, #2]
    62cc:	e7eb      	b.n	62a6 <cdcdf_acm_disable+0x16>
    62ce:	2400      	movs	r4, #0
    62d0:	e7eb      	b.n	62aa <cdcdf_acm_disable+0x1a>
    62d2:	2400      	movs	r4, #0
    62d4:	e7e9      	b.n	62aa <cdcdf_acm_disable+0x1a>
	if (func_data->func_ep_out != 0xFF) {
    62d6:	7930      	ldrb	r0, [r6, #4]
    62d8:	28ff      	cmp	r0, #255	; 0xff
    62da:	d003      	beq.n	62e4 <cdcdf_acm_disable+0x54>
		usb_d_ep_deinit(func_data->func_ep_out);
    62dc:	4b05      	ldr	r3, [pc, #20]	; (62f4 <cdcdf_acm_disable+0x64>)
    62de:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    62e0:	23ff      	movs	r3, #255	; 0xff
    62e2:	7133      	strb	r3, [r6, #4]
	_cdcdf_acm_funcd.enabled = false;
    62e4:	2000      	movs	r0, #0
    62e6:	4b04      	ldr	r3, [pc, #16]	; (62f8 <cdcdf_acm_disable+0x68>)
    62e8:	7558      	strb	r0, [r3, #21]
	return ERR_NONE;
    62ea:	bd70      	pop	{r4, r5, r6, pc}
			return ERR_NOT_FOUND;
    62ec:	f06f 0009 	mvn.w	r0, #9
}
    62f0:	bd70      	pop	{r4, r5, r6, pc}
    62f2:	bf00      	nop
    62f4:	00002165 	.word	0x00002165
    62f8:	20001640 	.word	0x20001640

000062fc <cdcdf_acm_ctrl>:
{
    62fc:	b508      	push	{r3, lr}
	switch (ctrl) {
    62fe:	2901      	cmp	r1, #1
    6300:	d009      	beq.n	6316 <cdcdf_acm_ctrl+0x1a>
    6302:	b121      	cbz	r1, 630e <cdcdf_acm_ctrl+0x12>
    6304:	2902      	cmp	r1, #2
    6306:	d10a      	bne.n	631e <cdcdf_acm_ctrl+0x22>
		return ERR_UNSUPPORTED_OP;
    6308:	f06f 001a 	mvn.w	r0, #26
    630c:	bd08      	pop	{r3, pc}
		return cdcdf_acm_enable(drv, (struct usbd_descriptors *)param);
    630e:	4611      	mov	r1, r2
    6310:	4b04      	ldr	r3, [pc, #16]	; (6324 <cdcdf_acm_ctrl+0x28>)
    6312:	4798      	blx	r3
    6314:	bd08      	pop	{r3, pc}
		return cdcdf_acm_disable(drv, (struct usbd_descriptors *)param);
    6316:	4611      	mov	r1, r2
    6318:	4b03      	ldr	r3, [pc, #12]	; (6328 <cdcdf_acm_ctrl+0x2c>)
    631a:	4798      	blx	r3
    631c:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    631e:	f06f 000c 	mvn.w	r0, #12
}
    6322:	bd08      	pop	{r3, pc}
    6324:	000061ad 	.word	0x000061ad
    6328:	00006291 	.word	0x00006291

0000632c <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    632c:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    632e:	4b0b      	ldr	r3, [pc, #44]	; (635c <cdcdf_acm_init+0x30>)
    6330:	4798      	blx	r3
    6332:	2801      	cmp	r0, #1
    6334:	d80e      	bhi.n	6354 <cdcdf_acm_init+0x28>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    6336:	480a      	ldr	r0, [pc, #40]	; (6360 <cdcdf_acm_init+0x34>)
    6338:	4b0a      	ldr	r3, [pc, #40]	; (6364 <cdcdf_acm_init+0x38>)
    633a:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    633c:	f100 0310 	add.w	r3, r0, #16
    6340:	6203      	str	r3, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    6342:	3018      	adds	r0, #24
    6344:	4b08      	ldr	r3, [pc, #32]	; (6368 <cdcdf_acm_init+0x3c>)
    6346:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    6348:	4908      	ldr	r1, [pc, #32]	; (636c <cdcdf_acm_init+0x40>)
    634a:	2001      	movs	r0, #1
    634c:	4b08      	ldr	r3, [pc, #32]	; (6370 <cdcdf_acm_init+0x44>)
    634e:	4798      	blx	r3
	return ERR_NONE;
    6350:	2000      	movs	r0, #0
    6352:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    6354:	f06f 0010 	mvn.w	r0, #16
}
    6358:	bd08      	pop	{r3, pc}
    635a:	bf00      	nop
    635c:	00006bf9 	.word	0x00006bf9
    6360:	20001640 	.word	0x20001640
    6364:	000062fd 	.word	0x000062fd
    6368:	00006b8d 	.word	0x00006b8d
    636c:	2000001c 	.word	0x2000001c
    6370:	00006af9 	.word	0x00006af9

00006374 <cdcdf_acm_register_callback>:

/**
 * \brief USB CDC ACM Function Register Callback
 */
int32_t cdcdf_acm_register_callback(enum cdcdf_acm_cb_type cb_type, FUNC_PTR func)
{
    6374:	b508      	push	{r3, lr}
	switch (cb_type) {
    6376:	2803      	cmp	r0, #3
    6378:	d81b      	bhi.n	63b2 <cdcdf_acm_register_callback+0x3e>
    637a:	e8df f000 	tbb	[pc, r0]
    637e:	0a02      	.short	0x0a02
    6380:	1612      	.short	0x1612
	case CDCDF_ACM_CB_READ:
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    6382:	460a      	mov	r2, r1
    6384:	2102      	movs	r1, #2
    6386:	4b0c      	ldr	r3, [pc, #48]	; (63b8 <cdcdf_acm_register_callback+0x44>)
    6388:	7d18      	ldrb	r0, [r3, #20]
    638a:	4b0c      	ldr	r3, [pc, #48]	; (63bc <cdcdf_acm_register_callback+0x48>)
    638c:	4798      	blx	r3
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
		break;
	default:
		return ERR_INVALID_ARG;
	}
	return ERR_NONE;
    638e:	2000      	movs	r0, #0
		break;
    6390:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    6392:	460a      	mov	r2, r1
    6394:	2102      	movs	r1, #2
    6396:	4b08      	ldr	r3, [pc, #32]	; (63b8 <cdcdf_acm_register_callback+0x44>)
    6398:	7cd8      	ldrb	r0, [r3, #19]
    639a:	4b08      	ldr	r3, [pc, #32]	; (63bc <cdcdf_acm_register_callback+0x48>)
    639c:	4798      	blx	r3
	return ERR_NONE;
    639e:	2000      	movs	r0, #0
		break;
    63a0:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    63a2:	4b05      	ldr	r3, [pc, #20]	; (63b8 <cdcdf_acm_register_callback+0x44>)
    63a4:	6099      	str	r1, [r3, #8]
	return ERR_NONE;
    63a6:	2000      	movs	r0, #0
		break;
    63a8:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    63aa:	4b03      	ldr	r3, [pc, #12]	; (63b8 <cdcdf_acm_register_callback+0x44>)
    63ac:	60d9      	str	r1, [r3, #12]
	return ERR_NONE;
    63ae:	2000      	movs	r0, #0
		break;
    63b0:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    63b2:	f06f 000c 	mvn.w	r0, #12
}
    63b6:	bd08      	pop	{r3, pc}
    63b8:	20001640 	.word	0x20001640
    63bc:	00002361 	.word	0x00002361

000063c0 <cdcdf_acm_is_enabled>:
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
}
    63c0:	4b01      	ldr	r3, [pc, #4]	; (63c8 <cdcdf_acm_is_enabled+0x8>)
    63c2:	7d58      	ldrb	r0, [r3, #21]
    63c4:	4770      	bx	lr
    63c6:	bf00      	nop
    63c8:	20001640 	.word	0x20001640

000063cc <cdcdf_acm_read>:
{
    63cc:	b538      	push	{r3, r4, r5, lr}
    63ce:	4604      	mov	r4, r0
    63d0:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    63d2:	4b07      	ldr	r3, [pc, #28]	; (63f0 <cdcdf_acm_read+0x24>)
    63d4:	4798      	blx	r3
    63d6:	b138      	cbz	r0, 63e8 <cdcdf_acm_read+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    63d8:	2300      	movs	r3, #0
    63da:	462a      	mov	r2, r5
    63dc:	4621      	mov	r1, r4
    63de:	4805      	ldr	r0, [pc, #20]	; (63f4 <cdcdf_acm_read+0x28>)
    63e0:	7d00      	ldrb	r0, [r0, #20]
    63e2:	4c05      	ldr	r4, [pc, #20]	; (63f8 <cdcdf_acm_read+0x2c>)
    63e4:	47a0      	blx	r4
    63e6:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    63e8:	f06f 0010 	mvn.w	r0, #16
}
    63ec:	bd38      	pop	{r3, r4, r5, pc}
    63ee:	bf00      	nop
    63f0:	000063c1 	.word	0x000063c1
    63f4:	20001640 	.word	0x20001640
    63f8:	00006681 	.word	0x00006681

000063fc <cdcdf_acm_write>:
{
    63fc:	b538      	push	{r3, r4, r5, lr}
    63fe:	4604      	mov	r4, r0
    6400:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    6402:	4b07      	ldr	r3, [pc, #28]	; (6420 <cdcdf_acm_write+0x24>)
    6404:	4798      	blx	r3
    6406:	b138      	cbz	r0, 6418 <cdcdf_acm_write+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    6408:	2301      	movs	r3, #1
    640a:	462a      	mov	r2, r5
    640c:	4621      	mov	r1, r4
    640e:	4805      	ldr	r0, [pc, #20]	; (6424 <cdcdf_acm_write+0x28>)
    6410:	7cc0      	ldrb	r0, [r0, #19]
    6412:	4c05      	ldr	r4, [pc, #20]	; (6428 <cdcdf_acm_write+0x2c>)
    6414:	47a0      	blx	r4
    6416:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    6418:	f06f 0010 	mvn.w	r0, #16
}
    641c:	bd38      	pop	{r3, r4, r5, pc}
    641e:	bf00      	nop
    6420:	000063c1 	.word	0x000063c1
    6424:	20001640 	.word	0x20001640
    6428:	00006681 	.word	0x00006681

0000642c <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    642c:	b510      	push	{r4, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    642e:	4b06      	ldr	r3, [pc, #24]	; (6448 <usbdc_unconfig+0x1c>)
    6430:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    6432:	e005      	b.n	6440 <usbdc_unconfig+0x14>
		func->ctrl(func, USBDF_DISABLE, NULL);
    6434:	6863      	ldr	r3, [r4, #4]
    6436:	2200      	movs	r2, #0
    6438:	2101      	movs	r1, #1
    643a:	4620      	mov	r0, r4
    643c:	4798      	blx	r3
		func = func->next;
    643e:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    6440:	2c00      	cmp	r4, #0
    6442:	d1f7      	bne.n	6434 <usbdc_unconfig+0x8>
	}
}
    6444:	bd10      	pop	{r4, pc}
    6446:	bf00      	nop
    6448:	20001664 	.word	0x20001664

0000644c <usbdc_sof_notify>:
	}
}

/** Invoke all registered SOF callbacks. */
static void usbdc_sof_notify(void)
{
    644c:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    644e:	4b05      	ldr	r3, [pc, #20]	; (6464 <usbdc_sof_notify+0x18>)
    6450:	685c      	ldr	r4, [r3, #4]

	while (sof != NULL) {
    6452:	e000      	b.n	6456 <usbdc_sof_notify+0xa>
		if (NULL != sof->cb) {
			sof->cb();
		}
		sof = sof->next;
    6454:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    6456:	b124      	cbz	r4, 6462 <usbdc_sof_notify+0x16>
		if (NULL != sof->cb) {
    6458:	6863      	ldr	r3, [r4, #4]
    645a:	2b00      	cmp	r3, #0
    645c:	d0fa      	beq.n	6454 <usbdc_sof_notify+0x8>
			sof->cb();
    645e:	4798      	blx	r3
    6460:	e7f8      	b.n	6454 <usbdc_sof_notify+0x8>
	}
}
    6462:	bd10      	pop	{r4, pc}
    6464:	20001664 	.word	0x20001664

00006468 <usbdc_change_notify>:

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    6468:	b570      	push	{r4, r5, r6, lr}
    646a:	4606      	mov	r6, r0
    646c:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    646e:	4b06      	ldr	r3, [pc, #24]	; (6488 <usbdc_change_notify+0x20>)
    6470:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    6472:	e000      	b.n	6476 <usbdc_change_notify+0xe>
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    6474:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    6476:	b134      	cbz	r4, 6486 <usbdc_change_notify+0x1e>
		if (NULL != cg->cb) {
    6478:	6863      	ldr	r3, [r4, #4]
    647a:	2b00      	cmp	r3, #0
    647c:	d0fa      	beq.n	6474 <usbdc_change_notify+0xc>
			cg->cb(change, value);
    647e:	4629      	mov	r1, r5
    6480:	4630      	mov	r0, r6
    6482:	4798      	blx	r3
    6484:	e7f6      	b.n	6474 <usbdc_change_notify+0xc>
	}
}
    6486:	bd70      	pop	{r4, r5, r6, pc}
    6488:	20001664 	.word	0x20001664

0000648c <usbdc_request_handler>:

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    648c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    648e:	4607      	mov	r7, r0
    6490:	460e      	mov	r6, r1
    6492:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    6494:	4b0b      	ldr	r3, [pc, #44]	; (64c4 <usbdc_request_handler+0x38>)
    6496:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    6498:	e000      	b.n	649c <usbdc_request_handler+0x10>
				return true;
			} else if (ERR_NOT_FOUND != rc) {
				return -1;
			}
		}
		h = h->next;
    649a:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    649c:	b16c      	cbz	r4, 64ba <usbdc_request_handler+0x2e>
		if (NULL != h->cb) {
    649e:	6863      	ldr	r3, [r4, #4]
    64a0:	2b00      	cmp	r3, #0
    64a2:	d0fa      	beq.n	649a <usbdc_request_handler+0xe>
			rc = h->cb(ep, req, stage);
    64a4:	462a      	mov	r2, r5
    64a6:	4631      	mov	r1, r6
    64a8:	4638      	mov	r0, r7
    64aa:	4798      	blx	r3
			if (0 == rc) {
    64ac:	b138      	cbz	r0, 64be <usbdc_request_handler+0x32>
			} else if (ERR_NOT_FOUND != rc) {
    64ae:	f110 0f0a 	cmn.w	r0, #10
    64b2:	d0f2      	beq.n	649a <usbdc_request_handler+0xe>
				return -1;
    64b4:	f04f 30ff 	mov.w	r0, #4294967295
	}
	return false;
}
    64b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    64ba:	2000      	movs	r0, #0
    64bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    64be:	2001      	movs	r0, #1
    64c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    64c2:	bf00      	nop
    64c4:	20001664 	.word	0x20001664

000064c8 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    64c8:	b508      	push	{r3, lr}
	usbdc_sof_notify();
    64ca:	4b01      	ldr	r3, [pc, #4]	; (64d0 <usbd_sof_cb+0x8>)
    64cc:	4798      	blx	r3
    64ce:	bd08      	pop	{r3, pc}
    64d0:	0000644d 	.word	0x0000644d

000064d4 <usbdc_ctrl_data_end>:
/**
 * \brief When control data stage is end
 * \param[in] req Pointer to the request.
 */
static bool usbdc_ctrl_data_end(struct usb_req *req)
{
    64d4:	b508      	push	{r3, lr}
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    64d6:	2201      	movs	r2, #1
    64d8:	4601      	mov	r1, r0
    64da:	2000      	movs	r0, #0
    64dc:	4b01      	ldr	r3, [pc, #4]	; (64e4 <usbdc_ctrl_data_end+0x10>)
    64de:	4798      	blx	r3
	return false;
}
    64e0:	2000      	movs	r0, #0
    64e2:	bd08      	pop	{r3, pc}
    64e4:	0000648d 	.word	0x0000648d

000064e8 <usbdc_set_address>:
{
    64e8:	b508      	push	{r3, lr}
	usb_d_set_address(addr);
    64ea:	4b01      	ldr	r3, [pc, #4]	; (64f0 <usbdc_set_address+0x8>)
    64ec:	4798      	blx	r3
    64ee:	bd08      	pop	{r3, pc}
    64f0:	000020f1 	.word	0x000020f1

000064f4 <usbdc_ctrl_status_end>:
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    64f4:	7803      	ldrb	r3, [r0, #0]
    64f6:	bb1b      	cbnz	r3, 6540 <usbdc_ctrl_status_end+0x4c>
{
    64f8:	b510      	push	{r4, lr}
    64fa:	4604      	mov	r4, r0
	switch (req->bRequest) {
    64fc:	7843      	ldrb	r3, [r0, #1]
    64fe:	2b05      	cmp	r3, #5
    6500:	d00f      	beq.n	6522 <usbdc_ctrl_status_end+0x2e>
    6502:	2b09      	cmp	r3, #9
    6504:	d119      	bne.n	653a <usbdc_ctrl_status_end+0x46>
		usbdc.cfg_value = req->wValue;
    6506:	8842      	ldrh	r2, [r0, #2]
    6508:	4b0e      	ldr	r3, [pc, #56]	; (6544 <usbdc_ctrl_status_end+0x50>)
    650a:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    650c:	8843      	ldrh	r3, [r0, #2]
    650e:	b933      	cbnz	r3, 651e <usbdc_ctrl_status_end+0x2a>
    6510:	2103      	movs	r1, #3
    6512:	4b0c      	ldr	r3, [pc, #48]	; (6544 <usbdc_ctrl_status_end+0x50>)
    6514:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    6516:	2001      	movs	r0, #1
    6518:	4b0b      	ldr	r3, [pc, #44]	; (6548 <usbdc_ctrl_status_end+0x54>)
    651a:	4798      	blx	r3
		break;
    651c:	bd10      	pop	{r4, pc}
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    651e:	2104      	movs	r1, #4
    6520:	e7f7      	b.n	6512 <usbdc_ctrl_status_end+0x1e>
		usbdc_set_address(req->wValue);
    6522:	8840      	ldrh	r0, [r0, #2]
    6524:	b2c0      	uxtb	r0, r0
    6526:	4b09      	ldr	r3, [pc, #36]	; (654c <usbdc_ctrl_status_end+0x58>)
    6528:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    652a:	8863      	ldrh	r3, [r4, #2]
    652c:	b133      	cbz	r3, 653c <usbdc_ctrl_status_end+0x48>
    652e:	2103      	movs	r1, #3
    6530:	4b04      	ldr	r3, [pc, #16]	; (6544 <usbdc_ctrl_status_end+0x50>)
    6532:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    6534:	2001      	movs	r0, #1
    6536:	4b04      	ldr	r3, [pc, #16]	; (6548 <usbdc_ctrl_status_end+0x54>)
    6538:	4798      	blx	r3
    653a:	bd10      	pop	{r4, pc}
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    653c:	2102      	movs	r1, #2
    653e:	e7f7      	b.n	6530 <usbdc_ctrl_status_end+0x3c>
    6540:	4770      	bx	lr
    6542:	bf00      	nop
    6544:	20001664 	.word	0x20001664
    6548:	00006469 	.word	0x00006469
    654c:	000064e9 	.word	0x000064e9

00006550 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    6550:	b508      	push	{r3, lr}
	(void)ep;

	switch (code) {
    6552:	b119      	cbz	r1, 655c <usbdc_cb_ctl_done+0xc>
    6554:	2901      	cmp	r1, #1
    6556:	d006      	beq.n	6566 <usbdc_cb_ctl_done+0x16>
	case USB_XFER_DATA:
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
    6558:	2000      	movs	r0, #0
}
    655a:	bd08      	pop	{r3, pc}
		usbdc_ctrl_status_end(req);
    655c:	4610      	mov	r0, r2
    655e:	4b04      	ldr	r3, [pc, #16]	; (6570 <usbdc_cb_ctl_done+0x20>)
    6560:	4798      	blx	r3
	return false;
    6562:	2000      	movs	r0, #0
		break;
    6564:	bd08      	pop	{r3, pc}
		return usbdc_ctrl_data_end(req);
    6566:	4610      	mov	r0, r2
    6568:	4b02      	ldr	r3, [pc, #8]	; (6574 <usbdc_cb_ctl_done+0x24>)
    656a:	4798      	blx	r3
    656c:	bd08      	pop	{r3, pc}
    656e:	bf00      	nop
    6570:	000064f5 	.word	0x000064f5
    6574:	000064d5 	.word	0x000064d5

00006578 <usbdc_set_config>:
{
    6578:	b530      	push	{r4, r5, lr}
    657a:	b083      	sub	sp, #12
	if (cfg_value == 0) {
    657c:	b1a8      	cbz	r0, 65aa <usbdc_set_config+0x32>
    657e:	4602      	mov	r2, r0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    6580:	4b1d      	ldr	r3, [pc, #116]	; (65f8 <usbdc_set_config+0x80>)
    6582:	681b      	ldr	r3, [r3, #0]
    6584:	6859      	ldr	r1, [r3, #4]
    6586:	6818      	ldr	r0, [r3, #0]
    6588:	4b1c      	ldr	r3, [pc, #112]	; (65fc <usbdc_set_config+0x84>)
    658a:	4798      	blx	r3
	if (NULL == cfg_desc) {
    658c:	2800      	cmp	r0, #0
    658e:	d030      	beq.n	65f2 <usbdc_set_config+0x7a>
	return (ptr[0] + (ptr[1] << 8));
    6590:	7881      	ldrb	r1, [r0, #2]
    6592:	78c2      	ldrb	r2, [r0, #3]
    6594:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    6598:	fa10 f181 	uxtah	r1, r0, r1
    659c:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    659e:	2204      	movs	r2, #4
    65a0:	4b17      	ldr	r3, [pc, #92]	; (6600 <usbdc_set_config+0x88>)
    65a2:	4798      	blx	r3
    65a4:	9000      	str	r0, [sp, #0]
	uint8_t                 last_iface = 0xFF;
    65a6:	24ff      	movs	r4, #255	; 0xff
	while (NULL != desc.sod) {
    65a8:	e00d      	b.n	65c6 <usbdc_set_config+0x4e>
		usbdc_unconfig();
    65aa:	4b16      	ldr	r3, [pc, #88]	; (6604 <usbdc_set_config+0x8c>)
    65ac:	4798      	blx	r3
		return true;
    65ae:	2001      	movs	r0, #1
    65b0:	e01d      	b.n	65ee <usbdc_set_config+0x76>
			last_iface = desc.sod[2];
    65b2:	462c      	mov	r4, r5
		desc.sod = usb_desc_next(desc.sod);
    65b4:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    65b6:	7803      	ldrb	r3, [r0, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    65b8:	4418      	add	r0, r3
    65ba:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    65bc:	2204      	movs	r2, #4
    65be:	9901      	ldr	r1, [sp, #4]
    65c0:	4b0f      	ldr	r3, [pc, #60]	; (6600 <usbdc_set_config+0x88>)
    65c2:	4798      	blx	r3
    65c4:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    65c6:	9b00      	ldr	r3, [sp, #0]
    65c8:	b183      	cbz	r3, 65ec <usbdc_set_config+0x74>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    65ca:	789d      	ldrb	r5, [r3, #2]
    65cc:	42ac      	cmp	r4, r5
    65ce:	d0f1      	beq.n	65b4 <usbdc_set_config+0x3c>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    65d0:	4b09      	ldr	r3, [pc, #36]	; (65f8 <usbdc_set_config+0x80>)
    65d2:	691c      	ldr	r4, [r3, #16]
			while (NULL != func) {
    65d4:	2c00      	cmp	r4, #0
    65d6:	d0ec      	beq.n	65b2 <usbdc_set_config+0x3a>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    65d8:	6863      	ldr	r3, [r4, #4]
    65da:	466a      	mov	r2, sp
    65dc:	2100      	movs	r1, #0
    65de:	4620      	mov	r0, r4
    65e0:	4798      	blx	r3
    65e2:	b108      	cbz	r0, 65e8 <usbdc_set_config+0x70>
					func = func->next;
    65e4:	6824      	ldr	r4, [r4, #0]
    65e6:	e7f5      	b.n	65d4 <usbdc_set_config+0x5c>
			last_iface = desc.sod[2];
    65e8:	462c      	mov	r4, r5
    65ea:	e7e3      	b.n	65b4 <usbdc_set_config+0x3c>
	return true;
    65ec:	2001      	movs	r0, #1
}
    65ee:	b003      	add	sp, #12
    65f0:	bd30      	pop	{r4, r5, pc}
		return false;
    65f2:	2000      	movs	r0, #0
    65f4:	e7fb      	b.n	65ee <usbdc_set_config+0x76>
    65f6:	bf00      	nop
    65f8:	20001664 	.word	0x20001664
    65fc:	00006c65 	.word	0x00006c65
    6600:	00006c0d 	.word	0x00006c0d
    6604:	0000642d 	.word	0x0000642d

00006608 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    6608:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    660a:	4b0d      	ldr	r3, [pc, #52]	; (6640 <usbdc_reset+0x38>)
    660c:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    660e:	4d0d      	ldr	r5, [pc, #52]	; (6644 <usbdc_reset+0x3c>)
    6610:	2602      	movs	r6, #2
    6612:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    6614:	2400      	movs	r4, #0
    6616:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    6618:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    661a:	4620      	mov	r0, r4
    661c:	4b0a      	ldr	r3, [pc, #40]	; (6648 <usbdc_reset+0x40>)
    661e:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    6620:	7f28      	ldrb	r0, [r5, #28]
    6622:	4b0a      	ldr	r3, [pc, #40]	; (664c <usbdc_reset+0x44>)
    6624:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    6626:	4a0a      	ldr	r2, [pc, #40]	; (6650 <usbdc_reset+0x48>)
    6628:	4621      	mov	r1, r4
    662a:	4620      	mov	r0, r4
    662c:	4d09      	ldr	r5, [pc, #36]	; (6654 <usbdc_reset+0x4c>)
    662e:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    6630:	4a09      	ldr	r2, [pc, #36]	; (6658 <usbdc_reset+0x50>)
    6632:	4631      	mov	r1, r6
    6634:	4620      	mov	r0, r4
    6636:	47a8      	blx	r5
	usb_d_ep_enable(0);
    6638:	4620      	mov	r0, r4
    663a:	4b08      	ldr	r3, [pc, #32]	; (665c <usbdc_reset+0x54>)
    663c:	4798      	blx	r3
    663e:	bd70      	pop	{r4, r5, r6, pc}
    6640:	0000642d 	.word	0x0000642d
    6644:	20001664 	.word	0x20001664
    6648:	00002165 	.word	0x00002165
    664c:	00002151 	.word	0x00002151
    6650:	00006aad 	.word	0x00006aad
    6654:	00002361 	.word	0x00002361
    6658:	00006551 	.word	0x00006551
    665c:	00002191 	.word	0x00002191

00006660 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    6660:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    6662:	b110      	cbz	r0, 666a <usbd_event_cb+0xa>
    6664:	2801      	cmp	r0, #1
    6666:	d004      	beq.n	6672 <usbd_event_cb+0x12>
    6668:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    666a:	2000      	movs	r0, #0
    666c:	4b02      	ldr	r3, [pc, #8]	; (6678 <usbd_event_cb+0x18>)
    666e:	4798      	blx	r3
		break;
    6670:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    6672:	4b02      	ldr	r3, [pc, #8]	; (667c <usbd_event_cb+0x1c>)
    6674:	4798      	blx	r3
    6676:	bd08      	pop	{r3, pc}
    6678:	00006469 	.word	0x00006469
    667c:	00006609 	.word	0x00006609

00006680 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    6680:	b500      	push	{lr}
    6682:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    6684:	9101      	str	r1, [sp, #4]
    6686:	9202      	str	r2, [sp, #8]
    6688:	f88d 000c 	strb.w	r0, [sp, #12]
    668c:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    6690:	a801      	add	r0, sp, #4
    6692:	4b02      	ldr	r3, [pc, #8]	; (669c <usbdc_xfer+0x1c>)
    6694:	4798      	blx	r3
}
    6696:	b005      	add	sp, #20
    6698:	f85d fb04 	ldr.w	pc, [sp], #4
    669c:	000021dd 	.word	0x000021dd

000066a0 <usbdc_clear_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    66a0:	780b      	ldrb	r3, [r1, #0]
    66a2:	f003 031f 	and.w	r3, r3, #31
    66a6:	2b02      	cmp	r3, #2
    66a8:	d112      	bne.n	66d0 <usbdc_clear_ftr_req+0x30>
		if (req->wLength != 0) {
    66aa:	88cb      	ldrh	r3, [r1, #6]
    66ac:	b10b      	cbz	r3, 66b2 <usbdc_clear_ftr_req+0x12>
			return false;
    66ae:	2000      	movs	r0, #0
    66b0:	4770      	bx	lr
{
    66b2:	b510      	push	{r4, lr}
    66b4:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    66b6:	8888      	ldrh	r0, [r1, #4]
    66b8:	2100      	movs	r1, #0
    66ba:	b2c0      	uxtb	r0, r0
    66bc:	4b05      	ldr	r3, [pc, #20]	; (66d4 <usbdc_clear_ftr_req+0x34>)
    66be:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    66c0:	2301      	movs	r3, #1
    66c2:	2200      	movs	r2, #0
    66c4:	4611      	mov	r1, r2
    66c6:	4620      	mov	r0, r4
    66c8:	4c03      	ldr	r4, [pc, #12]	; (66d8 <usbdc_clear_ftr_req+0x38>)
    66ca:	47a0      	blx	r4
		return true;
    66cc:	2001      	movs	r0, #1
    66ce:	bd10      	pop	{r4, pc}
		return false;
    66d0:	2000      	movs	r0, #0
    66d2:	4770      	bx	lr
    66d4:	000022f1 	.word	0x000022f1
    66d8:	00006681 	.word	0x00006681

000066dc <usbdc_set_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    66dc:	780b      	ldrb	r3, [r1, #0]
    66de:	f003 031f 	and.w	r3, r3, #31
    66e2:	2b02      	cmp	r3, #2
    66e4:	d112      	bne.n	670c <usbdc_set_ftr_req+0x30>
		if (req->wLength != 0) {
    66e6:	88cb      	ldrh	r3, [r1, #6]
    66e8:	b10b      	cbz	r3, 66ee <usbdc_set_ftr_req+0x12>
			return false;
    66ea:	2000      	movs	r0, #0
    66ec:	4770      	bx	lr
{
    66ee:	b510      	push	{r4, lr}
    66f0:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    66f2:	8888      	ldrh	r0, [r1, #4]
    66f4:	2101      	movs	r1, #1
    66f6:	b2c0      	uxtb	r0, r0
    66f8:	4b05      	ldr	r3, [pc, #20]	; (6710 <usbdc_set_ftr_req+0x34>)
    66fa:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    66fc:	2301      	movs	r3, #1
    66fe:	2200      	movs	r2, #0
    6700:	4611      	mov	r1, r2
    6702:	4620      	mov	r0, r4
    6704:	4c03      	ldr	r4, [pc, #12]	; (6714 <usbdc_set_ftr_req+0x38>)
    6706:	47a0      	blx	r4
		return true;
    6708:	2001      	movs	r0, #1
    670a:	bd10      	pop	{r4, pc}
		return false;
    670c:	2000      	movs	r0, #0
    670e:	4770      	bx	lr
    6710:	000022f1 	.word	0x000022f1
    6714:	00006681 	.word	0x00006681

00006718 <usbdc_set_interface>:
{
    6718:	b570      	push	{r4, r5, r6, lr}
    671a:	b082      	sub	sp, #8
    671c:	4605      	mov	r5, r0
    671e:	460c      	mov	r4, r1
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    6720:	4a29      	ldr	r2, [pc, #164]	; (67c8 <usbdc_set_interface+0xb0>)
    6722:	6813      	ldr	r3, [r2, #0]
    6724:	7ed2      	ldrb	r2, [r2, #27]
    6726:	6859      	ldr	r1, [r3, #4]
    6728:	6818      	ldr	r0, [r3, #0]
    672a:	4b28      	ldr	r3, [pc, #160]	; (67cc <usbdc_set_interface+0xb4>)
    672c:	4798      	blx	r3
	if (NULL == ifc) {
    672e:	2800      	cmp	r0, #0
    6730:	d042      	beq.n	67b8 <usbdc_set_interface+0xa0>
	desc.sod = ifc;
    6732:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    6734:	7881      	ldrb	r1, [r0, #2]
    6736:	78c2      	ldrb	r2, [r0, #3]
    6738:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    673c:	fa10 f181 	uxtah	r1, r0, r1
    6740:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    6742:	2204      	movs	r2, #4
    6744:	4b22      	ldr	r3, [pc, #136]	; (67d0 <usbdc_set_interface+0xb8>)
    6746:	4798      	blx	r3
    6748:	4603      	mov	r3, r0
    674a:	b958      	cbnz	r0, 6764 <usbdc_set_interface+0x4c>
		return false;
    674c:	2000      	movs	r0, #0
    674e:	e036      	b.n	67be <usbdc_set_interface+0xa6>
		desc.sod = usb_desc_next(desc.sod);
    6750:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    6752:	7803      	ldrb	r3, [r0, #0]
	return (desc + usb_desc_len(desc));
    6754:	4418      	add	r0, r3
    6756:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    6758:	2204      	movs	r2, #4
    675a:	9901      	ldr	r1, [sp, #4]
    675c:	4b1c      	ldr	r3, [pc, #112]	; (67d0 <usbdc_set_interface+0xb8>)
    675e:	4798      	blx	r3
		if (NULL == ifc) {
    6760:	4603      	mov	r3, r0
    6762:	b358      	cbz	r0, 67bc <usbdc_set_interface+0xa4>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    6764:	789a      	ldrb	r2, [r3, #2]
    6766:	42a2      	cmp	r2, r4
    6768:	d1f2      	bne.n	6750 <usbdc_set_interface+0x38>
    676a:	78da      	ldrb	r2, [r3, #3]
    676c:	42aa      	cmp	r2, r5
    676e:	d1ef      	bne.n	6750 <usbdc_set_interface+0x38>
	desc.sod = ifc;
    6770:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    6772:	4b15      	ldr	r3, [pc, #84]	; (67c8 <usbdc_set_interface+0xb0>)
    6774:	691e      	ldr	r6, [r3, #16]
	while (NULL != func) {
    6776:	b1ee      	cbz	r6, 67b4 <usbdc_set_interface+0x9c>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    6778:	6873      	ldr	r3, [r6, #4]
    677a:	466a      	mov	r2, sp
    677c:	2101      	movs	r1, #1
    677e:	4630      	mov	r0, r6
    6780:	4798      	blx	r3
    6782:	b108      	cbz	r0, 6788 <usbdc_set_interface+0x70>
			func = func->next;
    6784:	6836      	ldr	r6, [r6, #0]
    6786:	e7f6      	b.n	6776 <usbdc_set_interface+0x5e>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    6788:	6873      	ldr	r3, [r6, #4]
    678a:	466a      	mov	r2, sp
    678c:	2100      	movs	r1, #0
    678e:	4630      	mov	r0, r6
    6790:	4798      	blx	r3
    6792:	b9b0      	cbnz	r0, 67c2 <usbdc_set_interface+0xaa>
			if (alt_set) {
    6794:	b135      	cbz	r5, 67a4 <usbdc_set_interface+0x8c>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    6796:	2301      	movs	r3, #1
    6798:	fa03 f404 	lsl.w	r4, r3, r4
    679c:	4a0a      	ldr	r2, [pc, #40]	; (67c8 <usbdc_set_interface+0xb0>)
    679e:	7f53      	ldrb	r3, [r2, #29]
    67a0:	4323      	orrs	r3, r4
    67a2:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    67a4:	2300      	movs	r3, #0
    67a6:	461a      	mov	r2, r3
    67a8:	4619      	mov	r1, r3
    67aa:	4618      	mov	r0, r3
    67ac:	4c09      	ldr	r4, [pc, #36]	; (67d4 <usbdc_set_interface+0xbc>)
    67ae:	47a0      	blx	r4
			return true;
    67b0:	2001      	movs	r0, #1
    67b2:	e004      	b.n	67be <usbdc_set_interface+0xa6>
	return false;
    67b4:	2000      	movs	r0, #0
    67b6:	e002      	b.n	67be <usbdc_set_interface+0xa6>
		return false;
    67b8:	2000      	movs	r0, #0
    67ba:	e000      	b.n	67be <usbdc_set_interface+0xa6>
			return false;
    67bc:	2000      	movs	r0, #0
}
    67be:	b002      	add	sp, #8
    67c0:	bd70      	pop	{r4, r5, r6, pc}
			return false;
    67c2:	2000      	movs	r0, #0
    67c4:	e7fb      	b.n	67be <usbdc_set_interface+0xa6>
    67c6:	bf00      	nop
    67c8:	20001664 	.word	0x20001664
    67cc:	00006c65 	.word	0x00006c65
    67d0:	00006c0d 	.word	0x00006c0d
    67d4:	00006681 	.word	0x00006681

000067d8 <usbdc_set_req>:
{
    67d8:	b510      	push	{r4, lr}
    67da:	4604      	mov	r4, r0
    67dc:	460a      	mov	r2, r1
	switch (req->bRequest) {
    67de:	784b      	ldrb	r3, [r1, #1]
    67e0:	3b01      	subs	r3, #1
    67e2:	2b0a      	cmp	r3, #10
    67e4:	d832      	bhi.n	684c <usbdc_set_req+0x74>
    67e6:	e8df f003 	tbb	[pc, r3]
    67ea:	3121      	.short	0x3121
    67ec:	31063126 	.word	0x31063126
    67f0:	31103131 	.word	0x31103131
    67f4:	2b          	.byte	0x2b
    67f5:	00          	.byte	0x00
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    67f6:	2301      	movs	r3, #1
    67f8:	2200      	movs	r2, #0
    67fa:	4611      	mov	r1, r2
    67fc:	4c14      	ldr	r4, [pc, #80]	; (6850 <usbdc_set_req+0x78>)
    67fe:	47a0      	blx	r4
    6800:	fab0 f380 	clz	r3, r0
    6804:	095b      	lsrs	r3, r3, #5
}
    6806:	4618      	mov	r0, r3
    6808:	bd10      	pop	{r4, pc}
		if (!usbdc_set_config(req->wValue)) {
    680a:	8850      	ldrh	r0, [r2, #2]
    680c:	b2c0      	uxtb	r0, r0
    680e:	4b11      	ldr	r3, [pc, #68]	; (6854 <usbdc_set_req+0x7c>)
    6810:	4798      	blx	r3
    6812:	4603      	mov	r3, r0
    6814:	2800      	cmp	r0, #0
    6816:	d0f6      	beq.n	6806 <usbdc_set_req+0x2e>
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    6818:	2301      	movs	r3, #1
    681a:	2200      	movs	r2, #0
    681c:	4611      	mov	r1, r2
    681e:	4620      	mov	r0, r4
    6820:	4c0b      	ldr	r4, [pc, #44]	; (6850 <usbdc_set_req+0x78>)
    6822:	47a0      	blx	r4
    6824:	fab0 f380 	clz	r3, r0
    6828:	095b      	lsrs	r3, r3, #5
    682a:	e7ec      	b.n	6806 <usbdc_set_req+0x2e>
		return usbdc_clear_ftr_req(ep, req);
    682c:	4611      	mov	r1, r2
    682e:	4b0a      	ldr	r3, [pc, #40]	; (6858 <usbdc_set_req+0x80>)
    6830:	4798      	blx	r3
    6832:	4603      	mov	r3, r0
    6834:	e7e7      	b.n	6806 <usbdc_set_req+0x2e>
		return usbdc_set_ftr_req(ep, req);
    6836:	4611      	mov	r1, r2
    6838:	4b08      	ldr	r3, [pc, #32]	; (685c <usbdc_set_req+0x84>)
    683a:	4798      	blx	r3
    683c:	4603      	mov	r3, r0
    683e:	e7e2      	b.n	6806 <usbdc_set_req+0x2e>
		return usbdc_set_interface(req->wValue, req->wIndex);
    6840:	8891      	ldrh	r1, [r2, #4]
    6842:	8850      	ldrh	r0, [r2, #2]
    6844:	4b06      	ldr	r3, [pc, #24]	; (6860 <usbdc_set_req+0x88>)
    6846:	4798      	blx	r3
    6848:	4603      	mov	r3, r0
    684a:	e7dc      	b.n	6806 <usbdc_set_req+0x2e>
		return false;
    684c:	2300      	movs	r3, #0
    684e:	e7da      	b.n	6806 <usbdc_set_req+0x2e>
    6850:	00006681 	.word	0x00006681
    6854:	00006579 	.word	0x00006579
    6858:	000066a1 	.word	0x000066a1
    685c:	000066dd 	.word	0x000066dd
    6860:	00006719 	.word	0x00006719

00006864 <usbdc_get_dev_desc>:
{
    6864:	b538      	push	{r3, r4, r5, lr}
    6866:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    6868:	88cc      	ldrh	r4, [r1, #6]
	if (length > 0x12) {
    686a:	2c12      	cmp	r4, #18
    686c:	d900      	bls.n	6870 <usbdc_get_dev_desc+0xc>
		length = 0x12;
    686e:	2412      	movs	r4, #18
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    6870:	4b0a      	ldr	r3, [pc, #40]	; (689c <usbdc_get_dev_desc+0x38>)
    6872:	681b      	ldr	r3, [r3, #0]
    6874:	2201      	movs	r2, #1
    6876:	6859      	ldr	r1, [r3, #4]
    6878:	6818      	ldr	r0, [r3, #0]
    687a:	4b09      	ldr	r3, [pc, #36]	; (68a0 <usbdc_get_dev_desc+0x3c>)
    687c:	4798      	blx	r3
	if (!dev_desc) {
    687e:	4601      	mov	r1, r0
    6880:	b148      	cbz	r0, 6896 <usbdc_get_dev_desc+0x32>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    6882:	2300      	movs	r3, #0
    6884:	4622      	mov	r2, r4
    6886:	4628      	mov	r0, r5
    6888:	4c06      	ldr	r4, [pc, #24]	; (68a4 <usbdc_get_dev_desc+0x40>)
    688a:	47a0      	blx	r4
    688c:	b908      	cbnz	r0, 6892 <usbdc_get_dev_desc+0x2e>
	return true;
    688e:	2001      	movs	r0, #1
}
    6890:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6892:	2000      	movs	r0, #0
    6894:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6896:	2000      	movs	r0, #0
    6898:	bd38      	pop	{r3, r4, r5, pc}
    689a:	bf00      	nop
    689c:	20001664 	.word	0x20001664
    68a0:	00006c0d 	.word	0x00006c0d
    68a4:	00006681 	.word	0x00006681

000068a8 <usbdc_get_cfg_desc>:
{
    68a8:	b570      	push	{r4, r5, r6, lr}
    68aa:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    68ac:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    68ae:	884a      	ldrh	r2, [r1, #2]
    68b0:	b2d2      	uxtb	r2, r2
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    68b2:	4912      	ldr	r1, [pc, #72]	; (68fc <usbdc_get_cfg_desc+0x54>)
    68b4:	7f0b      	ldrb	r3, [r1, #28]
    68b6:	3b01      	subs	r3, #1
    68b8:	421c      	tst	r4, r3
    68ba:	bf0c      	ite	eq
    68bc:	2601      	moveq	r6, #1
    68be:	2600      	movne	r6, #0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    68c0:	680b      	ldr	r3, [r1, #0]
    68c2:	3201      	adds	r2, #1
    68c4:	b2d2      	uxtb	r2, r2
    68c6:	6859      	ldr	r1, [r3, #4]
    68c8:	6818      	ldr	r0, [r3, #0]
    68ca:	4b0d      	ldr	r3, [pc, #52]	; (6900 <usbdc_get_cfg_desc+0x58>)
    68cc:	4798      	blx	r3
	if (NULL == cfg_desc) {
    68ce:	b190      	cbz	r0, 68f6 <usbdc_get_cfg_desc+0x4e>
    68d0:	4601      	mov	r1, r0
	return (ptr[0] + (ptr[1] << 8));
    68d2:	7882      	ldrb	r2, [r0, #2]
    68d4:	78c3      	ldrb	r3, [r0, #3]
    68d6:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    68da:	b292      	uxth	r2, r2
	if (length <= total_len) {
    68dc:	4294      	cmp	r4, r2
    68de:	d801      	bhi.n	68e4 <usbdc_get_cfg_desc+0x3c>
	uint16_t length   = req->wLength;
    68e0:	4622      	mov	r2, r4
		need_zlp = false;
    68e2:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    68e4:	4633      	mov	r3, r6
    68e6:	4628      	mov	r0, r5
    68e8:	4c06      	ldr	r4, [pc, #24]	; (6904 <usbdc_get_cfg_desc+0x5c>)
    68ea:	47a0      	blx	r4
    68ec:	b908      	cbnz	r0, 68f2 <usbdc_get_cfg_desc+0x4a>
	return true;
    68ee:	2001      	movs	r0, #1
}
    68f0:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    68f2:	2000      	movs	r0, #0
    68f4:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    68f6:	2000      	movs	r0, #0
    68f8:	bd70      	pop	{r4, r5, r6, pc}
    68fa:	bf00      	nop
    68fc:	20001664 	.word	0x20001664
    6900:	00006c65 	.word	0x00006c65
    6904:	00006681 	.word	0x00006681

00006908 <usbdc_get_str_desc>:
{
    6908:	b570      	push	{r4, r5, r6, lr}
    690a:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    690c:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    690e:	884a      	ldrh	r2, [r1, #2]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    6910:	490f      	ldr	r1, [pc, #60]	; (6950 <usbdc_get_str_desc+0x48>)
    6912:	7f0b      	ldrb	r3, [r1, #28]
    6914:	3b01      	subs	r3, #1
    6916:	421c      	tst	r4, r3
    6918:	bf0c      	ite	eq
    691a:	2601      	moveq	r6, #1
    691c:	2600      	movne	r6, #0
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    691e:	680b      	ldr	r3, [r1, #0]
    6920:	b2d2      	uxtb	r2, r2
    6922:	6859      	ldr	r1, [r3, #4]
    6924:	6818      	ldr	r0, [r3, #0]
    6926:	4b0b      	ldr	r3, [pc, #44]	; (6954 <usbdc_get_str_desc+0x4c>)
    6928:	4798      	blx	r3
	if (NULL == str_desc) {
    692a:	b170      	cbz	r0, 694a <usbdc_get_str_desc+0x42>
    692c:	4601      	mov	r1, r0
	if (length <= str_desc[0]) {
    692e:	7802      	ldrb	r2, [r0, #0]
    6930:	4294      	cmp	r4, r2
    6932:	d801      	bhi.n	6938 <usbdc_get_str_desc+0x30>
	uint16_t length   = req->wLength;
    6934:	4622      	mov	r2, r4
		need_zlp = false;
    6936:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    6938:	4633      	mov	r3, r6
    693a:	4628      	mov	r0, r5
    693c:	4c06      	ldr	r4, [pc, #24]	; (6958 <usbdc_get_str_desc+0x50>)
    693e:	47a0      	blx	r4
    6940:	b908      	cbnz	r0, 6946 <usbdc_get_str_desc+0x3e>
	return true;
    6942:	2001      	movs	r0, #1
}
    6944:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6946:	2000      	movs	r0, #0
    6948:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    694a:	2000      	movs	r0, #0
    694c:	bd70      	pop	{r4, r5, r6, pc}
    694e:	bf00      	nop
    6950:	20001664 	.word	0x20001664
    6954:	00006cad 	.word	0x00006cad
    6958:	00006681 	.word	0x00006681

0000695c <usbdc_get_desc_req>:
{
    695c:	b508      	push	{r3, lr}
	uint8_t type = (uint8_t)(req->wValue >> 8);
    695e:	884b      	ldrh	r3, [r1, #2]
    6960:	0a1b      	lsrs	r3, r3, #8
	switch (type) {
    6962:	2b02      	cmp	r3, #2
    6964:	d008      	beq.n	6978 <usbdc_get_desc_req+0x1c>
    6966:	2b03      	cmp	r3, #3
    6968:	d009      	beq.n	697e <usbdc_get_desc_req+0x22>
    696a:	2b01      	cmp	r3, #1
    696c:	d001      	beq.n	6972 <usbdc_get_desc_req+0x16>
	return false;
    696e:	2000      	movs	r0, #0
}
    6970:	bd08      	pop	{r3, pc}
		return usbdc_get_dev_desc(ep, req);
    6972:	4b04      	ldr	r3, [pc, #16]	; (6984 <usbdc_get_desc_req+0x28>)
    6974:	4798      	blx	r3
    6976:	bd08      	pop	{r3, pc}
		return usbdc_get_cfg_desc(ep, req);
    6978:	4b03      	ldr	r3, [pc, #12]	; (6988 <usbdc_get_desc_req+0x2c>)
    697a:	4798      	blx	r3
    697c:	bd08      	pop	{r3, pc}
		return usbdc_get_str_desc(ep, req);
    697e:	4b03      	ldr	r3, [pc, #12]	; (698c <usbdc_get_desc_req+0x30>)
    6980:	4798      	blx	r3
    6982:	bd08      	pop	{r3, pc}
    6984:	00006865 	.word	0x00006865
    6988:	000068a9 	.word	0x000068a9
    698c:	00006909 	.word	0x00006909

00006990 <usbdc_get_status_req>:
{
    6990:	b510      	push	{r4, lr}
    6992:	b082      	sub	sp, #8
    6994:	4604      	mov	r4, r0
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    6996:	780b      	ldrb	r3, [r1, #0]
    6998:	f003 031f 	and.w	r3, r3, #31
    699c:	2b01      	cmp	r3, #1
    699e:	d903      	bls.n	69a8 <usbdc_get_status_req+0x18>
    69a0:	2b02      	cmp	r3, #2
    69a2:	d011      	beq.n	69c8 <usbdc_get_status_req+0x38>
		return false;
    69a4:	2000      	movs	r0, #0
    69a6:	e00d      	b.n	69c4 <usbdc_get_status_req+0x34>
		st = 0;
    69a8:	2300      	movs	r3, #0
    69aa:	9301      	str	r3, [sp, #4]
	memcpy(usbdc.ctrl_buf, &st, 2);
    69ac:	490d      	ldr	r1, [pc, #52]	; (69e4 <usbdc_get_status_req+0x54>)
    69ae:	694b      	ldr	r3, [r1, #20]
    69b0:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    69b4:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    69b6:	2300      	movs	r3, #0
    69b8:	2202      	movs	r2, #2
    69ba:	6949      	ldr	r1, [r1, #20]
    69bc:	4620      	mov	r0, r4
    69be:	4c0a      	ldr	r4, [pc, #40]	; (69e8 <usbdc_get_status_req+0x58>)
    69c0:	47a0      	blx	r4
	return true;
    69c2:	2001      	movs	r0, #1
}
    69c4:	b002      	add	sp, #8
    69c6:	bd10      	pop	{r4, pc}
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    69c8:	8888      	ldrh	r0, [r1, #4]
    69ca:	2102      	movs	r1, #2
    69cc:	b2c0      	uxtb	r0, r0
    69ce:	4b07      	ldr	r3, [pc, #28]	; (69ec <usbdc_get_status_req+0x5c>)
    69d0:	4798      	blx	r3
		if (st < 0) {
    69d2:	2800      	cmp	r0, #0
    69d4:	db03      	blt.n	69de <usbdc_get_status_req+0x4e>
		st = st & 0x1;
    69d6:	f000 0001 	and.w	r0, r0, #1
    69da:	9001      	str	r0, [sp, #4]
		break;
    69dc:	e7e6      	b.n	69ac <usbdc_get_status_req+0x1c>
			return false;
    69de:	2000      	movs	r0, #0
    69e0:	e7f0      	b.n	69c4 <usbdc_get_status_req+0x34>
    69e2:	bf00      	nop
    69e4:	20001664 	.word	0x20001664
    69e8:	00006681 	.word	0x00006681
    69ec:	000022f1 	.word	0x000022f1

000069f0 <usbdc_get_interface>:
{
    69f0:	b538      	push	{r3, r4, r5, lr}
    69f2:	4605      	mov	r5, r0
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    69f4:	4b14      	ldr	r3, [pc, #80]	; (6a48 <usbdc_get_interface+0x58>)
    69f6:	691c      	ldr	r4, [r3, #16]
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    69f8:	7f5b      	ldrb	r3, [r3, #29]
    69fa:	8882      	ldrh	r2, [r0, #4]
    69fc:	4113      	asrs	r3, r2
    69fe:	f013 0f01 	tst.w	r3, #1
    6a02:	d009      	beq.n	6a18 <usbdc_get_interface+0x28>
	while (NULL != func) {
    6a04:	b1f4      	cbz	r4, 6a44 <usbdc_get_interface+0x54>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    6a06:	6863      	ldr	r3, [r4, #4]
    6a08:	462a      	mov	r2, r5
    6a0a:	2102      	movs	r1, #2
    6a0c:	4620      	mov	r0, r4
    6a0e:	4798      	blx	r3
    6a10:	2800      	cmp	r0, #0
    6a12:	da0c      	bge.n	6a2e <usbdc_get_interface+0x3e>
			func = func->next;
    6a14:	6824      	ldr	r4, [r4, #0]
    6a16:	e7f5      	b.n	6a04 <usbdc_get_interface+0x14>
		usbdc.ctrl_buf[0] = 0;
    6a18:	490b      	ldr	r1, [pc, #44]	; (6a48 <usbdc_get_interface+0x58>)
    6a1a:	694b      	ldr	r3, [r1, #20]
    6a1c:	2000      	movs	r0, #0
    6a1e:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6a20:	4603      	mov	r3, r0
    6a22:	2201      	movs	r2, #1
    6a24:	6949      	ldr	r1, [r1, #20]
    6a26:	4c09      	ldr	r4, [pc, #36]	; (6a4c <usbdc_get_interface+0x5c>)
    6a28:	47a0      	blx	r4
		return true;
    6a2a:	2001      	movs	r0, #1
    6a2c:	bd38      	pop	{r3, r4, r5, pc}
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    6a2e:	4906      	ldr	r1, [pc, #24]	; (6a48 <usbdc_get_interface+0x58>)
    6a30:	694b      	ldr	r3, [r1, #20]
    6a32:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6a34:	2300      	movs	r3, #0
    6a36:	2201      	movs	r2, #1
    6a38:	6949      	ldr	r1, [r1, #20]
    6a3a:	4618      	mov	r0, r3
    6a3c:	4c03      	ldr	r4, [pc, #12]	; (6a4c <usbdc_get_interface+0x5c>)
    6a3e:	47a0      	blx	r4
			return true;
    6a40:	2001      	movs	r0, #1
    6a42:	bd38      	pop	{r3, r4, r5, pc}
	return false;
    6a44:	2000      	movs	r0, #0
}
    6a46:	bd38      	pop	{r3, r4, r5, pc}
    6a48:	20001664 	.word	0x20001664
    6a4c:	00006681 	.word	0x00006681

00006a50 <usbdc_get_req>:
{
    6a50:	b510      	push	{r4, lr}
	switch (req->bRequest) {
    6a52:	784b      	ldrb	r3, [r1, #1]
    6a54:	2b0a      	cmp	r3, #10
    6a56:	d81c      	bhi.n	6a92 <usbdc_get_req+0x42>
    6a58:	e8df f003 	tbb	[pc, r3]
    6a5c:	1b1b1b14 	.word	0x1b1b1b14
    6a60:	1b061b1b 	.word	0x1b061b1b
    6a64:	1b09      	.short	0x1b09
    6a66:	17          	.byte	0x17
    6a67:	00          	.byte	0x00
		return usbdc_get_desc_req(ep, req);
    6a68:	4b0b      	ldr	r3, [pc, #44]	; (6a98 <usbdc_get_req+0x48>)
    6a6a:	4798      	blx	r3
    6a6c:	bd10      	pop	{r4, pc}
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    6a6e:	490b      	ldr	r1, [pc, #44]	; (6a9c <usbdc_get_req+0x4c>)
    6a70:	694b      	ldr	r3, [r1, #20]
    6a72:	7eca      	ldrb	r2, [r1, #27]
    6a74:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    6a76:	2300      	movs	r3, #0
    6a78:	2201      	movs	r2, #1
    6a7a:	6949      	ldr	r1, [r1, #20]
    6a7c:	4c08      	ldr	r4, [pc, #32]	; (6aa0 <usbdc_get_req+0x50>)
    6a7e:	47a0      	blx	r4
		return true;
    6a80:	2001      	movs	r0, #1
    6a82:	bd10      	pop	{r4, pc}
		return usbdc_get_status_req(ep, req);
    6a84:	4b07      	ldr	r3, [pc, #28]	; (6aa4 <usbdc_get_req+0x54>)
    6a86:	4798      	blx	r3
    6a88:	bd10      	pop	{r4, pc}
		return usbdc_get_interface(req);
    6a8a:	4608      	mov	r0, r1
    6a8c:	4b06      	ldr	r3, [pc, #24]	; (6aa8 <usbdc_get_req+0x58>)
    6a8e:	4798      	blx	r3
    6a90:	bd10      	pop	{r4, pc}
		return false;
    6a92:	2000      	movs	r0, #0
}
    6a94:	bd10      	pop	{r4, pc}
    6a96:	bf00      	nop
    6a98:	0000695d 	.word	0x0000695d
    6a9c:	20001664 	.word	0x20001664
    6aa0:	00006681 	.word	0x00006681
    6aa4:	00006991 	.word	0x00006991
    6aa8:	000069f1 	.word	0x000069f1

00006aac <usbdc_cb_ctl_req>:
{
    6aac:	b538      	push	{r3, r4, r5, lr}
    6aae:	4605      	mov	r5, r0
    6ab0:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    6ab2:	2200      	movs	r2, #0
    6ab4:	4b0d      	ldr	r3, [pc, #52]	; (6aec <usbdc_cb_ctl_req+0x40>)
    6ab6:	4798      	blx	r3
    6ab8:	f1b0 3fff 	cmp.w	r0, #4294967295
    6abc:	d013      	beq.n	6ae6 <usbdc_cb_ctl_req+0x3a>
    6abe:	2801      	cmp	r0, #1
    6ac0:	d006      	beq.n	6ad0 <usbdc_cb_ctl_req+0x24>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    6ac2:	7823      	ldrb	r3, [r4, #0]
    6ac4:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
    6ac8:	d003      	beq.n	6ad2 <usbdc_cb_ctl_req+0x26>
    6aca:	2b80      	cmp	r3, #128	; 0x80
    6acc:	d006      	beq.n	6adc <usbdc_cb_ctl_req+0x30>
		return false;
    6ace:	2000      	movs	r0, #0
}
    6ad0:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_set_req(ep, req);
    6ad2:	4621      	mov	r1, r4
    6ad4:	4628      	mov	r0, r5
    6ad6:	4b06      	ldr	r3, [pc, #24]	; (6af0 <usbdc_cb_ctl_req+0x44>)
    6ad8:	4798      	blx	r3
    6ada:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_get_req(ep, req);
    6adc:	4621      	mov	r1, r4
    6ade:	4628      	mov	r0, r5
    6ae0:	4b04      	ldr	r3, [pc, #16]	; (6af4 <usbdc_cb_ctl_req+0x48>)
    6ae2:	4798      	blx	r3
    6ae4:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6ae6:	2000      	movs	r0, #0
    6ae8:	bd38      	pop	{r3, r4, r5, pc}
    6aea:	bf00      	nop
    6aec:	0000648d 	.word	0x0000648d
    6af0:	000067d9 	.word	0x000067d9
    6af4:	00006a51 	.word	0x00006a51

00006af8 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    6af8:	b508      	push	{r3, lr}
	switch (type) {
    6afa:	2801      	cmp	r0, #1
    6afc:	d007      	beq.n	6b0e <usbdc_register_handler+0x16>
    6afe:	b110      	cbz	r0, 6b06 <usbdc_register_handler+0xe>
    6b00:	2802      	cmp	r0, #2
    6b02:	d008      	beq.n	6b16 <usbdc_register_handler+0x1e>
    6b04:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    6b06:	4806      	ldr	r0, [pc, #24]	; (6b20 <usbdc_register_handler+0x28>)
    6b08:	4b06      	ldr	r3, [pc, #24]	; (6b24 <usbdc_register_handler+0x2c>)
    6b0a:	4798      	blx	r3
		break;
    6b0c:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    6b0e:	4806      	ldr	r0, [pc, #24]	; (6b28 <usbdc_register_handler+0x30>)
    6b10:	4b04      	ldr	r3, [pc, #16]	; (6b24 <usbdc_register_handler+0x2c>)
    6b12:	4798      	blx	r3
		break;
    6b14:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    6b16:	4805      	ldr	r0, [pc, #20]	; (6b2c <usbdc_register_handler+0x34>)
    6b18:	4b02      	ldr	r3, [pc, #8]	; (6b24 <usbdc_register_handler+0x2c>)
    6b1a:	4798      	blx	r3
    6b1c:	bd08      	pop	{r3, pc}
    6b1e:	bf00      	nop
    6b20:	20001668 	.word	0x20001668
    6b24:	000023fd 	.word	0x000023fd
    6b28:	2000166c 	.word	0x2000166c
    6b2c:	20001670 	.word	0x20001670

00006b30 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    6b30:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    6b32:	4605      	mov	r5, r0
    6b34:	f240 3255 	movw	r2, #853	; 0x355
    6b38:	490c      	ldr	r1, [pc, #48]	; (6b6c <usbdc_init+0x3c>)
    6b3a:	3000      	adds	r0, #0
    6b3c:	bf18      	it	ne
    6b3e:	2001      	movne	r0, #1
    6b40:	4b0b      	ldr	r3, [pc, #44]	; (6b70 <usbdc_init+0x40>)
    6b42:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    6b44:	4b0b      	ldr	r3, [pc, #44]	; (6b74 <usbdc_init+0x44>)
    6b46:	4798      	blx	r3
	if (rc < 0) {
    6b48:	2800      	cmp	r0, #0
    6b4a:	db0e      	blt.n	6b6a <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    6b4c:	4c0a      	ldr	r4, [pc, #40]	; (6b78 <usbdc_init+0x48>)
    6b4e:	2220      	movs	r2, #32
    6b50:	2100      	movs	r1, #0
    6b52:	4620      	mov	r0, r4
    6b54:	4b09      	ldr	r3, [pc, #36]	; (6b7c <usbdc_init+0x4c>)
    6b56:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    6b58:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    6b5a:	4909      	ldr	r1, [pc, #36]	; (6b80 <usbdc_init+0x50>)
    6b5c:	2000      	movs	r0, #0
    6b5e:	4c09      	ldr	r4, [pc, #36]	; (6b84 <usbdc_init+0x54>)
    6b60:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    6b62:	4909      	ldr	r1, [pc, #36]	; (6b88 <usbdc_init+0x58>)
    6b64:	2001      	movs	r0, #1
    6b66:	47a0      	blx	r4

	return 0;
    6b68:	2000      	movs	r0, #0
}
    6b6a:	bd38      	pop	{r3, r4, r5, pc}
    6b6c:	00007914 	.word	0x00007914
    6b70:	000023ad 	.word	0x000023ad
    6b74:	00002055 	.word	0x00002055
    6b78:	20001664 	.word	0x20001664
    6b7c:	00006fbf 	.word	0x00006fbf
    6b80:	000064c9 	.word	0x000064c9
    6b84:	000020c1 	.word	0x000020c1
    6b88:	00006661 	.word	0x00006661

00006b8c <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    6b8c:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    6b8e:	4601      	mov	r1, r0
    6b90:	4801      	ldr	r0, [pc, #4]	; (6b98 <usbdc_register_function+0xc>)
    6b92:	4b02      	ldr	r3, [pc, #8]	; (6b9c <usbdc_register_function+0x10>)
    6b94:	4798      	blx	r3
    6b96:	bd08      	pop	{r3, pc}
    6b98:	20001674 	.word	0x20001674
    6b9c:	000023fd 	.word	0x000023fd

00006ba0 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    6ba0:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    6ba2:	4b0a      	ldr	r3, [pc, #40]	; (6bcc <usbdc_start+0x2c>)
    6ba4:	7e9b      	ldrb	r3, [r3, #26]
    6ba6:	b95b      	cbnz	r3, 6bc0 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    6ba8:	b168      	cbz	r0, 6bc6 <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    6baa:	4b08      	ldr	r3, [pc, #32]	; (6bcc <usbdc_start+0x2c>)
    6bac:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    6bae:	6802      	ldr	r2, [r0, #0]
    6bb0:	79d2      	ldrb	r2, [r2, #7]
    6bb2:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    6bb4:	2201      	movs	r2, #1
    6bb6:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    6bb8:	4b05      	ldr	r3, [pc, #20]	; (6bd0 <usbdc_start+0x30>)
    6bba:	4798      	blx	r3
	return ERR_NONE;
    6bbc:	2000      	movs	r0, #0
    6bbe:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    6bc0:	f06f 0003 	mvn.w	r0, #3
    6bc4:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    6bc6:	f06f 0008 	mvn.w	r0, #8
}
    6bca:	bd08      	pop	{r3, pc}
    6bcc:	20001664 	.word	0x20001664
    6bd0:	000020cd 	.word	0x000020cd

00006bd4 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    6bd4:	b508      	push	{r3, lr}
	usb_d_attach();
    6bd6:	4b01      	ldr	r3, [pc, #4]	; (6bdc <usbdc_attach+0x8>)
    6bd8:	4798      	blx	r3
    6bda:	bd08      	pop	{r3, pc}
    6bdc:	000020d9 	.word	0x000020d9

00006be0 <usbdc_detach>:

/**
 * \brief Detach the USB device from host
 */
void usbdc_detach(void)
{
    6be0:	b508      	push	{r3, lr}
	usb_d_detach();
    6be2:	4b01      	ldr	r3, [pc, #4]	; (6be8 <usbdc_detach+0x8>)
    6be4:	4798      	blx	r3
    6be6:	bd08      	pop	{r3, pc}
    6be8:	000020e5 	.word	0x000020e5

00006bec <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    6bec:	4b01      	ldr	r3, [pc, #4]	; (6bf4 <usbdc_get_ctrl_buffer+0x8>)
    6bee:	6958      	ldr	r0, [r3, #20]
    6bf0:	4770      	bx	lr
    6bf2:	bf00      	nop
    6bf4:	20001664 	.word	0x20001664

00006bf8 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    6bf8:	4b03      	ldr	r3, [pc, #12]	; (6c08 <usbdc_get_state+0x10>)
    6bfa:	7e98      	ldrb	r0, [r3, #26]
    6bfc:	f010 0f10 	tst.w	r0, #16
    6c00:	d000      	beq.n	6c04 <usbdc_get_state+0xc>
		return USBD_S_SUSPEND;
    6c02:	2010      	movs	r0, #16
	}
	return usbdc.state;
}
    6c04:	4770      	bx	lr
    6c06:	bf00      	nop
    6c08:	20001664 	.word	0x20001664

00006c0c <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6c0c:	4288      	cmp	r0, r1
    6c0e:	d213      	bcs.n	6c38 <usb_find_desc+0x2c>
	return desc[0];
    6c10:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6c12:	2b01      	cmp	r3, #1
    6c14:	d912      	bls.n	6c3c <usb_find_desc+0x30>
{
    6c16:	b410      	push	{r4}
    6c18:	e002      	b.n	6c20 <usb_find_desc+0x14>
    6c1a:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6c1c:	2b01      	cmp	r3, #1
    6c1e:	d909      	bls.n	6c34 <usb_find_desc+0x28>
	return desc[1];
    6c20:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    6c22:	4294      	cmp	r4, r2
    6c24:	d003      	beq.n	6c2e <usb_find_desc+0x22>
	return (desc + usb_desc_len(desc));
    6c26:	4418      	add	r0, r3
	while (desc < eof) {
    6c28:	4288      	cmp	r0, r1
    6c2a:	d3f6      	bcc.n	6c1a <usb_find_desc+0xe>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6c2c:	2000      	movs	r0, #0
}
    6c2e:	f85d 4b04 	ldr.w	r4, [sp], #4
    6c32:	4770      	bx	lr
		_desc_len_check();
    6c34:	2000      	movs	r0, #0
    6c36:	e7fa      	b.n	6c2e <usb_find_desc+0x22>
	return NULL;
    6c38:	2000      	movs	r0, #0
    6c3a:	4770      	bx	lr
		_desc_len_check();
    6c3c:	2000      	movs	r0, #0
    6c3e:	4770      	bx	lr

00006c40 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6c40:	4288      	cmp	r0, r1
    6c42:	d209      	bcs.n	6c58 <usb_find_ep_desc+0x18>
	return desc[0];
    6c44:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6c46:	2b01      	cmp	r3, #1
    6c48:	d908      	bls.n	6c5c <usb_find_ep_desc+0x1c>
	return desc[1];
    6c4a:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    6c4c:	2a04      	cmp	r2, #4
    6c4e:	d007      	beq.n	6c60 <usb_find_ep_desc+0x20>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    6c50:	2a05      	cmp	r2, #5
    6c52:	d006      	beq.n	6c62 <usb_find_ep_desc+0x22>
	return (desc + usb_desc_len(desc));
    6c54:	4418      	add	r0, r3
    6c56:	e7f3      	b.n	6c40 <usb_find_ep_desc>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6c58:	2000      	movs	r0, #0
    6c5a:	4770      	bx	lr
		_desc_len_check();
    6c5c:	2000      	movs	r0, #0
    6c5e:	4770      	bx	lr
	return NULL;
    6c60:	2000      	movs	r0, #0
}
    6c62:	4770      	bx	lr

00006c64 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    6c64:	b538      	push	{r3, r4, r5, lr}
    6c66:	460c      	mov	r4, r1
    6c68:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    6c6a:	2202      	movs	r2, #2
    6c6c:	4b0e      	ldr	r3, [pc, #56]	; (6ca8 <usb_find_cfg_desc+0x44>)
    6c6e:	4798      	blx	r3
	if (!desc) {
    6c70:	4603      	mov	r3, r0
    6c72:	b190      	cbz	r0, 6c9a <usb_find_cfg_desc+0x36>
		return NULL;
	}
	while (desc < eof) {
    6c74:	42a3      	cmp	r3, r4
    6c76:	d20f      	bcs.n	6c98 <usb_find_cfg_desc+0x34>
	return desc[0];
    6c78:	781a      	ldrb	r2, [r3, #0]
		_desc_len_check();
    6c7a:	2a01      	cmp	r2, #1
    6c7c:	d90f      	bls.n	6c9e <usb_find_cfg_desc+0x3a>
		if (desc[1] != USB_DT_CONFIG) {
    6c7e:	785a      	ldrb	r2, [r3, #1]
    6c80:	2a02      	cmp	r2, #2
    6c82:	d10e      	bne.n	6ca2 <usb_find_cfg_desc+0x3e>
			break;
		}
		if (desc[5] == cfg_value) {
    6c84:	795a      	ldrb	r2, [r3, #5]
    6c86:	42aa      	cmp	r2, r5
    6c88:	d007      	beq.n	6c9a <usb_find_cfg_desc+0x36>
	return (ptr[0] + (ptr[1] << 8));
    6c8a:	789a      	ldrb	r2, [r3, #2]
    6c8c:	78d9      	ldrb	r1, [r3, #3]
    6c8e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    6c92:	fa13 f382 	uxtah	r3, r3, r2
    6c96:	e7ed      	b.n	6c74 <usb_find_cfg_desc+0x10>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    6c98:	2300      	movs	r3, #0
}
    6c9a:	4618      	mov	r0, r3
    6c9c:	bd38      	pop	{r3, r4, r5, pc}
		_desc_len_check();
    6c9e:	2300      	movs	r3, #0
    6ca0:	e7fb      	b.n	6c9a <usb_find_cfg_desc+0x36>
	return NULL;
    6ca2:	2300      	movs	r3, #0
    6ca4:	e7f9      	b.n	6c9a <usb_find_cfg_desc+0x36>
    6ca6:	bf00      	nop
    6ca8:	00006c0d 	.word	0x00006c0d

00006cac <usb_find_str_desc>:
	}
	return NULL;
}

uint8_t *usb_find_str_desc(uint8_t *desc, uint8_t *eof, uint8_t str_index)
{
    6cac:	b570      	push	{r4, r5, r6, lr}
    6cae:	460d      	mov	r5, r1
    6cb0:	4616      	mov	r6, r2
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    6cb2:	2400      	movs	r4, #0
    6cb4:	42a8      	cmp	r0, r5
    6cb6:	d20e      	bcs.n	6cd6 <usb_find_str_desc+0x2a>
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    6cb8:	2203      	movs	r2, #3
    6cba:	4629      	mov	r1, r5
    6cbc:	4b08      	ldr	r3, [pc, #32]	; (6ce0 <usb_find_str_desc+0x34>)
    6cbe:	4798      	blx	r3
		if (desc) {
    6cc0:	4603      	mov	r3, r0
    6cc2:	b148      	cbz	r0, 6cd8 <usb_find_str_desc+0x2c>
	return desc[0];
    6cc4:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    6cc6:	2801      	cmp	r0, #1
    6cc8:	d908      	bls.n	6cdc <usb_find_str_desc+0x30>
			if (i == str_index) {
    6cca:	42b4      	cmp	r4, r6
    6ccc:	d004      	beq.n	6cd8 <usb_find_str_desc+0x2c>
				return desc;
			}
			i++;
    6cce:	3401      	adds	r4, #1
    6cd0:	b2e4      	uxtb	r4, r4
	return (desc + usb_desc_len(desc));
    6cd2:	4418      	add	r0, r3
    6cd4:	e7ee      	b.n	6cb4 <usb_find_str_desc+0x8>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    6cd6:	2300      	movs	r3, #0
}
    6cd8:	4618      	mov	r0, r3
    6cda:	bd70      	pop	{r4, r5, r6, pc}
			_desc_len_check();
    6cdc:	2300      	movs	r3, #0
    6cde:	e7fb      	b.n	6cd8 <usb_find_str_desc+0x2c>
    6ce0:	00006c0d 	.word	0x00006c0d

00006ce4 <cdc_write_finished>:
/**
 * \brief Callback invoked when bulk IN data received
 */
static bool cdc_write_finished(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    pending_write = false;
    6ce4:	2000      	movs	r0, #0
    6ce6:	4b01      	ldr	r3, [pc, #4]	; (6cec <cdc_write_finished+0x8>)
    6ce8:	7018      	strb	r0, [r3, #0]

	/* No error. */
	return false;
}
    6cea:	4770      	bx	lr
    6cec:	20001684 	.word	0x20001684

00006cf0 <cdc_read_start>:
{
    6cf0:	b508      	push	{r3, lr}
    pending_read = true;
    6cf2:	2201      	movs	r2, #1
    6cf4:	4b03      	ldr	r3, [pc, #12]	; (6d04 <cdc_read_start+0x14>)
    6cf6:	705a      	strb	r2, [r3, #1]
    return cdcdf_acm_read(usbd_cdc_buffer, USBD_CDC_BUFFER_SIZE);
    6cf8:	2140      	movs	r1, #64	; 0x40
    6cfa:	4803      	ldr	r0, [pc, #12]	; (6d08 <cdc_read_start+0x18>)
    6cfc:	4b03      	ldr	r3, [pc, #12]	; (6d0c <cdc_read_start+0x1c>)
    6cfe:	4798      	blx	r3
}
    6d00:	bd08      	pop	{r3, pc}
    6d02:	bf00      	nop
    6d04:	20001684 	.word	0x20001684
    6d08:	20001904 	.word	0x20001904
    6d0c:	000063cd 	.word	0x000063cd

00006d10 <usb_device_state_changed_handler>:

/**
 * \brief Callback invoked when Line State Change
 */
static bool usb_device_state_changed_handler(usb_cdc_control_signal_t state)
{
    6d10:	b510      	push	{r4, lr}
    6d12:	b082      	sub	sp, #8
    6d14:	f8ad 0004 	strh.w	r0, [sp, #4]
	if (state.rs232.DTR) 
    6d18:	f010 0f01 	tst.w	r0, #1
    6d1c:	d105      	bne.n	6d2a <usb_device_state_changed_handler+0x1a>
		cdc_read_start();
		cdc_connected = true;
	}
	else
	{
		cdc_connected = false;
    6d1e:	2200      	movs	r2, #0
    6d20:	4b08      	ldr	r3, [pc, #32]	; (6d44 <usb_device_state_changed_handler+0x34>)
    6d22:	709a      	strb	r2, [r3, #2]
	}

	/* No error. */
	return false;
}
    6d24:	2000      	movs	r0, #0
    6d26:	b002      	add	sp, #8
    6d28:	bd10      	pop	{r4, pc}
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)cdc_read_finished);
    6d2a:	4907      	ldr	r1, [pc, #28]	; (6d48 <usb_device_state_changed_handler+0x38>)
    6d2c:	2000      	movs	r0, #0
    6d2e:	4c07      	ldr	r4, [pc, #28]	; (6d4c <usb_device_state_changed_handler+0x3c>)
    6d30:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)cdc_write_finished);
    6d32:	4907      	ldr	r1, [pc, #28]	; (6d50 <usb_device_state_changed_handler+0x40>)
    6d34:	2001      	movs	r0, #1
    6d36:	47a0      	blx	r4
		cdc_read_start();
    6d38:	4b06      	ldr	r3, [pc, #24]	; (6d54 <usb_device_state_changed_handler+0x44>)
    6d3a:	4798      	blx	r3
		cdc_connected = true;
    6d3c:	2201      	movs	r2, #1
    6d3e:	4b01      	ldr	r3, [pc, #4]	; (6d44 <usb_device_state_changed_handler+0x34>)
    6d40:	709a      	strb	r2, [r3, #2]
    6d42:	e7ef      	b.n	6d24 <usb_device_state_changed_handler+0x14>
    6d44:	20001684 	.word	0x20001684
    6d48:	00006d59 	.word	0x00006d59
    6d4c:	00006375 	.word	0x00006375
    6d50:	00006ce5 	.word	0x00006ce5
    6d54:	00006cf1 	.word	0x00006cf1

00006d58 <cdc_read_finished>:
{
    6d58:	b530      	push	{r4, r5, lr}
    6d5a:	b083      	sub	sp, #12
    if (rc == USB_XFER_DONE)
    6d5c:	b119      	cbz	r1, 6d66 <cdc_read_finished+0xe>
    bool result = false;
    6d5e:	2400      	movs	r4, #0
}
    6d60:	4620      	mov	r0, r4
    6d62:	b003      	add	sp, #12
    6d64:	bd30      	pop	{r4, r5, pc}
    6d66:	4614      	mov	r4, r2
        pending_read = false;
    6d68:	4b15      	ldr	r3, [pc, #84]	; (6dc0 <cdc_read_finished+0x68>)
    6d6a:	2200      	movs	r2, #0
    6d6c:	705a      	strb	r2, [r3, #1]
        uint8_t input_buffer_bytes_remaining = (uint8_t) (USBD_CDC_BUFFER_SIZE - input_length);
    6d6e:	791d      	ldrb	r5, [r3, #4]
    6d70:	f1c5 0540 	rsb	r5, r5, #64	; 0x40
    6d74:	b2ed      	uxtb	r5, r5
        atomic_enter_critical(&flags);
    6d76:	a801      	add	r0, sp, #4
    6d78:	4b12      	ldr	r3, [pc, #72]	; (6dc4 <cdc_read_finished+0x6c>)
    6d7a:	4798      	blx	r3
        if (count <= input_buffer_bytes_remaining)
    6d7c:	42a5      	cmp	r5, r4
    6d7e:	d20b      	bcs.n	6d98 <cdc_read_finished+0x40>
            result = true;
    6d80:	2401      	movs	r4, #1
        memset(usbd_cdc_buffer, 0, USBD_CDC_BUFFER_SIZE);
    6d82:	2240      	movs	r2, #64	; 0x40
    6d84:	2100      	movs	r1, #0
    6d86:	4810      	ldr	r0, [pc, #64]	; (6dc8 <cdc_read_finished+0x70>)
    6d88:	4b10      	ldr	r3, [pc, #64]	; (6dcc <cdc_read_finished+0x74>)
    6d8a:	4798      	blx	r3
        atomic_leave_critical(&flags);
    6d8c:	a801      	add	r0, sp, #4
    6d8e:	4b10      	ldr	r3, [pc, #64]	; (6dd0 <cdc_read_finished+0x78>)
    6d90:	4798      	blx	r3
        cdc_read_start();
    6d92:	4b10      	ldr	r3, [pc, #64]	; (6dd4 <cdc_read_finished+0x7c>)
    6d94:	4798      	blx	r3
    6d96:	e7e3      	b.n	6d60 <cdc_read_finished+0x8>
    6d98:	2100      	movs	r1, #0
            for (uint16_t i = 0; i < count; i++)
    6d9a:	428c      	cmp	r4, r1
    6d9c:	d90c      	bls.n	6db8 <cdc_read_finished+0x60>
                uint8_t c = usbd_cdc_buffer[i];
    6d9e:	4b0a      	ldr	r3, [pc, #40]	; (6dc8 <cdc_read_finished+0x70>)
    6da0:	5c5d      	ldrb	r5, [r3, r1]
                input_buffer[input_length] = c;
    6da2:	4807      	ldr	r0, [pc, #28]	; (6dc0 <cdc_read_finished+0x68>)
    6da4:	6843      	ldr	r3, [r0, #4]
    6da6:	18c2      	adds	r2, r0, r3
    6da8:	7215      	strb	r5, [r2, #8]
                input_length++;
    6daa:	3301      	adds	r3, #1
    6dac:	6043      	str	r3, [r0, #4]
                if (input_length == USBD_CDC_BUFFER_SIZE)
    6dae:	2b40      	cmp	r3, #64	; 0x40
    6db0:	d004      	beq.n	6dbc <cdc_read_finished+0x64>
            for (uint16_t i = 0; i < count; i++)
    6db2:	3101      	adds	r1, #1
    6db4:	b289      	uxth	r1, r1
    6db6:	e7f0      	b.n	6d9a <cdc_read_finished+0x42>
    bool result = false;
    6db8:	2400      	movs	r4, #0
    6dba:	e7e2      	b.n	6d82 <cdc_read_finished+0x2a>
    6dbc:	2400      	movs	r4, #0
    6dbe:	e7e0      	b.n	6d82 <cdc_read_finished+0x2a>
    6dc0:	20001684 	.word	0x20001684
    6dc4:	00000f31 	.word	0x00000f31
    6dc8:	20001904 	.word	0x20001904
    6dcc:	00006fbf 	.word	0x00006fbf
    6dd0:	00000f3f 	.word	0x00000f3f
    6dd4:	00006cf1 	.word	0x00006cf1

00006dd8 <cdc_write>:
{
    6dd8:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < length && cdc_connected; i++)
    6dda:	2200      	movs	r2, #0
    6ddc:	e008      	b.n	6df0 <cdc_write+0x18>
		char p = buf[i];
    6dde:	5c85      	ldrb	r5, [r0, r2]
		output_buffer[output_length++] = p;
    6de0:	4b0c      	ldr	r3, [pc, #48]	; (6e14 <cdc_write+0x3c>)
    6de2:	6c9c      	ldr	r4, [r3, #72]	; 0x48
    6de4:	1c66      	adds	r6, r4, #1
    6de6:	649e      	str	r6, [r3, #72]	; 0x48
    6de8:	4423      	add	r3, r4
    6dea:	f883 504c 	strb.w	r5, [r3, #76]	; 0x4c
	for (int i = 0; i < length && cdc_connected; i++)
    6dee:	3201      	adds	r2, #1
    6df0:	460c      	mov	r4, r1
    6df2:	428a      	cmp	r2, r1
    6df4:	da03      	bge.n	6dfe <cdc_write+0x26>
    6df6:	4b07      	ldr	r3, [pc, #28]	; (6e14 <cdc_write+0x3c>)
    6df8:	789b      	ldrb	r3, [r3, #2]
    6dfa:	2b00      	cmp	r3, #0
    6dfc:	d1ef      	bne.n	6dde <cdc_write+0x6>
	cdcdf_acm_write(output_buffer, output_length);
    6dfe:	4d05      	ldr	r5, [pc, #20]	; (6e14 <cdc_write+0x3c>)
    6e00:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    6e02:	f105 004c 	add.w	r0, r5, #76	; 0x4c
    6e06:	4b04      	ldr	r3, [pc, #16]	; (6e18 <cdc_write+0x40>)
    6e08:	4798      	blx	r3
	output_length = 0;
    6e0a:	2300      	movs	r3, #0
    6e0c:	64ab      	str	r3, [r5, #72]	; 0x48
}
    6e0e:	4620      	mov	r0, r4
    6e10:	bd70      	pop	{r4, r5, r6, pc}
    6e12:	bf00      	nop
    6e14:	20001684 	.word	0x20001684
    6e18:	000063fd 	.word	0x000063fd

00006e1c <cdc_device_acm_init>:

/**
 * \brief CDC ACM Init
 */
void cdc_device_acm_init(void)
{
    6e1c:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    6e1e:	4804      	ldr	r0, [pc, #16]	; (6e30 <cdc_device_acm_init+0x14>)
    6e20:	4b04      	ldr	r3, [pc, #16]	; (6e34 <cdc_device_acm_init+0x18>)
    6e22:	4798      	blx	r3

	/* usbdc_register_funcion inside */
	cdcdf_acm_init();
    6e24:	4b04      	ldr	r3, [pc, #16]	; (6e38 <cdc_device_acm_init+0x1c>)
    6e26:	4798      	blx	r3

	usbdc_start(single_desc);
    6e28:	4804      	ldr	r0, [pc, #16]	; (6e3c <cdc_device_acm_init+0x20>)
    6e2a:	4b05      	ldr	r3, [pc, #20]	; (6e40 <cdc_device_acm_init+0x24>)
    6e2c:	4798      	blx	r3
    6e2e:	bd08      	pop	{r3, pc}
    6e30:	20001710 	.word	0x20001710
    6e34:	00006b31 	.word	0x00006b31
    6e38:	0000632d 	.word	0x0000632d
    6e3c:	20000024 	.word	0x20000024
    6e40:	00006ba1 	.word	0x00006ba1

00006e44 <usb_init>:
	//usbdc_attach();
}

void usb_init(void)
{
    6e44:	b508      	push	{r3, lr}
	cdc_device_acm_init();
    6e46:	4b01      	ldr	r3, [pc, #4]	; (6e4c <usb_init+0x8>)
    6e48:	4798      	blx	r3
    6e4a:	bd08      	pop	{r3, pc}
    6e4c:	00006e1d 	.word	0x00006e1d

00006e50 <usb_serial_begin>:
}

void usb_serial_begin (void)
{
    6e50:	b508      	push	{r3, lr}
	while (!cdcdf_acm_is_enabled()) {
    6e52:	4b04      	ldr	r3, [pc, #16]	; (6e64 <usb_serial_begin+0x14>)
    6e54:	4798      	blx	r3
    6e56:	2800      	cmp	r0, #0
    6e58:	d0fb      	beq.n	6e52 <usb_serial_begin+0x2>
		// wait cdc acm to be installed
	};

	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)usb_device_state_changed_handler);
    6e5a:	4903      	ldr	r1, [pc, #12]	; (6e68 <usb_serial_begin+0x18>)
    6e5c:	2003      	movs	r0, #3
    6e5e:	4b03      	ldr	r3, [pc, #12]	; (6e6c <usb_serial_begin+0x1c>)
    6e60:	4798      	blx	r3
    6e62:	bd08      	pop	{r3, pc}
    6e64:	000063c1 	.word	0x000063c1
    6e68:	00006d11 	.word	0x00006d11
    6e6c:	00006375 	.word	0x00006375

00006e70 <usb_serial_bytes_available>:
}

int32_t usb_serial_bytes_available (void)
{
    6e70:	b508      	push	{r3, lr}
    if (!pending_read)
    6e72:	4b04      	ldr	r3, [pc, #16]	; (6e84 <usb_serial_bytes_available+0x14>)
    6e74:	785b      	ldrb	r3, [r3, #1]
    6e76:	b113      	cbz	r3, 6e7e <usb_serial_bytes_available+0xe>
    {
        cdc_read_start();
    }

    return input_length;
}
    6e78:	4b02      	ldr	r3, [pc, #8]	; (6e84 <usb_serial_bytes_available+0x14>)
    6e7a:	6858      	ldr	r0, [r3, #4]
    6e7c:	bd08      	pop	{r3, pc}
        cdc_read_start();
    6e7e:	4b02      	ldr	r3, [pc, #8]	; (6e88 <usb_serial_bytes_available+0x18>)
    6e80:	4798      	blx	r3
    6e82:	e7f9      	b.n	6e78 <usb_serial_bytes_available+0x8>
    6e84:	20001684 	.word	0x20001684
    6e88:	00006cf1 	.word	0x00006cf1

00006e8c <usb_serial_read>:

int32_t usb_serial_read (char *const user_input_buffer, const uint16_t user_input_buffer_length)
{
    6e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6e90:	b082      	sub	sp, #8
    int result = 0;

    if (input_length > 0)
    6e92:	4b20      	ldr	r3, [pc, #128]	; (6f14 <usb_serial_read+0x88>)
    6e94:	685c      	ldr	r4, [r3, #4]
    6e96:	2c00      	cmp	r4, #0
    6e98:	d037      	beq.n	6f0a <usb_serial_read+0x7e>
    {
        int bytes_to_copy = 0;
        int bytes_remaining = 0;
        int idx_of_first_remaining = 0;
        if (input_length >= user_input_buffer_length)
    6e9a:	428c      	cmp	r4, r1
    6e9c:	d327      	bcc.n	6eee <usb_serial_read+0x62>
        {
            bytes_to_copy = user_input_buffer_length;
    6e9e:	460f      	mov	r7, r1
            bytes_remaining = input_length - user_input_buffer_length;
    6ea0:	1a64      	subs	r4, r4, r1
            idx_of_first_remaining = user_input_buffer_length;
    6ea2:	460e      	mov	r6, r1
    6ea4:	4605      	mov	r5, r0
            bytes_to_copy = input_length;
        }

        result = bytes_to_copy;

        CRITICAL_SECTION_ENTER()
    6ea6:	a801      	add	r0, sp, #4
    6ea8:	4b1b      	ldr	r3, [pc, #108]	; (6f18 <usb_serial_read+0x8c>)
    6eaa:	4798      	blx	r3

        memcpy(user_input_buffer, input_buffer, bytes_to_copy);
    6eac:	463a      	mov	r2, r7
    6eae:	491b      	ldr	r1, [pc, #108]	; (6f1c <usb_serial_read+0x90>)
    6eb0:	4628      	mov	r0, r5
    6eb2:	4b1b      	ldr	r3, [pc, #108]	; (6f20 <usb_serial_read+0x94>)
    6eb4:	4798      	blx	r3

        if (bytes_remaining > 0)
    6eb6:	2c00      	cmp	r4, #0
    6eb8:	dd1d      	ble.n	6ef6 <usb_serial_read+0x6a>
        {
            memcpy(input_buffer, (input_buffer + idx_of_first_remaining), bytes_remaining);
    6eba:	4d16      	ldr	r5, [pc, #88]	; (6f14 <usb_serial_read+0x88>)
    6ebc:	f105 0808 	add.w	r8, r5, #8
    6ec0:	4622      	mov	r2, r4
    6ec2:	eb08 0106 	add.w	r1, r8, r6
    6ec6:	4640      	mov	r0, r8
    6ec8:	4b15      	ldr	r3, [pc, #84]	; (6f20 <usb_serial_read+0x94>)
    6eca:	4798      	blx	r3
            memset((input_buffer + bytes_remaining), 0, (input_length - bytes_remaining));
    6ecc:	686a      	ldr	r2, [r5, #4]
    6ece:	1b12      	subs	r2, r2, r4
    6ed0:	2100      	movs	r1, #0
    6ed2:	eb08 0004 	add.w	r0, r8, r4
    6ed6:	4b13      	ldr	r3, [pc, #76]	; (6f24 <usb_serial_read+0x98>)
    6ed8:	4798      	blx	r3
            input_length = bytes_remaining;
    6eda:	606c      	str	r4, [r5, #4]
        {
            memset(input_buffer, 0, input_length);
            input_length = 0;
        }

        CRITICAL_SECTION_LEAVE()
    6edc:	a801      	add	r0, sp, #4
    6ede:	4b12      	ldr	r3, [pc, #72]	; (6f28 <usb_serial_read+0x9c>)
    6ee0:	4798      	blx	r3

        if (!pending_read)
    6ee2:	4b0c      	ldr	r3, [pc, #48]	; (6f14 <usb_serial_read+0x88>)
    6ee4:	785b      	ldrb	r3, [r3, #1]
    6ee6:	b98b      	cbnz	r3, 6f0c <usb_serial_read+0x80>
        {
            cdc_read_start();
    6ee8:	4b10      	ldr	r3, [pc, #64]	; (6f2c <usb_serial_read+0xa0>)
    6eea:	4798      	blx	r3
    6eec:	e00e      	b.n	6f0c <usb_serial_read+0x80>
            bytes_to_copy = input_length;
    6eee:	4627      	mov	r7, r4
        int idx_of_first_remaining = 0;
    6ef0:	2600      	movs	r6, #0
        int bytes_remaining = 0;
    6ef2:	4634      	mov	r4, r6
    6ef4:	e7d6      	b.n	6ea4 <usb_serial_read+0x18>
            memset(input_buffer, 0, input_length);
    6ef6:	4c07      	ldr	r4, [pc, #28]	; (6f14 <usb_serial_read+0x88>)
    6ef8:	6862      	ldr	r2, [r4, #4]
    6efa:	2100      	movs	r1, #0
    6efc:	f104 0008 	add.w	r0, r4, #8
    6f00:	4b08      	ldr	r3, [pc, #32]	; (6f24 <usb_serial_read+0x98>)
    6f02:	4798      	blx	r3
            input_length = 0;
    6f04:	2300      	movs	r3, #0
    6f06:	6063      	str	r3, [r4, #4]
    6f08:	e7e8      	b.n	6edc <usb_serial_read+0x50>
    int result = 0;
    6f0a:	2700      	movs	r7, #0
        }
    }

    return result;
}
    6f0c:	4638      	mov	r0, r7
    6f0e:	b002      	add	sp, #8
    6f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6f14:	20001684 	.word	0x20001684
    6f18:	00000f31 	.word	0x00000f31
    6f1c:	2000168c 	.word	0x2000168c
    6f20:	00006fa9 	.word	0x00006fa9
    6f24:	00006fbf 	.word	0x00006fbf
    6f28:	00000f3f 	.word	0x00000f3f
    6f2c:	00006cf1 	.word	0x00006cf1

00006f30 <usb_serial_write>:

int32_t usb_serial_write (const char *const user_output_buffer, const uint16_t user_output_buffer_length)
{
    6f30:	b508      	push	{r3, lr}
    return cdc_write(user_output_buffer, user_output_buffer_length);
    6f32:	4b01      	ldr	r3, [pc, #4]	; (6f38 <usb_serial_write+0x8>)
    6f34:	4798      	blx	r3
}
    6f36:	bd08      	pop	{r3, pc}
    6f38:	00006dd9 	.word	0x00006dd9

00006f3c <usb_serialPrint>:

void usb_serialPrint(const char *const user_output_buffer){
    6f3c:	b510      	push	{r4, lr}
    6f3e:	4604      	mov	r4, r0
	usb_serial_write(user_output_buffer, strlen(user_output_buffer)); 
    6f40:	4b04      	ldr	r3, [pc, #16]	; (6f54 <usb_serialPrint+0x18>)
    6f42:	4798      	blx	r3
    6f44:	b281      	uxth	r1, r0
    6f46:	4620      	mov	r0, r4
    6f48:	4b03      	ldr	r3, [pc, #12]	; (6f58 <usb_serialPrint+0x1c>)
    6f4a:	4798      	blx	r3
	delay_ms(10);
    6f4c:	200a      	movs	r0, #10
    6f4e:	4b03      	ldr	r3, [pc, #12]	; (6f5c <usb_serialPrint+0x20>)
    6f50:	4798      	blx	r3
    6f52:	bd10      	pop	{r4, pc}
    6f54:	00007001 	.word	0x00007001
    6f58:	00006f31 	.word	0x00006f31
    6f5c:	00001659 	.word	0x00001659

00006f60 <__libc_init_array>:
    6f60:	b570      	push	{r4, r5, r6, lr}
    6f62:	4e0d      	ldr	r6, [pc, #52]	; (6f98 <__libc_init_array+0x38>)
    6f64:	4c0d      	ldr	r4, [pc, #52]	; (6f9c <__libc_init_array+0x3c>)
    6f66:	1ba4      	subs	r4, r4, r6
    6f68:	10a4      	asrs	r4, r4, #2
    6f6a:	2500      	movs	r5, #0
    6f6c:	42a5      	cmp	r5, r4
    6f6e:	d109      	bne.n	6f84 <__libc_init_array+0x24>
    6f70:	4e0b      	ldr	r6, [pc, #44]	; (6fa0 <__libc_init_array+0x40>)
    6f72:	4c0c      	ldr	r4, [pc, #48]	; (6fa4 <__libc_init_array+0x44>)
    6f74:	f000 fcda 	bl	792c <_init>
    6f78:	1ba4      	subs	r4, r4, r6
    6f7a:	10a4      	asrs	r4, r4, #2
    6f7c:	2500      	movs	r5, #0
    6f7e:	42a5      	cmp	r5, r4
    6f80:	d105      	bne.n	6f8e <__libc_init_array+0x2e>
    6f82:	bd70      	pop	{r4, r5, r6, pc}
    6f84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    6f88:	4798      	blx	r3
    6f8a:	3501      	adds	r5, #1
    6f8c:	e7ee      	b.n	6f6c <__libc_init_array+0xc>
    6f8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    6f92:	4798      	blx	r3
    6f94:	3501      	adds	r5, #1
    6f96:	e7f2      	b.n	6f7e <__libc_init_array+0x1e>
    6f98:	00007938 	.word	0x00007938
    6f9c:	00007938 	.word	0x00007938
    6fa0:	00007938 	.word	0x00007938
    6fa4:	0000793c 	.word	0x0000793c

00006fa8 <memcpy>:
    6fa8:	b510      	push	{r4, lr}
    6faa:	1e43      	subs	r3, r0, #1
    6fac:	440a      	add	r2, r1
    6fae:	4291      	cmp	r1, r2
    6fb0:	d100      	bne.n	6fb4 <memcpy+0xc>
    6fb2:	bd10      	pop	{r4, pc}
    6fb4:	f811 4b01 	ldrb.w	r4, [r1], #1
    6fb8:	f803 4f01 	strb.w	r4, [r3, #1]!
    6fbc:	e7f7      	b.n	6fae <memcpy+0x6>

00006fbe <memset>:
    6fbe:	4402      	add	r2, r0
    6fc0:	4603      	mov	r3, r0
    6fc2:	4293      	cmp	r3, r2
    6fc4:	d100      	bne.n	6fc8 <memset+0xa>
    6fc6:	4770      	bx	lr
    6fc8:	f803 1b01 	strb.w	r1, [r3], #1
    6fcc:	e7f9      	b.n	6fc2 <memset+0x4>

00006fce <strcat>:
    6fce:	b510      	push	{r4, lr}
    6fd0:	4602      	mov	r2, r0
    6fd2:	4613      	mov	r3, r2
    6fd4:	3201      	adds	r2, #1
    6fd6:	781c      	ldrb	r4, [r3, #0]
    6fd8:	2c00      	cmp	r4, #0
    6fda:	d1fa      	bne.n	6fd2 <strcat+0x4>
    6fdc:	3b01      	subs	r3, #1
    6fde:	f811 2b01 	ldrb.w	r2, [r1], #1
    6fe2:	f803 2f01 	strb.w	r2, [r3, #1]!
    6fe6:	2a00      	cmp	r2, #0
    6fe8:	d1f9      	bne.n	6fde <strcat+0x10>
    6fea:	bd10      	pop	{r4, pc}

00006fec <strcmp>:
    6fec:	f810 2b01 	ldrb.w	r2, [r0], #1
    6ff0:	f811 3b01 	ldrb.w	r3, [r1], #1
    6ff4:	2a01      	cmp	r2, #1
    6ff6:	bf28      	it	cs
    6ff8:	429a      	cmpcs	r2, r3
    6ffa:	d0f7      	beq.n	6fec <strcmp>
    6ffc:	1ad0      	subs	r0, r2, r3
    6ffe:	4770      	bx	lr

00007000 <strlen>:
    7000:	4603      	mov	r3, r0
    7002:	f813 2b01 	ldrb.w	r2, [r3], #1
    7006:	2a00      	cmp	r2, #0
    7008:	d1fb      	bne.n	7002 <strlen+0x2>
    700a:	1a18      	subs	r0, r3, r0
    700c:	3801      	subs	r0, #1
    700e:	4770      	bx	lr

00007010 <strncmp>:
    7010:	b510      	push	{r4, lr}
    7012:	b16a      	cbz	r2, 7030 <strncmp+0x20>
    7014:	3901      	subs	r1, #1
    7016:	1884      	adds	r4, r0, r2
    7018:	f810 3b01 	ldrb.w	r3, [r0], #1
    701c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    7020:	4293      	cmp	r3, r2
    7022:	d103      	bne.n	702c <strncmp+0x1c>
    7024:	42a0      	cmp	r0, r4
    7026:	d001      	beq.n	702c <strncmp+0x1c>
    7028:	2b00      	cmp	r3, #0
    702a:	d1f5      	bne.n	7018 <strncmp+0x8>
    702c:	1a98      	subs	r0, r3, r2
    702e:	bd10      	pop	{r4, pc}
    7030:	4610      	mov	r0, r2
    7032:	bd10      	pop	{r4, pc}
    7034:	682f2e2e 	.word	0x682f2e2e
    7038:	732f6c61 	.word	0x732f6c61
    703c:	682f6372 	.word	0x682f6372
    7040:	615f6c61 	.word	0x615f6c61
    7044:	735f6364 	.word	0x735f6364
    7048:	2e636e79 	.word	0x2e636e79
    704c:	00000063 	.word	0x00000063
    7050:	682f2e2e 	.word	0x682f2e2e
    7054:	732f6c61 	.word	0x732f6c61
    7058:	682f6372 	.word	0x682f6372
    705c:	635f6c61 	.word	0x635f6c61
    7060:	6e656c61 	.word	0x6e656c61
    7064:	2e726164 	.word	0x2e726164
    7068:	00000063 	.word	0x00000063
    706c:	682f2e2e 	.word	0x682f2e2e
    7070:	732f6c61 	.word	0x732f6c61
    7074:	682f6372 	.word	0x682f6372
    7078:	635f6c61 	.word	0x635f6c61
    707c:	615f6e61 	.word	0x615f6e61
    7080:	636e7973 	.word	0x636e7973
    7084:	0000632e 	.word	0x0000632e
    7088:	682f2e2e 	.word	0x682f2e2e
    708c:	732f6c61 	.word	0x732f6c61
    7090:	682f6372 	.word	0x682f6372
    7094:	635f6c61 	.word	0x635f6c61
    7098:	735f6372 	.word	0x735f6372
    709c:	2e636e79 	.word	0x2e636e79
    70a0:	00000063 	.word	0x00000063
    70a4:	682f2e2e 	.word	0x682f2e2e
    70a8:	732f6c61 	.word	0x732f6c61
    70ac:	682f6372 	.word	0x682f6372
    70b0:	665f6c61 	.word	0x665f6c61
    70b4:	6873616c 	.word	0x6873616c
    70b8:	0000632e 	.word	0x0000632e
    70bc:	682f2e2e 	.word	0x682f2e2e
    70c0:	732f6c61 	.word	0x732f6c61
    70c4:	682f6372 	.word	0x682f6372
    70c8:	695f6c61 	.word	0x695f6c61
    70cc:	6d5f6332 	.word	0x6d5f6332
    70d0:	6e79735f 	.word	0x6e79735f
    70d4:	00632e63 	.word	0x00632e63
    70d8:	682f2e2e 	.word	0x682f2e2e
    70dc:	732f6c61 	.word	0x732f6c61
    70e0:	682f6372 	.word	0x682f6372
    70e4:	695f6c61 	.word	0x695f6c61
    70e8:	00632e6f 	.word	0x00632e6f
    70ec:	682f2e2e 	.word	0x682f2e2e
    70f0:	732f6c61 	.word	0x732f6c61
    70f4:	682f6372 	.word	0x682f6372
    70f8:	735f6c61 	.word	0x735f6c61
    70fc:	6d5f6970 	.word	0x6d5f6970
    7100:	6e79735f 	.word	0x6e79735f
    7104:	00632e63 	.word	0x00632e63
    7108:	682f2e2e 	.word	0x682f2e2e
    710c:	732f6c61 	.word	0x732f6c61
    7110:	682f6372 	.word	0x682f6372
    7114:	745f6c61 	.word	0x745f6c61
    7118:	72656d69 	.word	0x72656d69
    711c:	0000632e 	.word	0x0000632e
    7120:	682f2e2e 	.word	0x682f2e2e
    7124:	732f6c61 	.word	0x732f6c61
    7128:	682f6372 	.word	0x682f6372
    712c:	755f6c61 	.word	0x755f6c61
    7130:	74726173 	.word	0x74726173
    7134:	7973615f 	.word	0x7973615f
    7138:	632e636e 	.word	0x632e636e
    713c:	00000000 	.word	0x00000000
    7140:	682f2e2e 	.word	0x682f2e2e
    7144:	752f6c61 	.word	0x752f6c61
    7148:	736c6974 	.word	0x736c6974
    714c:	6372732f 	.word	0x6372732f
    7150:	6974752f 	.word	0x6974752f
    7154:	6c5f736c 	.word	0x6c5f736c
    7158:	2e747369 	.word	0x2e747369
    715c:	00000063 	.word	0x00000063
    7160:	682f2e2e 	.word	0x682f2e2e
    7164:	752f6c61 	.word	0x752f6c61
    7168:	736c6974 	.word	0x736c6974
    716c:	6372732f 	.word	0x6372732f
    7170:	6974752f 	.word	0x6974752f
    7174:	725f736c 	.word	0x725f736c
    7178:	62676e69 	.word	0x62676e69
    717c:	65666675 	.word	0x65666675
    7180:	00632e72 	.word	0x00632e72

00007184 <_adcs>:
	...
    719c:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    71ac:	632e6364 00000000                       dc.c....

000071b4 <_map>:
    71b4:	00000002 00000022 0000000d 0000002d     ....".......-...
    71c4:	682f2e2e 652f6c70 682f6369 655f6c70     ../hpl/eic/hpl_e
    71d4:	632e6369 00000000 682f2e2e 6e2f6c70     ic.c....../hpl/n
    71e4:	74636d76 682f6c72 6e5f6c70 74636d76     vmctrl/hpl_nvmct
    71f4:	632e6c72 00000000 682f2e2e 722f6c70     rl.c....../hpl/r
    7204:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    7214:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    7224:	43000000 43000400                       ...C...C

0000722c <_usarts>:
    722c:	00000000 40100004 00030000 00700002     .......@......p.
    723c:	0000f62b 00000000 00000002 40100004     +..............@
    724c:	00030000 00700002 0000f62b 00000000     ......p.+.......

0000725c <_i2cms>:
    725c:	00000003 00200014 00000100 0000e6e5     ...... .........
    726c:	00d70000 02dc6c00                       .....l..

00007274 <_i2css>:
	...

00007284 <sercomspi_regs>:
    7284:	0030000c 00020000 00000000 01ff00fe     ..0.............
    7294:	00000004 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    72a4:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    72b4:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    72c4:	42001400 42001800                       ...B...B

000072cc <_tcs>:
    72cc:	006b0000 00000308 00000000 00001770     ..k.........p...
    72dc:	00000000 682f2e2e 742f6c70 70682f63     ....../hpl/tc/hp
    72ec:	63745f6c 0000632e 00004a25 00000804     l_tc.c..%J......

000072fc <_usb_ep_cfgs>:
    72fc:	2000078c 00000000 00000040 2000074c     ... ....@...L.. 
    730c:	00000000 00000040 2000070c 00000000     ....@...... ....
    731c:	00000040 532b5441 5045454c 00000000     @...AT+SLEEP....
    732c:	41414141 00414141 65636552 64657669     AAAAAAA.Received
    733c:	0000203a 30455441 0000000d 432b5441     : ..ATE0....AT+C
    734c:	3f4e4950 0000000d 50432b0a 203a4e49     PIN?.....+CPIN: 
    735c:	44414552 00000059 53534150 00004445     READY...PASSED..
    736c:	432b5441 47455247 0000003f 432b5441     AT+CGREG?...AT+C
    737c:	3f53504f 00000000 432b5441 00005153     OPS?....AT+CSQ..
    738c:	632b5441 74746167 0000313d 00004b4f     AT+cgatt=1..OK..
    739c:	432b5441 4f434447 313d544e 5049222c     AT+CGDCONT=1,"IP
    73ac:	69222c22 732e746f 72756365 00002265     ","iot.secure"..
    73bc:	432b5441 54434147 312c313d 00000000     AT+CGACT=1,1....
    73cc:	6f666e69 00000000 616d6f53 77662078     info....Somax fw
    73dc:	64317620 000a7665 6b6e6162 70617773      v1dev..bankswap
    73ec:	00000000 70617753 676e6970 0a776620     ....Swapping fw.
    73fc:	00000000 20656c62 00000000 206d6973     ....ble ....sim 
    740c:	00000000 64616572 006d6973 20636361     ....readsim.acc 
    741c:	63656863 0000006b 64616552 20676e69     check...Reading 
    742c:	0a676572 00000000 20697073 63656863     reg.....spi chec
    743c:	0000006b 20697073 74697277 00000065     k...spi write...
    744c:	6d617266 69727720 00006574 6d617266     fram write..fram
    745c:	61657220 00000064 70776f6c 00007277      read...lowpwr..
    746c:	636d6973 00006e6f 6d6d6f43 20646e61     simcon..Command 
    747c:	20746f6e 6f636572 7a696e67 000a6465     not recognized..
    748c:	00005441 422b5441 3f445541 00000000     AT..AT+BAUD?....
    749c:	70736572 3a656c62 00000020 472b4b4f     respble: ...OK+G
    74ac:	003a7465 000d5441 70736572 3a6d6973     et:.AT..respsim:
    74bc:	00000020 2d2d200a 4857202d 20454c49      .... --- WHILE 
    74cc:	2d2d2031 000a202d                       1 --- ..

000074d4 <blank>:
    74d4:	00000a0d                                ....

000074d8 <ok>:
    74d8:	0a0d4b4f 00000000                       OK......

000074e0 <cipstat>:
    74e0:	5049432b 54415453 0000203a              +CIPSTAT: ..

000074ec <error>:
    74ec:	4f525245 000a0d52                       ERROR...

000074f4 <cmeError>:
    74f4:	454d432b 52524520 203a524f 00000000     +CME ERROR: ....

00007504 <cmsError>:
    7504:	534d432b 52524520 203a524f 00000000     +CMS ERROR: ....

00007514 <start>:
    7514:	52415453 000a0d54                       START...

0000751c <pbDone>:
    751c:	44204250 0d454e4f 0000000a              PB DONE.....

00007528 <gpsinfo>:
    7528:	5047432b 464e4953 00003a4f              +CGPSINFO:..

00007534 <simei>:
    7534:	4d49532b 203a4945 00000000              +SIMEI: ....

00007540 <netopen>:
    7540:	54454e2b 4e45504f 0000203a              +NETOPEN: ..

0000754c <ipaddr>:
    754c:	4150492b 3a524444 00000020              +IPADDR: ...

00007558 <cipopen>:
    7558:	5049432b 4e45504f 0000203a              +CIPOPEN: ..

00007564 <cipsend>:
    7564:	5049432b 444e4553 0000203a              +CIPSEND: ..

00007570 <cipclose>:
    7570:	5049432b 534f4c43 00203a45              +CIPCLOSE: .

0000757c <netclose>:
    757c:	54454e2b 534f4c43 00203a45              +NETCLOSE: .

00007588 <recvFrom>:
    7588:	56434552 4f524620 00003a4d              RECV FROM:..

00007594 <ciperror>:
    7594:	5049432b 4f525245 00203a52              +CIPERROR: .

000075a0 <ipclose>:
    75a0:	4350492b 45534f4c 0000203a 00000000     +IPCLOSE: ......

000075b0 <empty>:
    75b0:	00000000 2e302e30 00302e30 434d4953     ....0.0.0.0.SIMC
    75c0:	52204d4f 45555145 000a5453 434d4953     OM REQUEST..SIMC
    75d0:	52204d4f 45555145 203a5453 65747461     OM REQUEST: atte
    75e0:	2074706d 202c2b2b 7473616c 6f727265     mpt ++, lasterro
    75f0:	203d2072 74202c30 66756278 20726566     r = 0, txbuffer 
    7600:	0000203d 4f525245 4e452052 4d495320     = ..ERROR EN SIM
    7610:	5f4d4f43 75716572 00747365 636d6973     COM_request.simc
    7620:	6c5f6d6f 72657865 65207c20 6f72746e     om_lexer | entro
    7630:	206c6120 636d6953 6c5f6d6f 72657865      al Simcom_lexer
    7640:	00000a20 0000003e 636d6973 6c5f6d6f      ...>...simcom_l
    7650:	72657865 73207c20 74736275 00003a72     exer | substr:..
    7660:	636d6973 6c5f6d6f 72657865 73207c20     simcom_lexer | s
    7670:	74736275 6c652072 3d206573 554e203d     ubstr else == NU
    7680:	00004c4c 636d6973 6c5f6d6f 72657865     LL..simcom_lexer
    7690:	73207c20 74736275 6c652072 21206573      | substr else !
    76a0:	554e203d 00004c4c 636d6973 6c5f6d6f     = NULL..simcom_l
    76b0:	72657865 74207c20 6e656b6f 6c61762e     exer | token.val
    76c0:	3a5f6575 00000000 00000a0d 70206f6e     ue_:........no p
    76d0:	616c6c69 696f6320 6469636e 69636e65     illa coincidenci
    76e0:	6e652061 6b6f7420 6f206e65 0000006b     a en token ok...
    76f0:	00006425 636d6973 6c5f6d6f 72657865     %d..simcom_lexer
    7700:	54207c20 4e454b4f 4d414e20 00203a45      | TOKEN NAME: .
    7710:	636d6973 6c5f6d6f 72657865 72207c20     simcom_lexer | r
    7720:	66754278 20726566 70736564 20736575     xBuffer despues 
    7730:	6d206564 6f6d6d65 203a6576 00000000     de memmove: ....
    7740:	6968570a 3120656c 70202d20 65636f72     .While 1 - proce
    7750:	65527373 6e6f7073 71206573 6e206575     ssResponse que n
    7760:	61636e75 20657320 62616361 000a2061     unca se acaba ..
    7770:	6173200a 206f676c 206c6564 636d6973     . salgo del simc
    7780:	6c206d6f 72657865 00000000 46465542     om lexer....BUFF
    7790:	49205245 4943494e 50204c41 45434f52     ER INICIAL PROCE
    77a0:	203a5353 00000000 434d4953 535f4d4f     SS: ....SIMCOM_S
    77b0:	45544154 4143203a 4c45434e 00000a20     TATE: CANCEL ...
    77c0:	41414141 41414141 41414141 41414141     AAAAAAAAAAAAAAAA
    77d0:	41414141 41414141 41414141 41414141     AAAAAAAAAAAAAAAA
    77e0:	41414141 41414141 41414141 41414141     AAAAAAAAAAAAAAAA
    77f0:	00000d54 434d4953 535f4d4f 45544154     T...SIMCOM_STATE
    7800:	4552203a 0a544553 00000000 432b5441     : RESET.....AT+C
    7810:	45534552 00000d54 636d6953 745f6d6f     RESET...Simcom_t
    7820:	72656d69 206b6f20 72206e65 74657365     imer ok en reset
    7830:	0000000a 434d4953 535f4d4f 45544154     ....SIMCOM_STATE
    7840:	5441203a 000a3045 31455441 0000000d     : ATE0..ATE1....
    7850:	434d4953 535f4d4f 45544154 4d43203a     SIMCOM_STATE: CM
    7860:	000a4545 432b5441 3d45454d 00000d32     EE..AT+CMEE=2...
    7870:	434d4953 535f4d4f 45544154 4743203a     SIMCOM_STATE: CG
    7880:	000a5350 432b5441 3d535047 0d312c31     PS..AT+CGPS=1,1.
    7890:	00000000 434d4953 535f4d4f 45544154     ....SIMCOM_STATE
    78a0:	4953203a 0a49454d 00000000 532b5441     : SIMEI.....AT+S
    78b0:	49454d49 00000d3f 4857200a 20454c49     IMEI?.... WHILE 
    78c0:	202d2031 454d4953 000a2049 434d4953     1 - SIMEI ..SIMC
    78d0:	535f4d4f 45544154 5453203a 00000a4b     OM_STATE: STK...
    78e0:	434d4953 535f4d4f 45544154 4544203a     SIMCOM_STATE: DE
    78f0:	4c554146 000a2054 75627874 72656666     FAULT ..txbuffer
    7900:	0000003a 75425874 72656666 63617620     :...tXBuffer vac
    7910:	00006f69 752f2e2e 642f6273 63697665     io..../usb/devic
    7920:	73752f65 2e636462 00000063              e/usbdc.c...

0000792c <_init>:
    792c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    792e:	bf00      	nop
    7930:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7932:	bc08      	pop	{r3}
    7934:	469e      	mov	lr, r3
    7936:	4770      	bx	lr

00007938 <__init_array_start>:
    7938:	00000289 	.word	0x00000289

0000793c <_fini>:
    793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    793e:	bf00      	nop
    7940:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7942:	bc08      	pop	{r3}
    7944:	469e      	mov	lr, r3
    7946:	4770      	bx	lr

00007948 <__fini_array_start>:
    7948:	00000265 	.word	0x00000265
