{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582859045099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582859045109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 21:04:04 2020 " "Processing started: Thu Feb 27 21:04:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582859045109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1582859045109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc lab6 -c lab6_toplevel " "Command: quartus_drc lab6 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1582859045109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6_toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab6_toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1582859045610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1582859046407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6_toplevel.sdc " "Synopsys Design Constraints File file not found: 'lab6_toplevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1582859047036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1582859047036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1582859047044 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1582859047044 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 5 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 5 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|ISDU:state_controller\|SR2MUX~0 " "Node  \"slc3:my_slc\|ISDU:state_controller\|SR2MUX~0\"" {  } { { "ISDU.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/ISDU.sv" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047158 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[0\]~0 " "Node  \"slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[0\]~0\"" {  } { { "mux_bank.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/mux_bank.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047158 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[1\]~1 " "Node  \"slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[1\]~1\"" {  } { { "mux_bank.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/mux_bank.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047158 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|SR2Val\[1\] " "Node  \"slc3:my_slc\|datapath:d0\|SR2Val\[1\]\"" {  } { { "datapath.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/datapath.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047158 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|SR2Val\[0\] " "Node  \"slc3:my_slc\|datapath:d0\|SR2Val\[0\]\"" {  } { { "datapath.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/datapath.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047158 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1582859047158 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|SR2Val\[1\] " "Node  \"slc3:my_slc\|datapath:d0\|SR2Val\[1\]\"" {  } { { "datapath.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/datapath.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[0\]~0 " "Node  \"slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[0\]~0\"" {  } { { "mux_bank.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/mux_bank.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|SR2Val\[0\] " "Node  \"slc3:my_slc\|datapath:d0\|SR2Val\[0\]\"" {  } { { "datapath.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/datapath.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[1\]~1 " "Node  \"slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[1\]~1\"" {  } { { "mux_bank.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/mux_bank.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|ISDU:state_controller\|SR2MUX~0 " "Node  \"slc3:my_slc\|ISDU:state_controller\|SR2MUX~0\"" {  } { { "ISDU.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/ISDU.sv" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|ISDU:state_controller\|State.S_09 " "Node  \"slc3:my_slc\|ISDU:state_controller\|State.S_09\"" {  } { { "ISDU.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/ISDU.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|ISDU:state_controller\|State.S_21 " "Node  \"slc3:my_slc\|ISDU:state_controller\|State.S_21\"" {  } { { "ISDU.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/ISDU.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|ISDU:state_controller\|State.S_12 " "Node  \"slc3:my_slc\|ISDU:state_controller\|State.S_12\"" {  } { { "ISDU.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/ISDU.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|SR2Val\[2\] " "Node  \"slc3:my_slc\|datapath:d0\|SR2Val\[2\]\"" {  } { { "datapath.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/datapath.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[5\]\[10\]~152 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[5\]\[10\]~152\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~9 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~9\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[6\]\[4\]~153 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[6\]\[4\]~153\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[7\]\[14\]~155 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[7\]\[14\]~155\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[4\]\[6\]~154 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[4\]\[6\]~154\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[2\]\[8\]~156 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[2\]\[8\]~156\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[0\]\[12\]~158 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[0\]\[12\]~158\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[3\]\[8\]~159 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[3\]\[8\]~159\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[1\]\[2\]~157 " "Node  \"slc3:my_slc\|datapath:d0\|register_unit:rUnit\|tmpRegs\[1\]\[2\]~157\"" {  } { { "Register_unit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/Register_unit.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[2\]~2 " "Node  \"slc3:my_slc\|datapath:d0\|three2to1Mux:SR1MUX\|muxOut\[2\]~2\"" {  } { { "mux_bank.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/mux_bank.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regIR\|Dout\[10\]~0 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regIR\|Dout\[10\]~0\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regMAR\|Dout\[14\]~0 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regMAR\|Dout\[14\]~0\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|ISDU:state_controller\|State.PauseIR1 " "Node  \"slc3:my_slc\|ISDU:state_controller\|State.PauseIR1\"" {  } { { "ISDU.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/ISDU.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~15 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~15\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~13 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~13\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|ISDU:state_controller\|State.S_07 " "Node  \"slc3:my_slc\|ISDU:state_controller\|State.S_07\"" {  } { { "ISDU.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/ISDU.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~48 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regIR\|nextData\[1\]~48\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regPC\|Dout\[8\]~0 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regPC\|Dout\[8\]~0\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|sign5bit\[4\] " "Node  \"slc3:my_slc\|datapath:d0\|sign5bit\[4\]\"" {  } { { "datapath.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/datapath.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regPC\|Dout\[0\] " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regPC\|Dout\[0\]\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_NODES_INFO" " slc3:my_slc\|datapath:d0\|reg16bit:regMAR\|nextData\[13\]~5 " "Node  \"slc3:my_slc\|datapath:d0\|reg16bit:regMAR\|nextData\[13\]~5\"" {  } { { "reg16bit.sv" "" { Text "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/reg16bit.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anshul/Desktop/ECE 385/Labs/lab6/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1582859047165 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1582859047165 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1582859047165 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "55 0 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 55 information messages and 0 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1582859047168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582859047226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 21:04:07 2020 " "Processing ended: Thu Feb 27 21:04:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582859047226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582859047226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582859047226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1582859047226 ""}
