

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Wed Nov 12 15:15:26 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        Dataflow
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a15t-cpg236-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |      Modules     | Issue|      |      Latency     | Iteration|         | Trip |          |      |         |          |          |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT   | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |+ matrix_mult*    |     -|  0.42|        8|  80.000|         -|        4|     -|  dataflow|     -|  6 (13%)|  340 (1%)|  301 (2%)|    -|
    | + Loop_row_proc  |     -|  0.42|        8|  80.000|         -|        4|     -|    rewind|     -|  6 (13%)|  340 (1%)|  301 (2%)|    -|
    |  o row_col       |     -|  7.30|        6|  60.000|         4|        1|     4|       yes|     -|        -|         -|         -|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| AB_address0 | out       | 2        |
| AB_address1 | out       | 2        |
| AB_d0       | out       | 32       |
| AB_d1       | out       | 32       |
| AB_q0       | in        | 32       |
| AB_q1       | in        | 32       |
| A_address0  | out       | 2        |
| A_address1  | out       | 2        |
| A_d0        | out       | 32       |
| A_d1        | out       | 32       |
| A_q0        | in        | 32       |
| A_q1        | in        | 32       |
| B_address0  | out       | 2        |
| B_address1  | out       | 2        |
| B_d0        | out       | 32       |
| B_d1        | out       | 32       |
| B_q0        | in        | 32       |
| B_q1        | in        | 32       |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| AB       | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_we0        | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_d1         | port    |          |
| A        | A_q1         | port    |          |
| A        | A_we1        | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_d0         | port    |          |
| B        | B_q0         | port    |          |
| B        | B_we0        | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_d1         | port    |          |
| B        | B_q1         | port    |          |
| B        | B_we1        | port    |          |
| AB       | AB_address0  | port    | offset   |
| AB       | AB_ce0       | port    |          |
| AB       | AB_d0        | port    |          |
| AB       | AB_q0        | port    |          |
| AB       | AB_we0       | port    |          |
| AB       | AB_address1  | port    | offset   |
| AB       | AB_ce1       | port    |          |
| AB       | AB_d1        | port    |          |
| AB       | AB_q1        | port    |          |
| AB       | AB_we1       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+------------+--------+----------+---------+
| Name                     | DSP | Pragma | Variable   | Op     | Impl     | Latency |
+--------------------------+-----+--------+------------+--------+----------+---------+
| + matrix_mult            | 6   |        |            |        |          |         |
|  + Loop_row_proc         | 6   |        |            |        |          |         |
|    add_ln9_fu_163_p2     |     |        | add_ln9    | add    | fabric   | 0       |
|    select_ln9_fu_169_p3  |     |        | select_ln9 | select | auto_sel | 0       |
|    i_fu_177_p3           |     |        | i          | select | auto_sel | 0       |
|    xor_ln16_fu_226_p2    |     |        | xor_ln16   | xor    | auto     | 0       |
|    add_ln18_fu_288_p2    |     |        | add_ln18   | add    | fabric   | 0       |
|    mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln16   | mul    | auto     | 0       |
|    mul_32s_32s_32_1_1_U2 | 3   |        | mul_ln16_1 | mul    | auto     | 0       |
|    ABij_fu_297_p2        |     |        | ABij       | add    | fabric   | 0       |
|    j_fu_249_p2           |     |        | j          | add    | fabric   | 0       |
|    add_ln9_1_fu_255_p2   |     |        | add_ln9_1  | add    | fabric   | 0       |
|    icmp_ln11_fu_261_p2   |     |        | icmp_ln11  | seteq  | auto     | 0       |
|    icmp_ln9_fu_267_p2    |     |        | icmp_ln9   | seteq  | auto     | 0       |
+--------------------------+-----+--------+------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                         | Messages                                                                                                                                                                           |
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATAFLOW |         | matrix_mult.cpp:7 in matrix_mult | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+--------+---------+----------------------------------+
| Type   | Options | Location                         |
+--------+---------+----------------------------------+
| INLINE | off     | matrix_mult.cpp:6 in matrix_mult |
+--------+---------+----------------------------------+


