{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1487010184462 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "myoFPGA 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"myoFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487010184480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487010184530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487010184530 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487010185061 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1487010185090 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487010189635 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 100 " "No exact pin location assignment(s) for 83 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1487010189959 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "hps_memory_oct_rzqin " "RUP, RDN, or RZQ pin hps_memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_oct_rzqin } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_oct_rzqin" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 218 10611 11489 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1487010189972 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1487010189972 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1487010203190 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Info" "IFPP_BACKTRACK_COUNTS" "" "The following components had the most difficulty being legally placed:" { { "Info" "IFPP_NAME" "pin hps_memory_mem_dm\[4\] (67%) " "pin hps_memory_mem_dm\[4\] (67%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "pin hps_memory_mem_dqs_n\[4\] (33%) " "pin hps_memory_mem_dqs_n\[4\] (33%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 14987 "The following components had the most difficulty being legally placed:" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "40 pins " "The Fitter cannot place 40 pins." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "pin hps_memory_mem_dqs_n\[4\], hps_memory_mem_dqs_n\[3\], hps_memory_mem_dqs_n\[2\], hps_memory_mem_dqs_n\[1\], hps_memory_mem_dqs\[4\] and other 35 pins " "The pin name(s): hps_memory_mem_dqs_n\[4\], hps_memory_mem_dqs_n\[3\], hps_memory_mem_dqs_n\[2\], hps_memory_mem_dqs_n\[1\], hps_memory_mem_dqs\[4\] and other 35 pins" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_EQC_INFO" "These pins are 40 " "These pins are in a group of 40 components with similar legality requirements" {  } {  } 0 15647 "%1!s! in a group of %2!d! components with similar legality requirements" 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "200 " "No legal location could be found out of 200 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCPD 2.5V " "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)" { { "Info" "IFPP_NAME" "Y9 " "Y9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AA6 " "AA6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AC7 " "AC7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AB6 " "AB6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AB5 " "AB5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AC5 " "AC5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "W10 " "W10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AC6 " "AC6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AA8 " "AA8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AD7 " "AD7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "Y8 " "Y8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "W8 " "W8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "and 129 more locations not displayed " "and 129 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10869 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10870 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10871 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10872 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10885 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10886 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10887 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10888 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10945 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10946 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10830 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10829 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10831 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10838 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10837 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10839 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10846 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10848 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10845 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10847 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10854 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10856 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10853 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10855 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10864 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10862 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10863 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10861 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10878 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10877 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10879 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10896 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10894 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10895 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10893 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10902 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10904 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10903 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10912 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10910 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10909 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10918 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10920 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10917 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10919 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10928 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10926 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10927 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10925 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10938 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10940 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10937 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10939 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10966 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10964 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10965 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10963 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10976 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10978 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10975 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10977 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10986 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10984 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10985 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10983 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10992 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10994 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10991 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10993 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11002 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11000 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11001 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 10999 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11008 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11010 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11007 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11009 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11018 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11016 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11017 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11015 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11024 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11026 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11023 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11025 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11038 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11036 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11037 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11035 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11044 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11046 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11043 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11045 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11050 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11048 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11049 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11047 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11060 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11062 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11059 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11061 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11066 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11064 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11065 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11063 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11072 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11074 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11071 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11073 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11086 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11084 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11085 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11083 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11092 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11094 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11091 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11093 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11098 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11096 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11097 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11095 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11100 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11102 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11099 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11101 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11106 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11104 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11105 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11103 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11108 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11110 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11107 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11109 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11111 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11112 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11117 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11115 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11118 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11116 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11121 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCPD voltage of 2.5V (141 locations affected)"} 11122 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Error" "ECIO_IO_NONE" "single-ended bidirectional " "There were not enough single-ended bidirectional pin locations available (59 locations affected)" { { "Info" "IFPP_NAME" "Y4 " "Y4. Already placed at this location: pin SS_n" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SS_n location PIN_Y4 due to: User Location Constraints (PIN_Y4) " "The I/O pad SS_n is constrained to the location PIN_Y4 due to: User Location Constraints (PIN_Y4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 23 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AB4 " "AB4. Already placed at this location: pin SCLK" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SCLK location PIN_AB4 due to: User Location Constraints (PIN_AB4) " "The I/O pad SCLK is constrained to the location PIN_AB4 due to: User Location Constraints (PIN_AB4)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 27 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AF8 " "AF8. Already placed at this location: pin MOSI" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad MOSI location PIN_AF8 due to: User Location Constraints (PIN_AF8) " "The I/O pad MOSI is constrained to the location PIN_AF8 due to: User Location Constraints (PIN_AF8)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 24 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "V11 " "V11. Already placed at this location: pin CLOCK_50" { { "Info" "IFPP_VALID_PROPAGATED_REGION" "pin (10, 0) to (20, 0) " "The pin is constrained to the region (10, 0) to (20, 0) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_V11 due to: User Location Constraints (PIN_V11) " "The I/O pad CLOCK_50 is constrained to the location PIN_V11 due to: User Location Constraints (PIN_V11)" {  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 2 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AF7 " "AF7. Already placed at this location: pin MISO" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad MISO location PIN_AF7 due to: User Location Constraints (PIN_AF7) " "The I/O pad MISO is constrained to the location PIN_AF7 due to: User Location Constraints (PIN_AF7)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 25 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AF26 " "AF26. Already placed at this location: pin LED\[4\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[4\] location PIN_AF26 due to: User Location Constraints (PIN_AF26) " "The I/O pad LED\[4\] is constrained to the location PIN_AF26 due to: User Location Constraints (PIN_AF26)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 4 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AE26 " "AE26. Already placed at this location: pin LED\[5\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[5\] location PIN_AE26 due to: User Location Constraints (PIN_AE26) " "The I/O pad LED\[5\] is constrained to the location PIN_AE26 due to: User Location Constraints (PIN_AE26)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 4 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "Y16 " "Y16. Already placed at this location: pin LED\[6\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[6\] location PIN_Y16 due to: User Location Constraints (PIN_Y16) " "The I/O pad LED\[6\] is constrained to the location PIN_Y16 due to: User Location Constraints (PIN_Y16)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 4 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "W15 " "W15. Already placed at this location: pin LED\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[0\] location PIN_W15 due to: User Location Constraints (PIN_W15) " "The I/O pad LED\[0\] is constrained to the location PIN_W15 due to: User Location Constraints (PIN_W15)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 4 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AA24 " "AA24. Already placed at this location: pin LED\[1\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[1\] location PIN_AA24 due to: User Location Constraints (PIN_AA24) " "The I/O pad LED\[1\] is constrained to the location PIN_AA24 due to: User Location Constraints (PIN_AA24)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 4 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "V16 " "V16. Already placed at this location: pin LED\[2\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[2\] location PIN_V16 due to: User Location Constraints (PIN_V16) " "The I/O pad LED\[2\] is constrained to the location PIN_V16 due to: User Location Constraints (PIN_V16)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 4 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "AA23 " "AA23. Already placed at this location: pin LED\[7\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[7\] location PIN_AA23 due to: User Location Constraints (PIN_AA23) " "The I/O pad LED\[7\] is constrained to the location PIN_AA23 due to: User Location Constraints (PIN_AA23)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 4 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1487010205613 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""} { "Info" "IFPP_NAME" "and 47 more locations not displayed " "and 47 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1487010205613 ""}  } { { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 1 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} { { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10832 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10840 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10880 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10901 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10911 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11113 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11114 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11119 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11120 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11125 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11123 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11126 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11124 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11169 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11182 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11193 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11194 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11195 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11197 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11196 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11201 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11202 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11203 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11205 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11204 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11209 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11210 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11211 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11213 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11212 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11214 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11217 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11218 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11219 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11221 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11220 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11225 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11226 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11227 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11229 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11228 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11230 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11231 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11233 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11237 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 11238 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10931 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10932 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10905 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10906 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10841 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10843 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10842 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10844 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10833 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10834 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 10836 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 109613 } { 11 { 0 "There were not enough single-ended bidirectional pin locations available (59 locations affected)"} 109629 }  }  }  }  } }  } 0 184016 "There were not enough %1!s! pin locations available" 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1487010205613 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1487010205613 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487010205623 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487010205650 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1487010207818 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "40 " "Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[8\] a permanently disabled " "Pin hps_memory_mem_dq\[8\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[8] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[9\] a permanently disabled " "Pin hps_memory_mem_dq\[9\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[9] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[10\] a permanently disabled " "Pin hps_memory_mem_dq\[10\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[10] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[11\] a permanently disabled " "Pin hps_memory_mem_dq\[11\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[11] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[12\] a permanently disabled " "Pin hps_memory_mem_dq\[12\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[12] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[13\] a permanently disabled " "Pin hps_memory_mem_dq\[13\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[13] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[14\] a permanently disabled " "Pin hps_memory_mem_dq\[14\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[14] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[15\] a permanently disabled " "Pin hps_memory_mem_dq\[15\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[15] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[16\] a permanently disabled " "Pin hps_memory_mem_dq\[16\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[16] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[17\] a permanently disabled " "Pin hps_memory_mem_dq\[17\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[17] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[18\] a permanently disabled " "Pin hps_memory_mem_dq\[18\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[18] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[19\] a permanently disabled " "Pin hps_memory_mem_dq\[19\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[19] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[20\] a permanently disabled " "Pin hps_memory_mem_dq\[20\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[20] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[21\] a permanently disabled " "Pin hps_memory_mem_dq\[21\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[21] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[22\] a permanently disabled " "Pin hps_memory_mem_dq\[22\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[22] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[23\] a permanently disabled " "Pin hps_memory_mem_dq\[23\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[23] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[24\] a permanently disabled " "Pin hps_memory_mem_dq\[24\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[24] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[25\] a permanently disabled " "Pin hps_memory_mem_dq\[25\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[25] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[26\] a permanently disabled " "Pin hps_memory_mem_dq\[26\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[26] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[27\] a permanently disabled " "Pin hps_memory_mem_dq\[27\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[27] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[28\] a permanently disabled " "Pin hps_memory_mem_dq\[28\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[28] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[29\] a permanently disabled " "Pin hps_memory_mem_dq\[29\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[29] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[30\] a permanently disabled " "Pin hps_memory_mem_dq\[30\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[30] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[31\] a permanently disabled " "Pin hps_memory_mem_dq\[31\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[31] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[32\] a permanently disabled " "Pin hps_memory_mem_dq\[32\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[32] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[33\] a permanently disabled " "Pin hps_memory_mem_dq\[33\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[33] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[34\] a permanently disabled " "Pin hps_memory_mem_dq\[34\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[34] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[35\] a permanently disabled " "Pin hps_memory_mem_dq\[35\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[35] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[36\] a permanently disabled " "Pin hps_memory_mem_dq\[36\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[36] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[37\] a permanently disabled " "Pin hps_memory_mem_dq\[37\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[37] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 190 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[38\] a permanently disabled " "Pin hps_memory_mem_dq\[38\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[38] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 191 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dq\[39\] a permanently disabled " "Pin hps_memory_mem_dq\[39\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[39] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 192 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs\[1\] a permanently disabled " "Pin hps_memory_mem_dqs\[1\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[1] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 194 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs\[2\] a permanently disabled " "Pin hps_memory_mem_dqs\[2\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[2] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 195 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs\[3\] a permanently disabled " "Pin hps_memory_mem_dqs\[3\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[3] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 196 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs\[4\] a permanently disabled " "Pin hps_memory_mem_dqs\[4\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[4] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 197 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs_n\[1\] a permanently disabled " "Pin hps_memory_mem_dqs_n\[1\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[1] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs_n\[2\] a permanently disabled " "Pin hps_memory_mem_dqs_n\[2\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[2] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs_n\[3\] a permanently disabled " "Pin hps_memory_mem_dqs_n\[3\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[3] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_memory_mem_dqs_n\[4\] a permanently disabled " "Pin hps_memory_mem_dqs_n\[4\] has a permanently disabled output enable" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[4] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 202 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1487010207829 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1487010207829 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "46 " "Following 46 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_a\[13\] GND " "Pin hps_memory_mem_a\[13\] has GND driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_a[13] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 148 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_a\[14\] GND " "Pin hps_memory_mem_a\[14\] has GND driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_a[14] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 149 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dm\[1\] GND " "Pin hps_memory_mem_dm\[1\] has GND driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dm[1] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 204 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dm\[2\] GND " "Pin hps_memory_mem_dm\[2\] has GND driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dm[2] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 205 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dm\[3\] GND " "Pin hps_memory_mem_dm\[3\] has GND driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dm[3] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 206 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dm\[4\] GND " "Pin hps_memory_mem_dm\[4\] has GND driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dm[4] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 207 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[8\] VCC " "Pin hps_memory_mem_dq\[8\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[8] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[9\] VCC " "Pin hps_memory_mem_dq\[9\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[9] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[10\] VCC " "Pin hps_memory_mem_dq\[10\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[10] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[11\] VCC " "Pin hps_memory_mem_dq\[11\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[11] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[12\] VCC " "Pin hps_memory_mem_dq\[12\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[12] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[13\] VCC " "Pin hps_memory_mem_dq\[13\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[13] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[14\] VCC " "Pin hps_memory_mem_dq\[14\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[14] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[15\] VCC " "Pin hps_memory_mem_dq\[15\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[15] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[16\] VCC " "Pin hps_memory_mem_dq\[16\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[16] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[17\] VCC " "Pin hps_memory_mem_dq\[17\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[17] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[18\] VCC " "Pin hps_memory_mem_dq\[18\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[18] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[19\] VCC " "Pin hps_memory_mem_dq\[19\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[19] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[20\] VCC " "Pin hps_memory_mem_dq\[20\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[20] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[21\] VCC " "Pin hps_memory_mem_dq\[21\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[21] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[22\] VCC " "Pin hps_memory_mem_dq\[22\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[22] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[23\] VCC " "Pin hps_memory_mem_dq\[23\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[23] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[24\] VCC " "Pin hps_memory_mem_dq\[24\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[24] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[25\] VCC " "Pin hps_memory_mem_dq\[25\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[25] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[26\] VCC " "Pin hps_memory_mem_dq\[26\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[26] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[27\] VCC " "Pin hps_memory_mem_dq\[27\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[27] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[28\] VCC " "Pin hps_memory_mem_dq\[28\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[28] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[29\] VCC " "Pin hps_memory_mem_dq\[29\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[29] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[30\] VCC " "Pin hps_memory_mem_dq\[30\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[30] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[31\] VCC " "Pin hps_memory_mem_dq\[31\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[31] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[32\] VCC " "Pin hps_memory_mem_dq\[32\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[32] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[33\] VCC " "Pin hps_memory_mem_dq\[33\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[33] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[34\] VCC " "Pin hps_memory_mem_dq\[34\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[34] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[35\] VCC " "Pin hps_memory_mem_dq\[35\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[35] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[36\] VCC " "Pin hps_memory_mem_dq\[36\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[36] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[37\] VCC " "Pin hps_memory_mem_dq\[37\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[37] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 190 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[38\] VCC " "Pin hps_memory_mem_dq\[38\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[38] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 191 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dq\[39\] VCC " "Pin hps_memory_mem_dq\[39\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[39] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 192 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs\[1\] VCC " "Pin hps_memory_mem_dqs\[1\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[1] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 194 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs\[2\] VCC " "Pin hps_memory_mem_dqs\[2\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[2] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 195 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs\[3\] VCC " "Pin hps_memory_mem_dqs\[3\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[3] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 196 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs\[4\] VCC " "Pin hps_memory_mem_dqs\[4\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[4] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 197 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs_n\[1\] VCC " "Pin hps_memory_mem_dqs_n\[1\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[1] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs_n\[2\] VCC " "Pin hps_memory_mem_dqs_n\[2\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[2] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs_n\[3\] VCC " "Pin hps_memory_mem_dqs_n\[3\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[3] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hps_memory_mem_dqs_n\[4\] VCC " "Pin hps_memory_mem_dqs_n\[4\] has VCC driving its datain port" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[4] } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 202 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1487010207831 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1487010207831 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[7] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[7\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs[0] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[0\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 193 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[6] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[6\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[5] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[5\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dqs_n[0] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[0\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[4] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[4\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[3] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[3\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[2] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[2\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[1] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[1\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin hps_memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { hps_memory_mem_dq[0] } } } { "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[0\]" } } } } { "rtl/myoFPGA_top.v" "" { Text "/home/letrend/workspace/myoFPGA/rtl/myoFPGA_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/myoFPGA/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1487010207833 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1487010207833 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1487010207835 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1425 " "Peak virtual memory: 1425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487010208209 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 13 19:23:28 2017 " "Processing ended: Mon Feb 13 19:23:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487010208209 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487010208209 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487010208209 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487010208209 ""}
