// Seed: 2950780881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1 : 1] id_8;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    input supply1 id_7
    , id_24,
    input wand id_8,
    output supply1 id_9,
    input uwire id_10,
    output wor id_11,
    input wire id_12,
    output uwire id_13,
    input supply0 id_14,
    input wire id_15,
    output wand id_16,
    input supply0 id_17,
    output uwire id_18,
    output wand id_19,
    input tri0 id_20,
    input tri0 id_21,
    input supply0 id_22
);
  logic id_25;
  ;
  wor id_26 = 1;
  always @(*)
    if (-1) begin : LABEL_0
      id_25 <= id_20;
    end
  module_0 modCall_1 (
      id_26,
      id_24,
      id_26,
      id_24,
      id_26,
      id_24,
      id_24
  );
endmodule
