
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035388                       # Number of seconds simulated
sim_ticks                                 35387828466                       # Number of ticks simulated
final_tick                               564952208403                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286032                       # Simulator instruction rate (inst/s)
host_op_rate                                   360996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2292286                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926640                       # Number of bytes of host memory used
host_seconds                                 15437.79                       # Real time elapsed on the host
sim_insts                                  4415695190                       # Number of instructions simulated
sim_ops                                    5572986243                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1218816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1601024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       525952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       475648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3828352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1933056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1933056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3716                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29909                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15102                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15102                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     34441673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45242222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14862511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13441006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108182733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36171                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50639                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61490                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             195321                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54624883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54624883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54624883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     34441673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45242222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14862511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13441006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              162807616                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84862899                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30993762                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25423293                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014024                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13112484                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12095749                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163651                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87165                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32013212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170070179                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30993762                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15259400                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36571310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10794864                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6469110                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15665858                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83802035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47230725     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648924      4.35%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199794      3.82%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437073      4.10%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3022981      3.61%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578905      1.88%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026847      1.23%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700716      3.22%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17956070     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83802035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365222                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004058                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33677726                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6050184                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34789213                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542958                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8741945                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077211                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6482                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201770324                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51085                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8741945                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35340349                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2555457                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       807963                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33640092                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2716221                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194948436                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10844                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697136                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           12                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270699847                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909048642                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909048642                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102440588                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34188                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18166                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7220979                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026476                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243710                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3262226                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183860905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147739706                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278547                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60973555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186360487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2129                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83802035                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29614661     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17814881     21.26%     56.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11992850     14.31%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7626688      9.10%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536664      8.99%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437860      5.30%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380338      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743667      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654426      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83802035                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083225     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204088     13.20%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258772     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121547356     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012672      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15733150     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8430506      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147739706                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740922                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010465                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381106116                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244869698                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143593751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149285832                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263273                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7041329                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          494                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1078                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284803                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          586                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8741945                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1819718                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164549                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183895078                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       312167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253458                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026476                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7988                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1078                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360177                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145162024                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14793544                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577678                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984802                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583464                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8191258                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710548                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143740046                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143593751                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93680640                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261657845                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692067                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358027                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61476556                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039254                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75060090                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630986                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29754428     39.64%     39.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448198     27.24%     66.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8369996     11.15%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293465      5.72%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689366      4.92%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812207      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1997191      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010222      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3685017      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75060090                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3685017                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255273549                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376547082                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1060864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848629                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848629                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178371                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178371                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655394582                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196959676                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189185917                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84862899                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30737981                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24981440                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2100011                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12938912                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11999255                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3245583                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89068                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30866600                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170492040                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30737981                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15244838                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37506164                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11263060                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6141865                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15119494                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       904227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83631138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46124974     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3297314      3.94%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2661303      3.18%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6477450      7.75%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1746644      2.09%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2263282      2.71%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1636422      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          910463      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18513286     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83631138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362208                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009029                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32291428                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5956564                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36065327                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243309                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9074501                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5250533                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42354                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203842464                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84172                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9074501                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34658074                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1317368                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1154490                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33886161                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3540536                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196627836                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29554                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1465715                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1102038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1194                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275318250                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917923775                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917923775                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168795720                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106522444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40155                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22517                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9718871                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18332802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9327816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146511                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3215999                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185952505                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147715462                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285213                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64220890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196227843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5875                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83631138                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28876026     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18015336     21.54%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11909924     14.24%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8746016     10.46%     80.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7504259      8.97%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3903958      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3335747      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628054      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       711818      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83631138                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         866200     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175843     14.45%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174728     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123086123     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2101384      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16350      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14669164      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7842441      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147715462                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.740637                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1216775                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380564050                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250212621                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143957423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148932237                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553046                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7223868                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3028                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          652                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2380236                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9074501                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         544211                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80213                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185991082                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       411646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18332802                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9327816                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22225                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          652                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177561                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2435627                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145370135                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13758945                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2345327                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21400348                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20506116                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7641403                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713000                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144053402                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143957423                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93809684                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264892961                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696353                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354142                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98886597                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121442296                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64549455                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2104173                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74556637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28833353     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20727520     27.80%     66.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8433411     11.31%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4737053      6.35%     84.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3881420      5.21%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1580357      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1879399      2.52%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940056      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3544068      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74556637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98886597                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121442296                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18056504                       # Number of memory references committed
system.switch_cpus1.commit.loads             11108929                       # Number of loads committed
system.switch_cpus1.commit.membars              16350                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17448973                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109423864                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2472367                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3544068                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257004320                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381063823                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1231761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98886597                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121442296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98886597                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858184                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858184                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165251                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165251                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653977703                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198993361                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188078727                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32700                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84862899                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31430377                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25625559                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100779                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13294297                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12287205                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3389083                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92916                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31436017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172584448                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31430377                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15676288                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38351615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11160816                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5176216                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15523176                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1023329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83998060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45646445     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2533859      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4747595      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4724840      5.62%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2929411      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2332497      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1463113      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1367548      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18252752     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83998060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370367                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033686                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32786294                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5116630                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36834687                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226492                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9033950                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5313614                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207109306                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9033950                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35172842                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1003564                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       855579                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34629262                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3302857                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199670061                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1369518                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1013965                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280333105                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    931479399                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    931479399                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173345183                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106987897                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35584                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17068                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9210441                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18508028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9421344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118750                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3219713                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188254829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149911787                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       289888                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63710760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194913870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83998060                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784705                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897450                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28660880     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18293553     21.78%     55.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12086473     14.39%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7926562      9.44%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8345610      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4033298      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3185741      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       725318      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       740625      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83998060                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         934264     72.34%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180718     13.99%     86.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176593     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125403090     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2013704      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17068      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14494007      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7983918      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149911787                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766517                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1291575                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008616                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385403096                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252000051                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146491881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151203362                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468768                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7207519                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1962                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2262510                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9033950                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         522608                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90906                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188288968                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       375781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18508028                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9421344                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17068                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1311934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1170688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2482622                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147930933                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13833278                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1980853                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21627861                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20974659                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7794583                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.743176                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146538119                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146491881                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93386479                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268025747                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.726218                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348424                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100955946                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124306460                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63982945                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2126141                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74964110                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658213                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150470                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28308172     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21068736     28.11%     65.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8755218     11.68%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4354920      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4352855      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1753887      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1767992      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       944919      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3657411      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74964110                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100955946                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124306460                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18459340                       # Number of memory references committed
system.switch_cpus2.commit.loads             11300506                       # Number of loads committed
system.switch_cpus2.commit.membars              17068                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17942317                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111990568                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2563815                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3657411                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259596104                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385618603                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 864839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100955946                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124306460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100955946                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189636                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189636                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664519698                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203489771                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190212449                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34136                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84862899                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32005250                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26114689                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2136394                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13568287                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12610358                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3310427                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93890                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33170883                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173892392                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32005250                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15920785                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37690922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11147225                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4687066                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16150929                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       826049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84542066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.543512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.340458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46851144     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3094669      3.66%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4617511      5.46%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3213648      3.80%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2242116      2.65%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2191672      2.59%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1336133      1.58%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2841883      3.36%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18153290     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84542066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377141                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.049098                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34109275                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4921308                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35993717                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       524858                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8992902                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5388440                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208285379                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8992902                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36018969                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         514864                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1648552                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34569666                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2797108                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     202096799                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1166331                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       951961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    283498515                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    940754703                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    940754703                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174543646                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       108954822                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36500                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17398                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8304230                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18530334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9487046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113368                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3011160                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188353419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150478886                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       298253                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62781511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    192114745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84542066                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.779929                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916567                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30054185     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16896691     19.99%     55.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12375471     14.64%     70.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8142838      9.63%     79.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8175373      9.67%     89.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3938303      4.66%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3502967      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       657974      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       798264      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84542066                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         820384     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        162431     14.09%     85.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       169746     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125873649     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1899814      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17339      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14790385      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7897699      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150478886                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.773200                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1152561                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    386950648                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251170052                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146316722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151631447                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       471282                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7188662                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2274774                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8992902                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         272955                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        49955                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188388157                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       649124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18530334                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9487046                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17396                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          386                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1303735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1160767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2464502                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147713363                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13820640                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2765519                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21527271                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20991114                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7706631                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740612                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146380011                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146316722                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94806246                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269365658                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.724154                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351961                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101484367                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125093859                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63294515                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2153509                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75549164                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.655794                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.176389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28729353     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21712273     28.74%     66.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8206245     10.86%     77.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4592529      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3895111      5.16%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1742327      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1666930      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1137318      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3867078      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75549164                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101484367                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125093859                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18553941                       # Number of memory references committed
system.switch_cpus3.commit.loads             11341672                       # Number of loads committed
system.switch_cpus3.commit.membars              17340                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18149734                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112616729                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2587303                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3867078                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260070460                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          385775360                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 320833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101484367                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125093859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101484367                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.836216                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.836216                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.195863                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.195863                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663413954                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203556717                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191429275                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34680                       # number of misc regfile writes
system.l2.replacements                          29909                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          2470218                       # Total number of references to valid blocks.
system.l2.sampled_refs                          95445                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.881062                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3723.258455                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.885822                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4741.527185                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.950046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5807.241388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.978056                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1984.621042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     14.343949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1797.088078                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16489.004770                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.270053                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12767.008553                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10262.548762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst              0.190640                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7913.083200                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.056812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000151                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.072350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.088611                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.030283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.027421                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.251602                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000004                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.194809                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.156594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000003                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.120744                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        86011                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        59338                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35204                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        29785                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  210338                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68412                       # number of Writeback hits
system.l2.Writeback_hits::total                 68412                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        86011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        59338                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        29785                       # number of demand (read+write) hits
system.l2.demand_hits::total                   210338                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        86011                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        59338                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35204                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        29785                       # number of overall hits
system.l2.overall_hits::total                  210338                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9522                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3716                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29909                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9522                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3716                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29909                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9522                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12508                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4109                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3716                       # number of overall misses
system.l2.overall_misses::total                 29909                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    519795673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       685438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    650930172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    230071334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       771911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    207813118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1611108900                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    519795673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       685438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    650930172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    230071334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       771911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    207813118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1611108900                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    519795673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       685438                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    650930172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    230071334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       771911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    207813118                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1611108900                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39313                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33501                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              240247                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68412                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68412                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95533                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71846                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39313                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33501                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               240247                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95533                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71846                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39313                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33501                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              240247                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.099672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.174095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.104520                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.110922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124493                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.099672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.174095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.104520                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.110922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124493                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.099672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.174095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.104520                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.110922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124493                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54588.917559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        52726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52041.107451                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55992.050134                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45406.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55923.874596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53867.026647                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54588.917559                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        52726                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52041.107451                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55992.050134                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45406.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55923.874596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53867.026647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54588.917559                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        52726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52041.107451                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55992.050134                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45406.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55923.874596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53867.026647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15102                       # number of writebacks
system.l2.writebacks::total                     15102                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29909                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29909                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    464783694                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       611471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    578471630                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    206373306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       674427                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    186328105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1438144577                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    464783694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       611471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    578471630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    206373306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       674427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    186328105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1438144577                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    464783694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       611471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    578471630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    206373306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       674427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    186328105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1438144577                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.099672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.104520                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.110922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124493                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.099672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.174095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.104520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.110922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.099672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.174095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.104520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.110922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124493                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48811.562067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47036.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46248.131596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50224.703334                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39672.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 50142.116523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48084.007389                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48811.562067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 47036.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46248.131596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50224.703334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39672.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 50142.116523                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48084.007389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48811.562067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 47036.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46248.131596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50224.703334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39672.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 50142.116523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48084.007389                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997537                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015673508                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846679.105455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15665847                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15665847                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15665847                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15665847                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15665847                       # number of overall hits
system.cpu0.icache.overall_hits::total       15665847                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       503575                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       503575                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       503575                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       503575                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15665858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15665858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15665858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15665858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15665858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15665858                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95533                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191893784                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95789                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.296662                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.491408                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.508592                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915982                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084018                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11629246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11629246                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17219                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17219                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19338721                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19338721                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19338721                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19338721                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356542                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356542                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356592                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356592                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356592                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356592                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9670355565                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9670355565                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1647865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1647865                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9672003430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9672003430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9672003430                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9672003430                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11985788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11985788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19695313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19695313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19695313                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19695313                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029747                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029747                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018105                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018105                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018105                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018105                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27122.626689                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27122.626689                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32957.300000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32957.300000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27123.444805                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27123.444805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27123.444805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27123.444805                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25118                       # number of writebacks
system.cpu0.dcache.writebacks::total            25118                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261009                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261009                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261059                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261059                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95533                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95533                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95533                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1414821421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1414821421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1414821421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1414821421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1414821421                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1414821421                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004851                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004851                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004851                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004851                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14809.766479                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14809.766479                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14809.766479                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14809.766479                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14809.766479                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14809.766479                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997095                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020200233                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056855.308468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997095                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15119478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15119478                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15119478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15119478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15119478                       # number of overall hits
system.cpu1.icache.overall_hits::total       15119478                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       895264                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       895264                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       895264                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       895264                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       895264                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       895264                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15119494                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15119494                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15119494                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15119494                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15119494                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15119494                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        55954                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        55954                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        55954                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        55954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        55954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        55954                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       701673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       701673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       701673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       701673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       701673                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       701673                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53974.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53974.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71846                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181139052                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72102                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2512.261130                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.716906                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.283094                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901238                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098762                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10452444                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10452444                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6914875                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6914875                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21823                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21823                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16350                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17367319                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17367319                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17367319                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17367319                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153454                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153454                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153454                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153454                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153454                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4588976595                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4588976595                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4588976595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4588976595                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4588976595                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4588976595                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10605898                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10605898                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6914875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6914875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17520773                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17520773                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17520773                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17520773                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014469                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008758                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008758                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008758                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008758                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29904.574628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29904.574628                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29904.574628                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29904.574628                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29904.574628                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29904.574628                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23183                       # number of writebacks
system.cpu1.dcache.writebacks::total            23183                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81608                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81608                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81608                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81608                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71846                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71846                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71846                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71846                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71846                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1223315263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1223315263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1223315263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1223315263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1223315263                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1223315263                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17026.908429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17026.908429                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17026.908429                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17026.908429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17026.908429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17026.908429                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997713                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018483033                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199747.371490                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997713                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15523159                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15523159                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15523159                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15523159                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15523159                       # number of overall hits
system.cpu2.icache.overall_hits::total       15523159                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       811721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       811721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15523176                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15523176                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15523176                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15523176                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15523176                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15523176                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39313                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169811475                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39569                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4291.528090                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.828408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.171592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905580                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094420                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10552318                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10552318                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7125257                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7125257                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17068                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17068                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17068                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17068                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17677575                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17677575                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17677575                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17677575                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103285                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103285                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103285                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103285                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103285                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103285                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3153922228                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3153922228                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3153922228                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3153922228                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3153922228                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3153922228                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10655603                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10655603                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7125257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7125257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17068                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17068                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17780860                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17780860                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17780860                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17780860                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009693                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009693                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005809                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005809                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005809                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005809                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30536.111033                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30536.111033                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30536.111033                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30536.111033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30536.111033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30536.111033                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9860                       # number of writebacks
system.cpu2.dcache.writebacks::total             9860                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63972                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63972                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63972                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63972                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39313                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39313                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39313                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39313                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39313                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39313                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    518180228                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    518180228                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    518180228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    518180228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    518180228                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    518180228                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13180.887442                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13180.887442                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13180.887442                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13180.887442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13180.887442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13180.887442                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.009849                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022501475                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208426.511879                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.009849                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025657                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740400                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16150910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16150910                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16150910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16150910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16150910                       # number of overall hits
system.cpu3.icache.overall_hits::total       16150910                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       967745                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       967745                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       967745                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       967745                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       967745                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       967745                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16150929                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16150929                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16150929                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16150929                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16150929                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16150929                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50933.947368                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50933.947368                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50933.947368                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50933.947368                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50933.947368                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50933.947368                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       842252                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       842252                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       842252                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       842252                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       842252                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       842252                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49544.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49544.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49544.235294                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49544.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49544.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49544.235294                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33501                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164872183                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33757                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4884.088722                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.007063                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.992937                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902371                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097629                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10519183                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10519183                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7177590                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7177590                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17368                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17368                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17340                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17340                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17696773                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17696773                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17696773                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17696773                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69062                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69062                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69062                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69062                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69062                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69062                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1808483979                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1808483979                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1808483979                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1808483979                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1808483979                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1808483979                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10588245                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10588245                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7177590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7177590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17340                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17340                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17765835                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17765835                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17765835                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17765835                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006523                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006523                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003887                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003887                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003887                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003887                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26186.382946                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26186.382946                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26186.382946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26186.382946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26186.382946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26186.382946                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10251                       # number of writebacks
system.cpu3.dcache.writebacks::total            10251                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35561                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35561                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35561                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35561                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35561                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35561                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33501                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33501                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33501                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33501                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33501                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33501                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    494188249                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    494188249                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    494188249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    494188249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    494188249                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    494188249                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14751.447688                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14751.447688                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14751.447688                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14751.447688                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14751.447688                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14751.447688                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
