!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
A0	arch/v3_0/include/mips-regs.h	116;"	d
A1	arch/v3_0/include/mips-regs.h	117;"	d
A2	arch/v3_0/include/mips-regs.h	118;"	d
A3	arch/v3_0/include/mips-regs.h	119;"	d
ABS_INSN	arch/v3_0/src/mipsfp.c	/^    ABS_INSN,         \/\/ 5$/;"	e	enum:__anon25	file:
ADDRESS_LATCH_TIMING_REG	idt79s334a/v3_0/include/idt79rc233x.h	324;"	d
ADDRESS_LATCH_TIMING_VAL	idt79s334a/v3_0/include/idt79rc233x.h	325;"	d
ADD_INSN	arch/v3_0/src/mipsfp.c	/^    ADD_INSN=0,       \/\/ 0$/;"	e	enum:__anon25	file:
AT	arch/v3_0/include/mips-regs.h	112;"	d
ATLAS_SER_16550_BASE	atlas/v3_0/src/ser16c550c.c	64;"	d	file:
ATMP	arch/v3_0/include/mips-regs.h	113;"	d
AUX_CLOCK_FREQ	idt79s334a/v3_0/include/idt79rc233x.h	453;"	d
AUX_TIMER_CMP_REG	idt79s334a/v3_0/include/idt79rc233x.h	451;"	d
AUX_TIMER_CNTL_REG	idt79s334a/v3_0/include/idt79rc233x.h	449;"	d
AUX_TIMER_CNT_REG	idt79s334a/v3_0/include/idt79rc233x.h	450;"	d
AUX_TIMER_INTR_CLEAR	idt79s334a/v3_0/include/idt79rc233x.h	447;"	d
AUX_TIMER_INTR_MASK	idt79s334a/v3_0/include/idt79rc233x.h	446;"	d
AUX_TIMER_INTR_PEND	idt79s334a/v3_0/include/idt79rc233x.h	445;"	d
BAD_VA	arch/v3_0/include/mips-regs.h	151;"	d
BASE	ref4955/v3_0/src/hal_diag.c	107;"	d	file:
BASE	ref4955/v3_0/src/hal_diag.c	109;"	d	file:
BAUD_110	atlas/v3_0/src/ser16c550c.c	173;"	d	file:
BAUD_115200	atlas/v3_0/src/ser16c550c.c	186;"	d	file:
BAUD_1200	atlas/v3_0/src/ser16c550c.c	177;"	d	file:
BAUD_14400	atlas/v3_0/src/ser16c550c.c	182;"	d	file:
BAUD_150	atlas/v3_0/src/ser16c550c.c	174;"	d	file:
BAUD_19200	atlas/v3_0/src/ser16c550c.c	183;"	d	file:
BAUD_230400	atlas/v3_0/src/ser16c550c.c	187;"	d	file:
BAUD_2400	atlas/v3_0/src/ser16c550c.c	178;"	d	file:
BAUD_300	atlas/v3_0/src/ser16c550c.c	175;"	d	file:
BAUD_38400	atlas/v3_0/src/ser16c550c.c	184;"	d	file:
BAUD_4800	atlas/v3_0/src/ser16c550c.c	179;"	d	file:
BAUD_57600	atlas/v3_0/src/ser16c550c.c	185;"	d	file:
BAUD_600	atlas/v3_0/src/ser16c550c.c	176;"	d	file:
BAUD_7200	atlas/v3_0/src/ser16c550c.c	180;"	d	file:
BAUD_9600	atlas/v3_0/src/ser16c550c.c	181;"	d	file:
BLINK	tx39/v3_0/src/hal_diag.c	607;"	d	file:
BLOCK_SHIFT	arch/v3_0/src/vectors.S	/^#define BLOCK_SHIFT     5$/;"	d
BLOCK_SHIFT	arch/v3_0/src/vectors.S	/^#define BLOCK_SHIFT     6$/;"	d
BMCTRL	vrc437x/v3_0/src/platform.S	/^#define BMCTRL         (N1_BASE + 0x00)$/;"	d
BOOTROMWPRTCT	vrc437x/v3_0/src/platform.S	/^#define BOOTROMWPRTCT  (N1_BASE + 0x5C)$/;"	d
BREAK_INSTR	arch/v3_0/include/mips_opcode.h	292;"	d
BRG_T0	jmr3904/v3_0/src/plf_misc.c	160;"	d	file:
BRG_T0	jmr3904/v3_0/src/plf_stub.c	72;"	d	file:
BRG_T0	tx39/v3_0/src/hal_diag.c	112;"	d	file:
BRG_T2	jmr3904/v3_0/src/plf_misc.c	161;"	d	file:
BRG_T2	jmr3904/v3_0/src/plf_stub.c	73;"	d	file:
BRG_T2	tx39/v3_0/src/hal_diag.c	113;"	d	file:
BRG_T4	jmr3904/v3_0/src/plf_misc.c	162;"	d	file:
BRG_T4	jmr3904/v3_0/src/plf_stub.c	74;"	d	file:
BRG_T4	tx39/v3_0/src/hal_diag.c	114;"	d	file:
BRG_T5	jmr3904/v3_0/src/plf_misc.c	163;"	d	file:
BRG_T5	jmr3904/v3_0/src/plf_stub.c	75;"	d	file:
BRG_T5	tx39/v3_0/src/hal_diag.c	115;"	d	file:
BRTC	vrc437x/v3_0/src/plf_serial.c	85;"	d	file:
BSP_EXC_ADEL	tx39/v3_0/src/hal_diag.c	386;"	d	file:
BSP_EXC_ADES	tx39/v3_0/src/hal_diag.c	387;"	d	file:
BSP_EXC_BREAK	tx39/v3_0/src/hal_diag.c	391;"	d	file:
BSP_EXC_CACHE	tx39/v3_0/src/hal_diag.c	424;"	d	file:
BSP_EXC_CPU	tx39/v3_0/src/hal_diag.c	393;"	d	file:
BSP_EXC_DBE	tx39/v3_0/src/hal_diag.c	389;"	d	file:
BSP_EXC_DEBUG	tx39/v3_0/src/hal_diag.c	415;"	d	file:
BSP_EXC_FPE	tx39/v3_0/src/hal_diag.c	397;"	d	file:
BSP_EXC_IBE	tx39/v3_0/src/hal_diag.c	388;"	d	file:
BSP_EXC_ILL	tx39/v3_0/src/hal_diag.c	392;"	d	file:
BSP_EXC_INT	tx39/v3_0/src/hal_diag.c	382;"	d	file:
BSP_EXC_NMI	tx39/v3_0/src/hal_diag.c	417;"	d	file:
BSP_EXC_OV	tx39/v3_0/src/hal_diag.c	394;"	d	file:
BSP_EXC_RSV16	tx39/v3_0/src/hal_diag.c	398;"	d	file:
BSP_EXC_RSV17	tx39/v3_0/src/hal_diag.c	399;"	d	file:
BSP_EXC_RSV18	tx39/v3_0/src/hal_diag.c	400;"	d	file:
BSP_EXC_RSV19	tx39/v3_0/src/hal_diag.c	401;"	d	file:
BSP_EXC_RSV20	tx39/v3_0/src/hal_diag.c	402;"	d	file:
BSP_EXC_RSV21	tx39/v3_0/src/hal_diag.c	403;"	d	file:
BSP_EXC_RSV22	tx39/v3_0/src/hal_diag.c	404;"	d	file:
BSP_EXC_RSV24	tx39/v3_0/src/hal_diag.c	406;"	d	file:
BSP_EXC_RSV25	tx39/v3_0/src/hal_diag.c	407;"	d	file:
BSP_EXC_RSV26	tx39/v3_0/src/hal_diag.c	408;"	d	file:
BSP_EXC_RSV27	tx39/v3_0/src/hal_diag.c	409;"	d	file:
BSP_EXC_RSV28	tx39/v3_0/src/hal_diag.c	410;"	d	file:
BSP_EXC_RSV29	tx39/v3_0/src/hal_diag.c	411;"	d	file:
BSP_EXC_RSV30	tx39/v3_0/src/hal_diag.c	412;"	d	file:
BSP_EXC_SYSCALL	tx39/v3_0/src/hal_diag.c	390;"	d	file:
BSP_EXC_TLB	tx39/v3_0/src/hal_diag.c	416;"	d	file:
BSP_EXC_TLBL	tx39/v3_0/src/hal_diag.c	384;"	d	file:
BSP_EXC_TLBMOD	tx39/v3_0/src/hal_diag.c	383;"	d	file:
BSP_EXC_TLBS	tx39/v3_0/src/hal_diag.c	385;"	d	file:
BSP_EXC_TRAP	tx39/v3_0/src/hal_diag.c	395;"	d	file:
BSP_EXC_VCED	tx39/v3_0/src/hal_diag.c	413;"	d	file:
BSP_EXC_VCEI	tx39/v3_0/src/hal_diag.c	396;"	d	file:
BSP_EXC_WATCH	tx39/v3_0/src/hal_diag.c	405;"	d	file:
BSP_EXC_XTLB	tx39/v3_0/src/hal_diag.c	423;"	d	file:
BSP_MAGIC_VAL	tx39/v3_0/src/hal_diag.c	446;"	d	file:
BSP_MAX_EXCEPTIONS	tx39/v3_0/src/hal_diag.c	426;"	d	file:
BSP_VEC_BP_HOOK	tx39/v3_0/src/hal_diag.c	421;"	d	file:
BSP_VEC_BSPDATA	tx39/v3_0/src/hal_diag.c	438;"	d	file:
BSP_VEC_IRQ_CHECK	tx39/v3_0/src/hal_diag.c	440;"	d	file:
BSP_VEC_MAGIC	tx39/v3_0/src/hal_diag.c	439;"	d	file:
BSP_VEC_MT_DEBUG	tx39/v3_0/src/hal_diag.c	432;"	d	file:
BSP_VEC_MT_DEBUG	tx39/v3_0/src/hal_diag.c	434;"	d	file:
BSP_VEC_PAD	tx39/v3_0/src/hal_diag.c	442;"	d	file:
BSP_VEC_STUB_ENTRY	tx39/v3_0/src/hal_diag.c	437;"	d	file:
BUILD_CACHE_OP	vrc437x/v3_0/src/pmon.S	/^#define BUILD_CACHE_OP(o,c)		(((o) << 2) | (c))$/;"	d
BUS	idt79s334a/v3_0/include/idt79rc233x.h	317;"	d
BUSERRSTAT	vrc437x/v3_0/src/platform.S	/^#define BUSERRSTAT     (N1_BASE + 0x50)$/;"	d
BUS_ERR_CNTL_REG_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	531;"	d
BUS_TURN_AROUND_CNTRL_REG	idt79s334a/v3_0/include/idt79rc233x.h	321;"	d
BUS_TURN_AROUND_REG	idt79s334a/v3_0/include/idt79rc233x.h	320;"	d
BUS_TURN_AROUND_VAL	idt79s334a/v3_0/include/idt79rc233x.h	322;"	d
C0_BADVADDR	arch/v3_0/include/mips-regs.h	192;"	d
C0_CACHEERR	arch/v3_0/include/mips-regs.h	202;"	d
C0_CAUSE	arch/v3_0/include/mips-regs.h	196;"	d
C0_CAUSE	vrc437x/v3_0/src/pmon.S	/^#define C0_CAUSE	$13		\/* last exception description *\/$/;"	d
C0_COMPARE	arch/v3_0/include/mips-regs.h	194;"	d
C0_CONFIG	idt79s334a/v3_0/include/idt79rc233x.h	304;"	d
C0_CONFIG	mips32/v3_0/include/var_arch.h	137;"	d
C0_CONFIG	mips64/v3_0/include/var_arch.h	117;"	d
C0_CONFIG	vrc437x/v3_0/src/pmon.S	/^#define C0_CONFIG	$16		\/* CPU configuration *\/$/;"	d
C0_CONTEXT	arch/v3_0/include/mips-regs.h	191;"	d
C0_COUNT	arch/v3_0/include/mips-regs.h	193;"	d
C0_COUNT	vrc437x/v3_0/src/pmon.S	/^#define C0_COUNT	$9		\/* Count Register *\/$/;"	d
C0_DEBUG	idt79s334a/v3_0/include/idt79rc233x.h	307;"	d
C0_DEBUG	mips32/v3_0/include/var_arch.h	140;"	d
C0_DEBUG	mips64/v3_0/include/var_arch.h	120;"	d
C0_DEPC	idt79s334a/v3_0/include/idt79rc233x.h	308;"	d
C0_DEPC	mips32/v3_0/include/var_arch.h	141;"	d
C0_DEPC	mips64/v3_0/include/var_arch.h	121;"	d
C0_DESAVE	idt79s334a/v3_0/include/idt79rc233x.h	311;"	d
C0_DESAVE	mips32/v3_0/include/var_arch.h	144;"	d
C0_DESAVE	mips64/v3_0/include/var_arch.h	124;"	d
C0_ECC	arch/v3_0/include/mips-regs.h	201;"	d
C0_ENTRYHI	mips32/v3_0/include/var_arch.h	135;"	d
C0_ENTRYHI	mips64/v3_0/include/var_arch.h	115;"	d
C0_ENTRYLO0	mips32/v3_0/include/var_arch.h	131;"	d
C0_ENTRYLO0	mips64/v3_0/include/var_arch.h	111;"	d
C0_ENTRYLO1	mips32/v3_0/include/var_arch.h	132;"	d
C0_ENTRYLO1	mips64/v3_0/include/var_arch.h	112;"	d
C0_EPC	arch/v3_0/include/mips-regs.h	197;"	d
C0_EPC	vrc437x/v3_0/src/pmon.S	/^#define C0_EPC		$14		\/* Exception error address *\/$/;"	d
C0_ERET	idt79s334a/v3_0/include/idt79rc233x.h	286;"	d
C0_ERROREPC	arch/v3_0/include/mips-regs.h	203;"	d
C0_INDEX	mips32/v3_0/include/var_arch.h	129;"	d
C0_INDEX	mips64/v3_0/include/var_arch.h	109;"	d
C0_INX	idt79s334a/v3_0/include/idt79rc233x.h	296;"	d
C0_LLADDR	idt79s334a/v3_0/include/idt79rc233x.h	305;"	d
C0_LLADDR	idt79s334a/v3_0/include/idt79rc233x.h	306;"	d
C0_LLADDR	mips32/v3_0/include/var_arch.h	138;"	d
C0_LLADDR	mips32/v3_0/include/var_arch.h	139;"	d
C0_LLADDR	mips64/v3_0/include/var_arch.h	118;"	d
C0_LLADDR	mips64/v3_0/include/var_arch.h	119;"	d
C0_PAGEMASK	idt79s334a/v3_0/include/idt79rc233x.h	300;"	d
C0_PRId	idt79s334a/v3_0/include/idt79rc233x.h	303;"	d
C0_PRId	mips32/v3_0/include/var_arch.h	136;"	d
C0_PRId	mips64/v3_0/include/var_arch.h	116;"	d
C0_PROBE	idt79s334a/v3_0/include/idt79rc233x.h	285;"	d
C0_RANDOM	idt79s334a/v3_0/include/idt79rc233x.h	297;"	d
C0_RANDOM	mips32/v3_0/include/var_arch.h	130;"	d
C0_RANDOM	mips64/v3_0/include/var_arch.h	110;"	d
C0_READI	idt79s334a/v3_0/include/idt79rc233x.h	282;"	d
C0_SELECTOR_0	mips32/v3_0/include/var_arch.h	147;"	d
C0_SELECTOR_0	mips64/v3_0/include/var_arch.h	127;"	d
C0_SELECTOR_1	mips32/v3_0/include/var_arch.h	148;"	d
C0_SELECTOR_1	mips64/v3_0/include/var_arch.h	128;"	d
C0_SR	vrc437x/v3_0/src/pmon.S	/^#define C0_SR		$12		\/* Status Register *\/$/;"	d
C0_STATUS	arch/v3_0/include/mips-regs.h	195;"	d
C0_TAGHI	idt79s334a/v3_0/include/idt79rc233x.h	310;"	d
C0_TAGHI	mips32/v3_0/include/var_arch.h	143;"	d
C0_TAGHI	mips64/v3_0/include/var_arch.h	123;"	d
C0_TAGLO	idt79s334a/v3_0/include/idt79rc233x.h	309;"	d
C0_TAGLO	mips32/v3_0/include/var_arch.h	142;"	d
C0_TAGLO	mips64/v3_0/include/var_arch.h	122;"	d
C0_TLBHI	idt79s334a/v3_0/include/idt79rc233x.h	302;"	d
C0_TLBLO0	idt79s334a/v3_0/include/idt79rc233x.h	298;"	d
C0_TLBLO1	idt79s334a/v3_0/include/idt79rc233x.h	299;"	d
C0_WATCHHI	arch/v3_0/include/mips-regs.h	199;"	d
C0_WATCHLO	arch/v3_0/include/mips-regs.h	198;"	d
C0_WIRED	idt79s334a/v3_0/include/idt79rc233x.h	301;"	d
C0_WIRED	mips32/v3_0/include/var_arch.h	134;"	d
C0_WIRED	mips64/v3_0/include/var_arch.h	114;"	d
C0_WRITEI	idt79s334a/v3_0/include/idt79rc233x.h	283;"	d
C0_WRITER	idt79s334a/v3_0/include/idt79rc233x.h	284;"	d
C0_XCONTEXT	arch/v3_0/include/mips-regs.h	200;"	d
CACHEERR_BOTH	idt79s334a/v3_0/include/idt79rc233x.h	253;"	d
CACHEERR_DATA	idt79s334a/v3_0/include/idt79rc233x.h	249;"	d
CACHEERR_LEVEL	idt79s334a/v3_0/include/idt79rc233x.h	247;"	d
CACHEERR_PIDX_MASK	idt79s334a/v3_0/include/idt79rc233x.h	257;"	d
CACHEERR_PIDX_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	258;"	d
CACHEERR_SIDX_MASK	idt79s334a/v3_0/include/idt79rc233x.h	255;"	d
CACHEERR_SIDX_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	256;"	d
CACHEERR_TAG	idt79s334a/v3_0/include/idt79rc233x.h	251;"	d
CACHEERR_TYPE	idt79s334a/v3_0/include/idt79rc233x.h	245;"	d
CACHE_D	vrc437x/v3_0/src/pmon.S	/^#define CACHE_D		(1)	\/* primary data *\/$/;"	d
CACHE_FILL	vrc437x/v3_0/src/pmon.S	/^#define CACHE_FILL			(5)	\/* CACHE_I only *\/$/;"	d
CACHE_FILL_I	vrc437x/v3_0/src/pmon.S	/^#define CACHE_FILL_I                    BUILD_CACHE_OP(CACHE_FILL,CACHE_I)$/;"	d
CACHE_I	vrc437x/v3_0/src/pmon.S	/^#define CACHE_I		(0)	\/* primary instruction *\/$/;"	d
CACHE_ROUND_DOWN	idt79s334a/v3_0/include/idt79rc233x.h	102;"	d
CACHE_ROUND_UP	idt79s334a/v3_0/include/idt79rc233x.h	101;"	d
CACHE_SD	vrc437x/v3_0/src/pmon.S	/^#define CACHE_SD	(3)	\/* secondary data (or combined instruction\/data) *\/$/;"	d
CACHE_SI	vrc437x/v3_0/src/pmon.S	/^#define CACHE_SI	(2)	\/* secondary instruction *\/$/;"	d
CAUSE	arch/v3_0/include/mips-regs.h	152;"	d
CAUSE_BD	arch/v3_0/include/mips-regs.h	287;"	d
CAUSE_BD	idt79s334a/v3_0/include/idt79rc233x.h	108;"	d
CAUSE_CEMASK	arch/v3_0/include/mips-regs.h	288;"	d
CAUSE_CEMASK	idt79s334a/v3_0/include/idt79rc233x.h	109;"	d
CAUSE_CESHIFT	arch/v3_0/include/mips-regs.h	289;"	d
CAUSE_CESHIFT	idt79s334a/v3_0/include/idt79rc233x.h	110;"	d
CAUSE_EXCMASK	arch/v3_0/include/mips-regs.h	300;"	d
CAUSE_EXCMASK	idt79s334a/v3_0/include/idt79rc233x.h	124;"	d
CAUSE_EXCSHIFT	arch/v3_0/include/mips-regs.h	301;"	d
CAUSE_EXCSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	125;"	d
CAUSE_IP3	arch/v3_0/include/mips-regs.h	297;"	d
CAUSE_IP3	idt79s334a/v3_0/include/idt79rc233x.h	117;"	d
CAUSE_IP4	arch/v3_0/include/mips-regs.h	296;"	d
CAUSE_IP4	idt79s334a/v3_0/include/idt79rc233x.h	116;"	d
CAUSE_IP5	arch/v3_0/include/mips-regs.h	295;"	d
CAUSE_IP5	idt79s334a/v3_0/include/idt79rc233x.h	115;"	d
CAUSE_IP6	arch/v3_0/include/mips-regs.h	294;"	d
CAUSE_IP6	idt79s334a/v3_0/include/idt79rc233x.h	114;"	d
CAUSE_IP7	arch/v3_0/include/mips-regs.h	293;"	d
CAUSE_IP7	idt79s334a/v3_0/include/idt79rc233x.h	113;"	d
CAUSE_IP8	arch/v3_0/include/mips-regs.h	292;"	d
CAUSE_IP8	idt79s334a/v3_0/include/idt79rc233x.h	112;"	d
CAUSE_IPMASK	arch/v3_0/include/mips-regs.h	290;"	d
CAUSE_IPMASK	idt79s334a/v3_0/include/idt79rc233x.h	121;"	d
CAUSE_IPSHIFT	arch/v3_0/include/mips-regs.h	291;"	d
CAUSE_IPSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	122;"	d
CAUSE_IV	mips32/v3_0/include/var_arch.h	155;"	d
CAUSE_IV	mips64/v3_0/include/var_arch.h	135;"	d
CAUSE_MIPS32HW0	mips32/v3_0/include/var_arch.h	172;"	d
CAUSE_MIPS32HW0	mips64/v3_0/include/var_arch.h	152;"	d
CAUSE_MIPS32HW1	mips32/v3_0/include/var_arch.h	171;"	d
CAUSE_MIPS32HW1	mips64/v3_0/include/var_arch.h	151;"	d
CAUSE_MIPS32HW2	mips32/v3_0/include/var_arch.h	170;"	d
CAUSE_MIPS32HW2	mips64/v3_0/include/var_arch.h	150;"	d
CAUSE_MIPS32HW3	mips32/v3_0/include/var_arch.h	169;"	d
CAUSE_MIPS32HW3	mips64/v3_0/include/var_arch.h	149;"	d
CAUSE_MIPS32HW4	mips32/v3_0/include/var_arch.h	168;"	d
CAUSE_MIPS32HW4	mips64/v3_0/include/var_arch.h	148;"	d
CAUSE_MIPS32HW5	mips32/v3_0/include/var_arch.h	167;"	d
CAUSE_MIPS32HW5	mips64/v3_0/include/var_arch.h	147;"	d
CAUSE_MIPS32IP0	mips32/v3_0/include/var_arch.h	165;"	d
CAUSE_MIPS32IP0	mips64/v3_0/include/var_arch.h	145;"	d
CAUSE_MIPS32IP1	mips32/v3_0/include/var_arch.h	164;"	d
CAUSE_MIPS32IP1	mips64/v3_0/include/var_arch.h	144;"	d
CAUSE_MIPS32IP2	mips32/v3_0/include/var_arch.h	163;"	d
CAUSE_MIPS32IP2	mips64/v3_0/include/var_arch.h	143;"	d
CAUSE_MIPS32IP3	mips32/v3_0/include/var_arch.h	162;"	d
CAUSE_MIPS32IP3	mips64/v3_0/include/var_arch.h	142;"	d
CAUSE_MIPS32IP4	mips32/v3_0/include/var_arch.h	161;"	d
CAUSE_MIPS32IP4	mips64/v3_0/include/var_arch.h	141;"	d
CAUSE_MIPS32IP5	mips32/v3_0/include/var_arch.h	160;"	d
CAUSE_MIPS32IP5	mips64/v3_0/include/var_arch.h	140;"	d
CAUSE_MIPS32IP6	mips32/v3_0/include/var_arch.h	159;"	d
CAUSE_MIPS32IP6	mips64/v3_0/include/var_arch.h	139;"	d
CAUSE_MIPS32IP7	mips32/v3_0/include/var_arch.h	158;"	d
CAUSE_MIPS32IP7	mips64/v3_0/include/var_arch.h	138;"	d
CAUSE_MIPS32SW0	mips32/v3_0/include/var_arch.h	174;"	d
CAUSE_MIPS32SW0	mips64/v3_0/include/var_arch.h	154;"	d
CAUSE_MIPS32SW1	mips32/v3_0/include/var_arch.h	173;"	d
CAUSE_MIPS32SW1	mips64/v3_0/include/var_arch.h	153;"	d
CAUSE_SW1	arch/v3_0/include/mips-regs.h	299;"	d
CAUSE_SW1	idt79s334a/v3_0/include/idt79rc233x.h	119;"	d
CAUSE_SW2	arch/v3_0/include/mips-regs.h	298;"	d
CAUSE_SW2	idt79s334a/v3_0/include/idt79rc233x.h	118;"	d
CAUSE_WP	mips32/v3_0/include/var_arch.h	157;"	d
CAUSE_WP	mips64/v3_0/include/var_arch.h	137;"	d
CEILL_INSN	arch/v3_0/src/mipsfp.c	/^    CEILL_INSN,       \/\/ 10$/;"	e	enum:__anon25	file:
CEILW_INSN	arch/v3_0/src/mipsfp.c	/^    CEILW_INSN,$/;"	e	enum:__anon25	file:
CFG_BE	idt79s334a/v3_0/include/idt79rc233x.h	211;"	d
CFG_C_NONCOHERENT	idt79s334a/v3_0/include/idt79rc233x.h	224;"	d
CFG_C_UNCACHED	idt79s334a/v3_0/include/idt79rc233x.h	223;"	d
CFG_C_UNCACHED	vrc437x/v3_0/src/platform.S	/^#define CFG_C_UNCACHED   2$/;"	d
CFG_DB	idt79s334a/v3_0/include/idt79rc233x.h	217;"	d
CFG_DCMASK	idt79s334a/v3_0/include/idt79rc233x.h	214;"	d
CFG_DCSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	215;"	d
CFG_ECBY2	idt79s334a/v3_0/include/idt79rc233x.h	207;"	d
CFG_ECBY3	idt79s334a/v3_0/include/idt79rc233x.h	208;"	d
CFG_ECBY4	idt79s334a/v3_0/include/idt79rc233x.h	209;"	d
CFG_ECMASK	idt79s334a/v3_0/include/idt79rc233x.h	206;"	d
CFG_IB	idt79s334a/v3_0/include/idt79rc233x.h	216;"	d
CFG_ICE	idt79s334a/v3_0/include/idt79rc233x.h	205;"	d
CFG_ICMASK	idt79s334a/v3_0/include/idt79rc233x.h	212;"	d
CFG_ICSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	213;"	d
CFG_K0MASK	idt79s334a/v3_0/include/idt79rc233x.h	218;"	d
CFG_NBL	idt79s334a/v3_0/include/idt79rc233x.h	210;"	d
CMA_SER_16550_BASE_A	idt79s334a/v3_0/include/idt32334sio.h	100;"	d
CMA_SER_16550_BASE_A	idt79s334a/v3_0/src/ser16c550c.c	65;"	d	file:
CMA_SER_16550_BASE_B	idt79s334a/v3_0/include/idt32334sio.h	101;"	d
CMA_SER_16550_BASE_B	idt79s334a/v3_0/src/ser16c550c.c	66;"	d	file:
CONFIG1_CA	mips32/v3_0/include/var_arch.h	234;"	d
CONFIG1_CA	mips64/v3_0/include/var_arch.h	214;"	d
CONFIG1_DA	mips32/v3_0/include/var_arch.h	231;"	d
CONFIG1_DA	mips64/v3_0/include/var_arch.h	211;"	d
CONFIG1_DCACHE_128_SETS_PER_WAY	mips32/v3_0/include/var_arch.h	255;"	d
CONFIG1_DCACHE_128_SETS_PER_WAY	mips64/v3_0/include/var_arch.h	235;"	d
CONFIG1_DCACHE_256_SETS_PER_WAY	mips32/v3_0/include/var_arch.h	256;"	d
CONFIG1_DCACHE_256_SETS_PER_WAY	mips64/v3_0/include/var_arch.h	236;"	d
CONFIG1_DCACHE_2_WAY	mips32/v3_0/include/var_arch.h	264;"	d
CONFIG1_DCACHE_2_WAY	mips64/v3_0/include/var_arch.h	244;"	d
CONFIG1_DCACHE_3_WAY	mips32/v3_0/include/var_arch.h	265;"	d
CONFIG1_DCACHE_3_WAY	mips64/v3_0/include/var_arch.h	245;"	d
CONFIG1_DCACHE_4_WAY	mips32/v3_0/include/var_arch.h	266;"	d
CONFIG1_DCACHE_4_WAY	mips64/v3_0/include/var_arch.h	246;"	d
CONFIG1_DCACHE_64_SETS_PER_WAY	mips32/v3_0/include/var_arch.h	254;"	d
CONFIG1_DCACHE_64_SETS_PER_WAY	mips64/v3_0/include/var_arch.h	234;"	d
CONFIG1_DCACHE_DIRECT_MAPPED	mips32/v3_0/include/var_arch.h	263;"	d
CONFIG1_DCACHE_DIRECT_MAPPED	mips64/v3_0/include/var_arch.h	243;"	d
CONFIG1_DCACHE_LINE_SIZE_16_BYTES	mips32/v3_0/include/var_arch.h	260;"	d
CONFIG1_DCACHE_LINE_SIZE_32_BYTES	mips64/v3_0/include/var_arch.h	240;"	d
CONFIG1_DCACHE_NOT_PRESET	mips32/v3_0/include/var_arch.h	259;"	d
CONFIG1_DCACHE_NOT_PRESET	mips64/v3_0/include/var_arch.h	239;"	d
CONFIG1_DL	mips32/v3_0/include/var_arch.h	230;"	d
CONFIG1_DL	mips64/v3_0/include/var_arch.h	210;"	d
CONFIG1_DS	mips32/v3_0/include/var_arch.h	229;"	d
CONFIG1_DS	mips64/v3_0/include/var_arch.h	209;"	d
CONFIG1_EP	mips32/v3_0/include/var_arch.h	235;"	d
CONFIG1_EP	mips64/v3_0/include/var_arch.h	215;"	d
CONFIG1_FP	mips32/v3_0/include/var_arch.h	236;"	d
CONFIG1_FP	mips64/v3_0/include/var_arch.h	216;"	d
CONFIG1_IA	mips32/v3_0/include/var_arch.h	228;"	d
CONFIG1_IA	mips64/v3_0/include/var_arch.h	208;"	d
CONFIG1_ICACHE_128_SETS_PER_WAY	mips32/v3_0/include/var_arch.h	240;"	d
CONFIG1_ICACHE_128_SETS_PER_WAY	mips64/v3_0/include/var_arch.h	220;"	d
CONFIG1_ICACHE_256_SETS_PER_WAY	mips32/v3_0/include/var_arch.h	241;"	d
CONFIG1_ICACHE_256_SETS_PER_WAY	mips64/v3_0/include/var_arch.h	221;"	d
CONFIG1_ICACHE_2_WAY	mips32/v3_0/include/var_arch.h	249;"	d
CONFIG1_ICACHE_2_WAY	mips64/v3_0/include/var_arch.h	229;"	d
CONFIG1_ICACHE_3_WAY	mips32/v3_0/include/var_arch.h	250;"	d
CONFIG1_ICACHE_3_WAY	mips64/v3_0/include/var_arch.h	230;"	d
CONFIG1_ICACHE_4_WAY	mips32/v3_0/include/var_arch.h	251;"	d
CONFIG1_ICACHE_4_WAY	mips64/v3_0/include/var_arch.h	231;"	d
CONFIG1_ICACHE_64_SETS_PER_WAY	mips32/v3_0/include/var_arch.h	239;"	d
CONFIG1_ICACHE_64_SETS_PER_WAY	mips64/v3_0/include/var_arch.h	219;"	d
CONFIG1_ICACHE_DIRECT_MAPPED	mips32/v3_0/include/var_arch.h	248;"	d
CONFIG1_ICACHE_DIRECT_MAPPED	mips64/v3_0/include/var_arch.h	228;"	d
CONFIG1_ICACHE_LINE_SIZE_16_BYTES	mips32/v3_0/include/var_arch.h	245;"	d
CONFIG1_ICACHE_LINE_SIZE_32_BYTES	mips64/v3_0/include/var_arch.h	225;"	d
CONFIG1_ICACHE_NOT_PRESET	mips32/v3_0/include/var_arch.h	244;"	d
CONFIG1_ICACHE_NOT_PRESET	mips64/v3_0/include/var_arch.h	224;"	d
CONFIG1_IL	mips32/v3_0/include/var_arch.h	227;"	d
CONFIG1_IL	mips64/v3_0/include/var_arch.h	207;"	d
CONFIG1_IS	mips32/v3_0/include/var_arch.h	226;"	d
CONFIG1_IS	mips64/v3_0/include/var_arch.h	206;"	d
CONFIG1_MMU_SIZE_MASK	mips32/v3_0/include/var_arch.h	225;"	d
CONFIG1_MMU_SIZE_MASK	mips64/v3_0/include/var_arch.h	205;"	d
CONFIG1_PC	mips32/v3_0/include/var_arch.h	232;"	d
CONFIG1_PC	mips64/v3_0/include/var_arch.h	212;"	d
CONFIG1_WR	mips32/v3_0/include/var_arch.h	233;"	d
CONFIG1_WR	mips64/v3_0/include/var_arch.h	213;"	d
CONFIG_AR	mips32/v3_0/include/var_arch.h	197;"	d
CONFIG_AR	mips64/v3_0/include/var_arch.h	177;"	d
CONFIG_AR_REVISION_1	mips32/v3_0/include/var_arch.h	218;"	d
CONFIG_AR_REVISION_1	mips64/v3_0/include/var_arch.h	198;"	d
CONFIG_AT	mips32/v3_0/include/var_arch.h	196;"	d
CONFIG_AT	mips64/v3_0/include/var_arch.h	176;"	d
CONFIG_AT_MIPS32	mips32/v3_0/include/var_arch.h	215;"	d
CONFIG_AT_MIPS32	mips64/v3_0/include/var_arch.h	195;"	d
CONFIG_BE	mips32/v3_0/include/var_arch.h	195;"	d
CONFIG_BE	mips64/v3_0/include/var_arch.h	175;"	d
CONFIG_BM	mips32/v3_0/include/var_arch.h	194;"	d
CONFIG_BM	mips64/v3_0/include/var_arch.h	174;"	d
CONFIG_FULL_MERGING	mips32/v3_0/include/var_arch.h	212;"	d
CONFIG_FULL_MERGING	mips64/v3_0/include/var_arch.h	192;"	d
CONFIG_K0	mips32/v3_0/include/var_arch.h	199;"	d
CONFIG_K0	mips64/v3_0/include/var_arch.h	179;"	d
CONFIG_K23	mips32/v3_0/include/var_arch.h	190;"	d
CONFIG_K23	mips64/v3_0/include/var_arch.h	170;"	d
CONFIG_KSEG0_CACHEABLE	mips32/v3_0/include/var_arch.h	206;"	d
CONFIG_KSEG0_CACHEABLE	mips64/v3_0/include/var_arch.h	186;"	d
CONFIG_KSEG0_UNCACHEABLE	mips32/v3_0/include/var_arch.h	207;"	d
CONFIG_KSEG0_UNCACHEABLE	mips64/v3_0/include/var_arch.h	187;"	d
CONFIG_KSEG2_3_CACHEABLE	mips32/v3_0/include/var_arch.h	202;"	d
CONFIG_KSEG2_3_CACHEABLE	mips64/v3_0/include/var_arch.h	182;"	d
CONFIG_KSEG2_3_UNCACHEABLE	mips32/v3_0/include/var_arch.h	203;"	d
CONFIG_KSEG2_3_UNCACHEABLE	mips64/v3_0/include/var_arch.h	183;"	d
CONFIG_KSEGU_CACHEABLE	mips32/v3_0/include/var_arch.h	204;"	d
CONFIG_KSEGU_CACHEABLE	mips64/v3_0/include/var_arch.h	184;"	d
CONFIG_KSEGU_UNCACHEABLE	mips32/v3_0/include/var_arch.h	205;"	d
CONFIG_KSEGU_UNCACHEABLE	mips64/v3_0/include/var_arch.h	185;"	d
CONFIG_KU	mips32/v3_0/include/var_arch.h	191;"	d
CONFIG_KU	mips64/v3_0/include/var_arch.h	171;"	d
CONFIG_M	mips32/v3_0/include/var_arch.h	189;"	d
CONFIG_M	mips64/v3_0/include/var_arch.h	169;"	d
CONFIG_MDU	mips32/v3_0/include/var_arch.h	192;"	d
CONFIG_MDU	mips64/v3_0/include/var_arch.h	172;"	d
CONFIG_MM	mips32/v3_0/include/var_arch.h	193;"	d
CONFIG_MM	mips64/v3_0/include/var_arch.h	173;"	d
CONFIG_MMU_TYPE_FIXED	mips32/v3_0/include/var_arch.h	222;"	d
CONFIG_MMU_TYPE_FIXED	mips64/v3_0/include/var_arch.h	202;"	d
CONFIG_MMU_TYPE_STANDARD_TLB	mips32/v3_0/include/var_arch.h	221;"	d
CONFIG_MMU_TYPE_STANDARD_TLB	mips64/v3_0/include/var_arch.h	201;"	d
CONFIG_MT	mips32/v3_0/include/var_arch.h	198;"	d
CONFIG_MT	mips64/v3_0/include/var_arch.h	178;"	d
CONFIG_NO_MERGING	mips32/v3_0/include/var_arch.h	210;"	d
CONFIG_NO_MERGING	mips64/v3_0/include/var_arch.h	190;"	d
CONFIG_SYSAD_VALID_MERGING	mips32/v3_0/include/var_arch.h	211;"	d
CONFIG_SYSAD_VALID_MERGING	mips64/v3_0/include/var_arch.h	191;"	d
COPz_BCF	arch/v3_0/include/mips_opcode.h	284;"	d
COPz_BCFL	arch/v3_0/include/mips_opcode.h	286;"	d
COPz_BCT	arch/v3_0/include/mips_opcode.h	285;"	d
COPz_BCTL	arch/v3_0/include/mips_opcode.h	287;"	d
CO_PAGEMASK	mips32/v3_0/include/var_arch.h	133;"	d
CO_PAGEMASK	mips64/v3_0/include/var_arch.h	113;"	d
CPUTOPCI_BASE_REG1_VAL	idt79s334a/v3_0/src/plf_misc.c	180;"	d	file:
CPUTOPCI_BASE_REG2_VAL	idt79s334a/v3_0/src/plf_misc.c	181;"	d	file:
CPUTOPCI_BASE_REG3_VAL	idt79s334a/v3_0/src/plf_misc.c	182;"	d	file:
CPUTOPCI_BASE_REG4_VAL	idt79s334a/v3_0/src/plf_misc.c	183;"	d	file:
CPU_BERR_BS	idt79s334a/v3_0/include/idt79rc233x.h	366;"	d
CPU_CLOCK_RATE	idt79s334a/v3_0/include/idt79rc233x.h	371;"	d
CPU_TO_LE	rm7000/ocelot/v3_0/src/platform.S	/^#define CPU_TO_LE(x) (((x & 0xff) << 24) | ((x & 0xff00) << 8) | ((x & 0xff0000) >> 8) | ((x >> 24) & 0xff))$/;"	d
CPU_TO_PCI_IO_BASE	idt79s334a/v3_0/include/idt79rc233x.h	552;"	d
CPU_TO_PCI_MEM_BASE	idt79s334a/v3_0/include/idt79rc233x.h	551;"	d
CREATE_DIRTY_EXCLUSIVE	vrc437x/v3_0/src/pmon.S	/^#define CREATE_DIRTY_EXCLUSIVE		(3)	\/* CACHE_D and CACHE_SD only *\/$/;"	d
CREATE_DIRTY_EXCLUSIVE_D	vrc437x/v3_0/src/pmon.S	/^#define CREATE_DIRTY_EXCLUSIVE_D        BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_D)$/;"	d
CREATE_DIRTY_EXCLUSIVE_SD	vrc437x/v3_0/src/pmon.S	/^#define CREATE_DIRTY_EXCLUSIVE_SD       BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_SD)$/;"	d
CURON	tx39/v3_0/src/hal_diag.c	608;"	d	file:
CVTD_INSN	arch/v3_0/src/mipsfp.c	/^    CVTD_INSN,$/;"	e	enum:__anon25	file:
CVTL_INSN	arch/v3_0/src/mipsfp.c	/^    CVTL_INSN,$/;"	e	enum:__anon25	file:
CVTS_INSN	arch/v3_0/src/mipsfp.c	/^    CVTS_INSN=32,$/;"	e	enum:__anon25	file:
CVTW_INSN	arch/v3_0/src/mipsfp.c	/^    CVTW_INSN=36,$/;"	e	enum:__anon25	file:
CYGARC_ADDRESS_REG_CACHED	arch/v3_0/include/hal_arch.h	479;"	d
CYGARC_ADDRESS_REG_UNCACHED	arch/v3_0/include/hal_arch.h	482;"	d
CYGARC_CACHED_ADDRESS	arch/v3_0/include/hal_arch.h	472;"	d
CYGARC_CACHED_ADDRESS	arch/v3_0/include/hal_arch.h	476;"	d
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	arch/v3_0/src/hal_misc.c	59;"	d	file:
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	arch/v3_0/src/mips-stub.c	65;"	d	file:
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	arch/v3_0/src/mipsfp.c	69;"	d	file:
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	atlas/v3_0/src/plf_misc.c	53;"	d	file:
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	malta/v3_0/src/plf_misc.c	53;"	d	file:
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	mips32/v3_0/src/var_misc.c	61;"	d	file:
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	mips32/v3_0/src/variant.S	/^#define CYGARC_HAL_COMMON_EXPORT_CPU_MACROS$/;"	d
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	mips64/v3_0/src/var_misc.c	61;"	d	file:
CYGARC_HAL_COMMON_EXPORT_CPU_MACROS	mips64/v3_0/src/variant.S	/^#define CYGARC_HAL_COMMON_EXPORT_CPU_MACROS$/;"	d
CYGARC_HAL_GET_RETURN_ADDRESS	arch/v3_0/include/hal_arch.h	505;"	d
CYGARC_HAL_GET_RETURN_ADDRESS_BACKUP	arch/v3_0/include/hal_arch.h	508;"	d
CYGARC_HAL_RESTORE_GP	arch/v3_0/include/hal_arch.h	498;"	d
CYGARC_HAL_SAVE_GP	arch/v3_0/include/hal_arch.h	490;"	d
CYGARC_JMP_BUF_R16	arch/v3_0/include/hal_arch.h	380;"	d
CYGARC_JMP_BUF_R16	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R16       1$/;"	d
CYGARC_JMP_BUF_R17	arch/v3_0/include/hal_arch.h	381;"	d
CYGARC_JMP_BUF_R17	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R17       2$/;"	d
CYGARC_JMP_BUF_R18	arch/v3_0/include/hal_arch.h	382;"	d
CYGARC_JMP_BUF_R18	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R18       3$/;"	d
CYGARC_JMP_BUF_R19	arch/v3_0/include/hal_arch.h	383;"	d
CYGARC_JMP_BUF_R19	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R19       4$/;"	d
CYGARC_JMP_BUF_R20	arch/v3_0/include/hal_arch.h	384;"	d
CYGARC_JMP_BUF_R20	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R20       5$/;"	d
CYGARC_JMP_BUF_R21	arch/v3_0/include/hal_arch.h	385;"	d
CYGARC_JMP_BUF_R21	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R21       6$/;"	d
CYGARC_JMP_BUF_R22	arch/v3_0/include/hal_arch.h	386;"	d
CYGARC_JMP_BUF_R22	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R22       7$/;"	d
CYGARC_JMP_BUF_R23	arch/v3_0/include/hal_arch.h	387;"	d
CYGARC_JMP_BUF_R23	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R23       8$/;"	d
CYGARC_JMP_BUF_R28	arch/v3_0/include/hal_arch.h	388;"	d
CYGARC_JMP_BUF_R28	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R28       9$/;"	d
CYGARC_JMP_BUF_R30	arch/v3_0/include/hal_arch.h	389;"	d
CYGARC_JMP_BUF_R30	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R30      10$/;"	d
CYGARC_JMP_BUF_R31	arch/v3_0/include/hal_arch.h	390;"	d
CYGARC_JMP_BUF_R31	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_R31      11$/;"	d
CYGARC_JMP_BUF_SIZE	arch/v3_0/include/hal_arch.h	392;"	d
CYGARC_JMP_BUF_SIZE	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_SIZE     12$/;"	d
CYGARC_JMP_BUF_SP	arch/v3_0/include/hal_arch.h	379;"	d
CYGARC_JMP_BUF_SP	arch/v3_0/src/context.S	/^#define CYGARC_JMP_BUF_SP        0$/;"	d
CYGARC_KSEG_CACHED	arch/v3_0/include/hal_arch.h	467;"	d
CYGARC_KSEG_CACHED_BASE	arch/v3_0/include/hal_arch.h	469;"	d
CYGARC_KSEG_MASK	arch/v3_0/include/hal_arch.h	466;"	d
CYGARC_KSEG_UNCACHED	arch/v3_0/include/hal_arch.h	468;"	d
CYGARC_KSEG_UNCACHED_BASE	arch/v3_0/include/hal_arch.h	470;"	d
CYGARC_PHYSICAL_ADDRESS	arch/v3_0/include/hal_arch.h	474;"	d
CYGARC_PHYSICAL_ADDRESS	arch/v3_0/include/hal_arch.h	478;"	d
CYGARC_REG_BOARD_RESET	ref4955/v3_0/include/plf_intr.h	311;"	d
CYGARC_REG_BOARD_RESET	rm7000/ocelot/v3_0/include/plf_intr.h	128;"	d
CYGARC_REG_CONFIG_DCE	tx49/v3_0/include/var_cache.h	97;"	d
CYGARC_REG_CONFIG_ICE	tx49/v3_0/include/var_cache.h	96;"	d
CYGARC_REG_INT_CFG0	ref4955/v3_0/include/plf_intr.h	171;"	d
CYGARC_REG_INT_CFG0	rm7000/ocelot/v3_0/include/plf_intr.h	106;"	d
CYGARC_REG_INT_CFG1	ref4955/v3_0/include/plf_intr.h	172;"	d
CYGARC_REG_INT_CFG1	rm7000/ocelot/v3_0/include/plf_intr.h	107;"	d
CYGARC_REG_INT_CFG2	ref4955/v3_0/include/plf_intr.h	173;"	d
CYGARC_REG_INT_CFG2	rm7000/ocelot/v3_0/include/plf_intr.h	108;"	d
CYGARC_REG_INT_CFG3	ref4955/v3_0/include/plf_intr.h	174;"	d
CYGARC_REG_INT_CFG3	rm7000/ocelot/v3_0/include/plf_intr.h	109;"	d
CYGARC_REG_INT_CFG_INT0	ref4955/v3_0/include/plf_intr.h	176;"	d
CYGARC_REG_INT_CFG_INT0	rm7000/ocelot/v3_0/include/plf_intr.h	111;"	d
CYGARC_REG_INT_CFG_INT1	ref4955/v3_0/include/plf_intr.h	177;"	d
CYGARC_REG_INT_CFG_INT1	rm7000/ocelot/v3_0/include/plf_intr.h	112;"	d
CYGARC_REG_INT_CFG_INT2	ref4955/v3_0/include/plf_intr.h	178;"	d
CYGARC_REG_INT_CFG_INT2	rm7000/ocelot/v3_0/include/plf_intr.h	113;"	d
CYGARC_REG_INT_CFG_INT3	ref4955/v3_0/include/plf_intr.h	179;"	d
CYGARC_REG_INT_CFG_INT3	rm7000/ocelot/v3_0/include/plf_intr.h	114;"	d
CYGARC_REG_INT_STAT	ref4955/v3_0/include/plf_intr.h	169;"	d
CYGARC_REG_INT_STAT	rm7000/ocelot/v3_0/include/plf_intr.h	104;"	d
CYGARC_REG_IO_MASK	ref4955/v3_0/include/plf_intr.h	187;"	d
CYGARC_REG_IO_MASK	rm7000/ocelot/v3_0/include/plf_intr.h	122;"	d
CYGARC_REG_IO_STAT	ref4955/v3_0/include/plf_intr.h	186;"	d
CYGARC_REG_IO_STAT	rm7000/ocelot/v3_0/include/plf_intr.h	121;"	d
CYGARC_REG_PCI_MASK	ref4955/v3_0/include/plf_intr.h	184;"	d
CYGARC_REG_PCI_MASK	rm7000/ocelot/v3_0/include/plf_intr.h	119;"	d
CYGARC_REG_PCI_STAT	ref4955/v3_0/include/plf_intr.h	183;"	d
CYGARC_REG_PCI_STAT	rm7000/ocelot/v3_0/include/plf_intr.h	118;"	d
CYGARC_REG_SUPERIO_CLK	ref4955/v3_0/src/plf_misc.c	77;"	d	file:
CYGARC_REG_SUPERIO_CLK_14M	ref4955/v3_0/src/plf_misc.c	84;"	d	file:
CYGARC_REG_SUPERIO_CLK_CME	ref4955/v3_0/src/plf_misc.c	85;"	d	file:
CYGARC_REG_SUPERIO_DREG	ref4955/v3_0/src/plf_misc.c	72;"	d	file:
CYGARC_REG_SUPERIO_FAR	ref4955/v3_0/src/plf_misc.c	75;"	d	file:
CYGARC_REG_SUPERIO_FER	ref4955/v3_0/src/plf_misc.c	74;"	d	file:
CYGARC_REG_SUPERIO_FER_PAR	ref4955/v3_0/src/plf_misc.c	80;"	d	file:
CYGARC_REG_SUPERIO_FER_SCC1	ref4955/v3_0/src/plf_misc.c	81;"	d	file:
CYGARC_REG_SUPERIO_FER_SCC2	ref4955/v3_0/src/plf_misc.c	82;"	d	file:
CYGARC_REG_SUPERIO_IREG	ref4955/v3_0/src/plf_misc.c	71;"	d	file:
CYGARC_REG_SUPERIO_PTR	ref4955/v3_0/src/plf_misc.c	76;"	d	file:
CYGARC_REG_SUPERIO_PTR_PPEXT	ref4955/v3_0/src/plf_misc.c	87;"	d	file:
CYGARC_SIGN_EXTEND_REGISTERS	arch/v3_0/include/mips-stub.h	105;"	d
CYGARC_SIGN_EXTEND_REGISTERS	arch/v3_0/include/mips-stub.h	112;"	d
CYGARC_SIGN_EXTEND_REGISTERS	arch/v3_0/include/mips-stub.h	119;"	d
CYGARC_SIGN_EXTEND_REGISTERS	arch/v3_0/include/mips-stub.h	88;"	d
CYGARC_SIGN_EXTEND_REGISTERS	arch/v3_0/include/mips-stub.h	98;"	d
CYGARC_UNCACHED_ADDRESS	arch/v3_0/include/hal_arch.h	473;"	d
CYGARC_UNCACHED_ADDRESS	arch/v3_0/include/hal_arch.h	477;"	d
CYGHWR_HAL_BIT_INDEXES_DEFINED	mips32/v3_0/include/var_arch.h	121;"	d
CYGHWR_HAL_CLOCK_CONTROL_DEFINED	arch/v3_0/include/hal_intr.h	504;"	d
CYGHWR_HAL_CLOCK_CONTROL_DEFINED	tx39/v3_0/include/var_intr.h	273;"	d
CYGHWR_HAL_CLOCK_PERIOD_DEFINED	arch/v3_0/include/hal_intr.h	467;"	d
CYGHWR_HAL_GDB_PORT_VECTOR	atlas/v3_0/include/plf_intr.h	220;"	d
CYGHWR_HAL_GDB_PORT_VECTOR	jmr3904/v3_0/include/plf_intr.h	71;"	d
CYGHWR_HAL_GDB_PORT_VECTOR	malta/v3_0/include/plf_intr.h	286;"	d
CYGHWR_HAL_GDB_PORT_VECTOR	upd985xx/v3_0/include/var_intr.h	101;"	d
CYGHWR_HAL_GDB_PORT_VECTOR	vrc437x/v3_0/include/plf_intr.h	301;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	arch/v3_0/include/hal_intr.h	452;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	atlas/v3_0/include/plf_intr.h	210;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	idt79s334a/v3_0/include/plf_intr.h	204;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	malta/v3_0/include/plf_intr.h	276;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	ref4955/v3_0/include/plf_intr.h	306;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	rm7000/var/v3_0/include/var_intr.h	160;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	tx39/v3_0/include/var_intr.h	201;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	upd985xx/v3_0/include/var_intr.h	358;"	d
CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED	vrc437x/v3_0/include/plf_intr.h	294;"	d
CYGHWR_HAL_INTERRUPT_ENABLE_DISABLE_RESTORE_DEFINED	upd985xx/v3_0/include/var_intr.h	194;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	arch/v3_0/include/hal_intr.h	194;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	atlas/v3_0/include/plf_intr.h	109;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	idt79s334a/v3_0/include/plf_intr.h	117;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	malta/v3_0/include/plf_intr.h	133;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	ref4955/v3_0/include/plf_intr.h	161;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	rm7000/ocelot/v3_0/include/plf_intr.h	96;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	tx39/v3_0/include/var_intr.h	103;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	upd985xx/v3_0/include/var_intr.h	116;"	d
CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED	vrc437x/v3_0/include/plf_intr.h	125;"	d
CYGHWR_HAL_MIPS_RM7000_CACHE_SCRUB_BASE	rm7000/var/v3_0/include/var_cache.h	75;"	d
CYGHWR_HAL_MIPS_VRC4372_BASE	vrc437x/v3_0/include/plf_intr.h	148;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_MASK0	vrc437x/v3_0/include/plf_intr.h	152;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_MASK1	vrc437x/v3_0/include/plf_intr.h	154;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_MASK2	vrc437x/v3_0/include/plf_intr.h	156;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_MASK_OFF	vrc437x/v3_0/include/plf_intr.h	159;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_PINS	vrc437x/v3_0/include/plf_intr.h	151;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_POL	vrc437x/v3_0/include/plf_intr.h	149;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_STAT0	vrc437x/v3_0/include/plf_intr.h	153;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_STAT1	vrc437x/v3_0/include/plf_intr.h	155;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_STAT2	vrc437x/v3_0/include/plf_intr.h	157;"	d
CYGHWR_HAL_MIPS_VRC4372_INTC_TRIG	vrc437x/v3_0/include/plf_intr.h	150;"	d
CYGHWR_HAL_RESET_DEFINED	atlas/v3_0/include/plf_intr.h	233;"	d
CYGHWR_HAL_RESET_DEFINED	malta/v3_0/include/plf_intr.h	299;"	d
CYGHWR_MIPS_PMON_EXEPTION_ENTRY	vrc437x/v3_0/src/platform.S	/^#define CYGHWR_MIPS_PMON_EXEPTION_ENTRY 0xa0000dd4$/;"	d
CYGMEM_REGION_ram	atlas/v3_0/include/pkgconf/mlt_mips_atlas_ram.h	10;"	d
CYGMEM_REGION_ram	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	10;"	d
CYGMEM_REGION_ram	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_ram.h	10;"	d
CYGMEM_REGION_ram	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	10;"	d
CYGMEM_REGION_ram	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_romram.h	10;"	d
CYGMEM_REGION_ram	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_ram.h	10;"	d
CYGMEM_REGION_ram	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	10;"	d
CYGMEM_REGION_ram	malta/v3_0/include/pkgconf/mlt_mips_malta_ram.h	10;"	d
CYGMEM_REGION_ram	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	10;"	d
CYGMEM_REGION_ram	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	10;"	d
CYGMEM_REGION_ram	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	10;"	d
CYGMEM_REGION_ram	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	10;"	d
CYGMEM_REGION_ram	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	10;"	d
CYGMEM_REGION_ram	sim/v3_0/include/pkgconf/mlt_mips_tx39_sim_ram.h	10;"	d
CYGMEM_REGION_ram	sim/v3_0/include/pkgconf/mlt_mips_vr4300_sim_ram.h	10;"	d
CYGMEM_REGION_ram	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_ram.h	10;"	d
CYGMEM_REGION_ram	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	10;"	d
CYGMEM_REGION_ram	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_romram.h	10;"	d
CYGMEM_REGION_ram	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_ram.h	10;"	d
CYGMEM_REGION_ram	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	10;"	d
CYGMEM_REGION_ram	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_romram.h	10;"	d
CYGMEM_REGION_ram_ATTR	atlas/v3_0/include/pkgconf/mlt_mips_atlas_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	malta/v3_0/include/pkgconf/mlt_mips_malta_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sim/v3_0/include/pkgconf/mlt_mips_tx39_sim_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sim/v3_0/include/pkgconf/mlt_mips_vr4300_sim_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_romram.h	12;"	d
CYGMEM_REGION_ram_SIZE	atlas/v3_0/include/pkgconf/mlt_mips_atlas_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	malta/v3_0/include/pkgconf/mlt_mips_malta_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sim/v3_0/include/pkgconf/mlt_mips_tx39_sim_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sim/v3_0/include/pkgconf/mlt_mips_vr4300_sim_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_romram.h	11;"	d
CYGMEM_REGION_rom	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	13;"	d
CYGMEM_REGION_rom	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	13;"	d
CYGMEM_REGION_rom	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	13;"	d
CYGMEM_REGION_rom	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	13;"	d
CYGMEM_REGION_rom	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	13;"	d
CYGMEM_REGION_rom	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	13;"	d
CYGMEM_REGION_rom	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	13;"	d
CYGMEM_REGION_rom	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	13;"	d
CYGMEM_REGION_rom_ATTR	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	15;"	d
CYGMEM_REGION_rom_SIZE	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	14;"	d
CYGMEM_SECTION_heap1	atlas/v3_0/include/pkgconf/mlt_mips_atlas_ram.h	16;"	d
CYGMEM_SECTION_heap1	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	19;"	d
CYGMEM_SECTION_heap1	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_ram.h	16;"	d
CYGMEM_SECTION_heap1	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	19;"	d
CYGMEM_SECTION_heap1	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_romram.h	17;"	d
CYGMEM_SECTION_heap1	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_ram.h	16;"	d
CYGMEM_SECTION_heap1	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	19;"	d
CYGMEM_SECTION_heap1	malta/v3_0/include/pkgconf/mlt_mips_malta_ram.h	16;"	d
CYGMEM_SECTION_heap1	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	19;"	d
CYGMEM_SECTION_heap1	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	36;"	d
CYGMEM_SECTION_heap1	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	34;"	d
CYGMEM_SECTION_heap1	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	36;"	d
CYGMEM_SECTION_heap1	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	34;"	d
CYGMEM_SECTION_heap1	sim/v3_0/include/pkgconf/mlt_mips_tx39_sim_ram.h	16;"	d
CYGMEM_SECTION_heap1	sim/v3_0/include/pkgconf/mlt_mips_vr4300_sim_ram.h	16;"	d
CYGMEM_SECTION_heap1	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_ram.h	16;"	d
CYGMEM_SECTION_heap1	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	19;"	d
CYGMEM_SECTION_heap1	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_romram.h	16;"	d
CYGMEM_SECTION_heap1	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_ram.h	16;"	d
CYGMEM_SECTION_heap1	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	19;"	d
CYGMEM_SECTION_heap1	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_romram.h	16;"	d
CYGMEM_SECTION_heap1_SIZE	atlas/v3_0/include/pkgconf/mlt_mips_atlas_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	atlas/v3_0/include/pkgconf/mlt_mips_atlas_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	idt79s334a/v3_0/include/pkgconf/mlt_mips_idt32334_refidt334_romram.h	18;"	d
CYGMEM_SECTION_heap1_SIZE	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	jmr3904/v3_0/include/pkgconf/mlt_mips_tx39_jmr3904_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	malta/v3_0/include/pkgconf/mlt_mips_malta_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	37;"	d
CYGMEM_SECTION_heap1_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	35;"	d
CYGMEM_SECTION_heap1_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	37;"	d
CYGMEM_SECTION_heap1_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	35;"	d
CYGMEM_SECTION_heap1_SIZE	sim/v3_0/include/pkgconf/mlt_mips_tx39_sim_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sim/v3_0/include/pkgconf/mlt_mips_vr4300_sim_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	vrc4373/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4373_romram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_romram.h	17;"	d
CYGMEM_SECTION_pci_window	malta/v3_0/include/pkgconf/mlt_mips_malta_ram.h	21;"	d
CYGMEM_SECTION_pci_window	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	24;"	d
CYGMEM_SECTION_pci_window	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	41;"	d
CYGMEM_SECTION_pci_window	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	39;"	d
CYGMEM_SECTION_pci_window	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_ram.h	21;"	d
CYGMEM_SECTION_pci_window	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	24;"	d
CYGMEM_SECTION_pci_window	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_romram.h	21;"	d
CYGMEM_SECTION_pci_window_SIZE	malta/v3_0/include/pkgconf/mlt_mips_malta_ram.h	22;"	d
CYGMEM_SECTION_pci_window_SIZE	malta/v3_0/include/pkgconf/mlt_mips_malta_rom.h	25;"	d
CYGMEM_SECTION_pci_window_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	42;"	d
CYGMEM_SECTION_pci_window_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	40;"	d
CYGMEM_SECTION_pci_window_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_ram.h	22;"	d
CYGMEM_SECTION_pci_window_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_rom.h	25;"	d
CYGMEM_SECTION_pci_window_SIZE	vrc4375/v3_0/include/pkgconf/mlt_mips_vr4300_vrc4375_romram.h	22;"	d
CYGMEM_SECTION_reserved_for_rom	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	31;"	d
CYGMEM_SECTION_reserved_for_rom	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	31;"	d
CYGMEM_SECTION_reserved_for_rom_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	32;"	d
CYGMEM_SECTION_reserved_for_rom_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	32;"	d
CYGMEM_SECTION_reserved_vectors	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	16;"	d
CYGMEM_SECTION_reserved_vectors	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	19;"	d
CYGMEM_SECTION_reserved_vectors	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	16;"	d
CYGMEM_SECTION_reserved_vectors	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	19;"	d
CYGMEM_SECTION_reserved_vectors_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	17;"	d
CYGMEM_SECTION_reserved_vectors_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	20;"	d
CYGMEM_SECTION_reserved_vectors_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	17;"	d
CYGMEM_SECTION_reserved_vectors_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	20;"	d
CYGMEM_SECTION_reserved_virtual_table	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	26;"	d
CYGMEM_SECTION_reserved_virtual_table	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	29;"	d
CYGMEM_SECTION_reserved_virtual_table	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	26;"	d
CYGMEM_SECTION_reserved_virtual_table	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	29;"	d
CYGMEM_SECTION_reserved_virtual_table_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	27;"	d
CYGMEM_SECTION_reserved_virtual_table_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	30;"	d
CYGMEM_SECTION_reserved_virtual_table_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	27;"	d
CYGMEM_SECTION_reserved_virtual_table_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	30;"	d
CYGMEM_SECTION_reserved_vsr_table	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	21;"	d
CYGMEM_SECTION_reserved_vsr_table	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	24;"	d
CYGMEM_SECTION_reserved_vsr_table	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	21;"	d
CYGMEM_SECTION_reserved_vsr_table	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	24;"	d
CYGMEM_SECTION_reserved_vsr_table_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_ram.h	22;"	d
CYGMEM_SECTION_reserved_vsr_table_SIZE	ref4955/v3_0/include/pkgconf/mlt_mips_tx49_ref4955_rom.h	25;"	d
CYGMEM_SECTION_reserved_vsr_table_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_ram.h	22;"	d
CYGMEM_SECTION_reserved_vsr_table_SIZE	rm7000/ocelot/v3_0/include/pkgconf/mlt_mips_rm7000_ocelot_rom.h	25;"	d
CYGMON_VECTOR_TABLE	tx39/v3_0/src/hal_diag.c	455;"	d	file:
CYGMON_VECTOR_TABLE_BASE	tx39/v3_0/src/hal_diag.c	454;"	d	file:
CYGNUM_EXPANSION	idt79s334a/v3_0/include/plf_intr.h	114;"	d
CYGNUM_EXPANSION	idt79s334a/v3_0/include/plf_intr.h	98;"	d
CYGNUM_HAL_EXCEPTION_CODE_ACCESS	arch/v3_0/include/hal_intr.h	133;"	d
CYGNUM_HAL_EXCEPTION_COPROCESSOR	arch/v3_0/include/hal_intr.h	139;"	d
CYGNUM_HAL_EXCEPTION_COUNT	arch/v3_0/include/hal_intr.h	165;"	d
CYGNUM_HAL_EXCEPTION_DATA_ACCESS	arch/v3_0/include/hal_intr.h	134;"	d
CYGNUM_HAL_EXCEPTION_DATA_TLBERROR_ACCESS	arch/v3_0/include/hal_intr.h	124;"	d
CYGNUM_HAL_EXCEPTION_DATA_TLBMISS_ACCESS	arch/v3_0/include/hal_intr.h	125;"	d
CYGNUM_HAL_EXCEPTION_DATA_TLBMISS_WRITE	arch/v3_0/include/hal_intr.h	127;"	d
CYGNUM_HAL_EXCEPTION_DATA_UNALIGNED_ACCESS	arch/v3_0/include/hal_intr.h	129;"	d
CYGNUM_HAL_EXCEPTION_DATA_UNALIGNED_WRITE	arch/v3_0/include/hal_intr.h	131;"	d
CYGNUM_HAL_EXCEPTION_DIV_BY_ZERO	arch/v3_0/include/hal_intr.h	141;"	d
CYGNUM_HAL_EXCEPTION_FPU	arch/v3_0/include/hal_intr.h	143;"	d
CYGNUM_HAL_EXCEPTION_FPU_DIV_BY_ZERO	arch/v3_0/include/hal_intr.h	151;"	d
CYGNUM_HAL_EXCEPTION_FPU_INEXACT	arch/v3_0/include/hal_intr.h	150;"	d
CYGNUM_HAL_EXCEPTION_FPU_INVALID	arch/v3_0/include/hal_intr.h	154;"	d
CYGNUM_HAL_EXCEPTION_FPU_OVERFLOW	arch/v3_0/include/hal_intr.h	152;"	d
CYGNUM_HAL_EXCEPTION_FPU_UNDERFLOW	arch/v3_0/include/hal_intr.h	153;"	d
CYGNUM_HAL_EXCEPTION_ILLEGAL_INSTRUCTION	arch/v3_0/include/hal_intr.h	137;"	d
CYGNUM_HAL_EXCEPTION_INSTRUCTION_BP	arch/v3_0/include/hal_intr.h	136;"	d
CYGNUM_HAL_EXCEPTION_INTERRUPT	arch/v3_0/include/hal_intr.h	146;"	d
CYGNUM_HAL_EXCEPTION_MAX	arch/v3_0/include/hal_intr.h	163;"	d
CYGNUM_HAL_EXCEPTION_MIN	arch/v3_0/include/hal_intr.h	159;"	d
CYGNUM_HAL_EXCEPTION_MIN	arch/v3_0/include/hal_intr.h	161;"	d
CYGNUM_HAL_EXCEPTION_OVERFLOW	arch/v3_0/include/hal_intr.h	140;"	d
CYGNUM_HAL_EXCEPTION_SYSTEM_CALL	arch/v3_0/include/hal_intr.h	135;"	d
CYGNUM_HAL_INTERRUPT_0	arch/v3_0/include/hal_intr.h	174;"	d
CYGNUM_HAL_INTERRUPT_0	idt79s334a/v3_0/include/plf_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_0	tx39/v3_0/include/var_intr.h	93;"	d
CYGNUM_HAL_INTERRUPT_1	arch/v3_0/include/hal_intr.h	175;"	d
CYGNUM_HAL_INTERRUPT_1	idt79s334a/v3_0/include/plf_intr.h	80;"	d
CYGNUM_HAL_INTERRUPT_1	tx39/v3_0/include/var_intr.h	77;"	d
CYGNUM_HAL_INTERRUPT_11	malta/v3_0/include/plf_intr.h	89;"	d
CYGNUM_HAL_INTERRUPT_19	malta/v3_0/include/plf_intr.h	99;"	d
CYGNUM_HAL_INTERRUPT_2	arch/v3_0/include/hal_intr.h	176;"	d
CYGNUM_HAL_INTERRUPT_2	atlas/v3_0/include/plf_intr.h	76;"	d
CYGNUM_HAL_INTERRUPT_2	idt79s334a/v3_0/include/plf_intr.h	81;"	d
CYGNUM_HAL_INTERRUPT_2	tx39/v3_0/include/var_intr.h	78;"	d
CYGNUM_HAL_INTERRUPT_21555	rm7000/ocelot/v3_0/include/plf_intr.h	74;"	d
CYGNUM_HAL_INTERRUPT_3	arch/v3_0/include/hal_intr.h	177;"	d
CYGNUM_HAL_INTERRUPT_3	atlas/v3_0/include/plf_intr.h	77;"	d
CYGNUM_HAL_INTERRUPT_3	idt79s334a/v3_0/include/plf_intr.h	82;"	d
CYGNUM_HAL_INTERRUPT_3	tx39/v3_0/include/var_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_4	arch/v3_0/include/hal_intr.h	178;"	d
CYGNUM_HAL_INTERRUPT_4	idt79s334a/v3_0/include/plf_intr.h	83;"	d
CYGNUM_HAL_INTERRUPT_4	tx39/v3_0/include/var_intr.h	80;"	d
CYGNUM_HAL_INTERRUPT_5	arch/v3_0/include/hal_intr.h	179;"	d
CYGNUM_HAL_INTERRUPT_5	idt79s334a/v3_0/include/plf_intr.h	84;"	d
CYGNUM_HAL_INTERRUPT_5	tx39/v3_0/include/var_intr.h	81;"	d
CYGNUM_HAL_INTERRUPT_6	tx39/v3_0/include/var_intr.h	82;"	d
CYGNUM_HAL_INTERRUPT_7	atlas/v3_0/include/plf_intr.h	81;"	d
CYGNUM_HAL_INTERRUPT_7	tx39/v3_0/include/var_intr.h	83;"	d
CYGNUM_HAL_INTERRUPT_ATXFAIL	atlas/v3_0/include/plf_intr.h	88;"	d
CYGNUM_HAL_INTERRUPT_BWI	ref4955/v3_0/include/plf_intr.h	123;"	d
CYGNUM_HAL_INTERRUPT_CASCADE	malta/v3_0/include/plf_intr.h	86;"	d
CYGNUM_HAL_INTERRUPT_CBUS_UART	malta/v3_0/include/plf_intr.h	76;"	d
CYGNUM_HAL_INTERRUPT_CHAINING	malta/v3_0/include/plf_intr.h	112;"	d
CYGNUM_HAL_INTERRUPT_CHAINING	ref4955/v3_0/include/plf_intr.h	88;"	d
CYGNUM_HAL_INTERRUPT_COMPARE	malta/v3_0/include/plf_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_COMPARE	ref4955/v3_0/include/plf_intr.h	77;"	d
CYGNUM_HAL_INTERRUPT_COMPARE	rm7000/ocelot/v3_0/include/plf_intr.h	76;"	d
CYGNUM_HAL_INTERRUPT_COMPARE	upd985xx/v3_0/include/var_intr.h	80;"	d
CYGNUM_HAL_INTERRUPT_COMPARE	vrc437x/v3_0/include/plf_intr.h	75;"	d
CYGNUM_HAL_INTERRUPT_COREHI	atlas/v3_0/include/plf_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_COREHI	malta/v3_0/include/plf_intr.h	77;"	d
CYGNUM_HAL_INTERRUPT_CORELO	atlas/v3_0/include/plf_intr.h	80;"	d
CYGNUM_HAL_INTERRUPT_CORELO	malta/v3_0/include/plf_intr.h	78;"	d
CYGNUM_HAL_INTERRUPT_CPCI	rm7000/ocelot/v3_0/include/plf_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_CTRL1_BASE	malta/v3_0/include/plf_intr.h	83;"	d
CYGNUM_HAL_INTERRUPT_CTRL2_BASE	malta/v3_0/include/plf_intr.h	93;"	d
CYGNUM_HAL_INTERRUPT_DEBUG_UART	atlas/v3_0/include/plf_intr.h	105;"	d
CYGNUM_HAL_INTERRUPT_DEBUG_UART	ref4955/v3_0/include/plf_intr.h	149;"	d
CYGNUM_HAL_INTERRUPT_DEG	atlas/v3_0/include/plf_intr.h	87;"	d
CYGNUM_HAL_INTERRUPT_DI0	ref4955/v3_0/include/plf_intr.h	130;"	d
CYGNUM_HAL_INTERRUPT_DI1	ref4955/v3_0/include/plf_intr.h	131;"	d
CYGNUM_HAL_INTERRUPT_DMA0	ref4955/v3_0/include/plf_intr.h	116;"	d
CYGNUM_HAL_INTERRUPT_DMA1	ref4955/v3_0/include/plf_intr.h	117;"	d
CYGNUM_HAL_INTERRUPT_DMAC0_CH0	tx39/v3_0/include/var_intr.h	87;"	d
CYGNUM_HAL_INTERRUPT_DMAC0_CH1	tx39/v3_0/include/var_intr.h	86;"	d
CYGNUM_HAL_INTERRUPT_DMAC1_CH2	tx39/v3_0/include/var_intr.h	85;"	d
CYGNUM_HAL_INTERRUPT_DMAC1_CH3	tx39/v3_0/include/var_intr.h	84;"	d
CYGNUM_HAL_INTERRUPT_DMA_0	vrc437x/v3_0/include/plf_intr.h	93;"	d
CYGNUM_HAL_INTERRUPT_DMA_1	vrc437x/v3_0/include/plf_intr.h	94;"	d
CYGNUM_HAL_INTERRUPT_DMA_2	vrc437x/v3_0/include/plf_intr.h	95;"	d
CYGNUM_HAL_INTERRUPT_DMA_3	vrc437x/v3_0/include/plf_intr.h	96;"	d
CYGNUM_HAL_INTERRUPT_DRAM_PI	ref4955/v3_0/include/plf_intr.h	128;"	d
CYGNUM_HAL_INTERRUPT_DUART	vrc437x/v3_0/include/plf_intr.h	81;"	d
CYGNUM_HAL_INTERRUPT_ENUM	atlas/v3_0/include/plf_intr.h	86;"	d
CYGNUM_HAL_INTERRUPT_ENUM	ref4955/v3_0/include/plf_intr.h	115;"	d
CYGNUM_HAL_INTERRUPT_ETH0	rm7000/ocelot/v3_0/include/plf_intr.h	71;"	d
CYGNUM_HAL_INTERRUPT_ETH1	rm7000/ocelot/v3_0/include/plf_intr.h	72;"	d
CYGNUM_HAL_INTERRUPT_ETHER	upd985xx/v3_0/include/var_intr.h	77;"	d
CYGNUM_HAL_INTERRUPT_EXT	ref4955/v3_0/include/plf_intr.h	74;"	d
CYGNUM_HAL_INTERRUPT_EXT	upd985xx/v3_0/include/var_intr.h	98;"	d
CYGNUM_HAL_INTERRUPT_EXTERNAL_BASE	malta/v3_0/include/plf_intr.h	81;"	d
CYGNUM_HAL_INTERRUPT_FLOPPY	malta/v3_0/include/plf_intr.h	90;"	d
CYGNUM_HAL_INTERRUPT_FPGA_RTC	atlas/v3_0/include/plf_intr.h	78;"	d
CYGNUM_HAL_INTERRUPT_FREE_FIVE	upd985xx/v3_0/include/var_intr.h	78;"	d
CYGNUM_HAL_INTERRUPT_FREE_TWO	upd985xx/v3_0/include/var_intr.h	75;"	d
CYGNUM_HAL_INTERRUPT_GALILEO	rm7000/ocelot/v3_0/include/plf_intr.h	75;"	d
CYGNUM_HAL_INTERRUPT_HBI	ref4955/v3_0/include/plf_intr.h	121;"	d
CYGNUM_HAL_INTERRUPT_HW1	atlas/v3_0/include/plf_intr.h	94;"	d
CYGNUM_HAL_INTERRUPT_HW2	atlas/v3_0/include/plf_intr.h	95;"	d
CYGNUM_HAL_INTERRUPT_HW3	atlas/v3_0/include/plf_intr.h	96;"	d
CYGNUM_HAL_INTERRUPT_HW4	atlas/v3_0/include/plf_intr.h	97;"	d
CYGNUM_HAL_INTERRUPT_HW5	atlas/v3_0/include/plf_intr.h	98;"	d
CYGNUM_HAL_INTERRUPT_I2C	malta/v3_0/include/plf_intr.h	95;"	d
CYGNUM_HAL_INTERRUPT_I2O_IF_NF	ref4955/v3_0/include/plf_intr.h	104;"	d
CYGNUM_HAL_INTERRUPT_I2O_IP_NE	ref4955/v3_0/include/plf_intr.h	105;"	d
CYGNUM_HAL_INTERRUPT_I2O_OF_NE	ref4955/v3_0/include/plf_intr.h	107;"	d
CYGNUM_HAL_INTERRUPT_I2O_OP_NE	ref4955/v3_0/include/plf_intr.h	103;"	d
CYGNUM_HAL_INTERRUPT_I2O_OP_NF	ref4955/v3_0/include/plf_intr.h	106;"	d
CYGNUM_HAL_INTERRUPT_IDE_PRIMARY	malta/v3_0/include/plf_intr.h	100;"	d
CYGNUM_HAL_INTERRUPT_IDE_SECONDARY	malta/v3_0/include/plf_intr.h	101;"	d
CYGNUM_HAL_INTERRUPT_INTA	atlas/v3_0/include/plf_intr.h	89;"	d
CYGNUM_HAL_INTERRUPT_INTA	ref4955/v3_0/include/plf_intr.h	141;"	d
CYGNUM_HAL_INTERRUPT_INTB	atlas/v3_0/include/plf_intr.h	90;"	d
CYGNUM_HAL_INTERRUPT_INTB	ref4955/v3_0/include/plf_intr.h	140;"	d
CYGNUM_HAL_INTERRUPT_INTC	atlas/v3_0/include/plf_intr.h	91;"	d
CYGNUM_HAL_INTERRUPT_INTC	ref4955/v3_0/include/plf_intr.h	139;"	d
CYGNUM_HAL_INTERRUPT_INTC_IO_base	ref4955/v3_0/include/plf_intr.h	145;"	d
CYGNUM_HAL_INTERRUPT_INTC_PCI_base	ref4955/v3_0/include/plf_intr.h	135;"	d
CYGNUM_HAL_INTERRUPT_INTC_V320USC_base	ref4955/v3_0/include/plf_intr.h	99;"	d
CYGNUM_HAL_INTERRUPT_INTD	atlas/v3_0/include/plf_intr.h	92;"	d
CYGNUM_HAL_INTERRUPT_INTD	ref4955/v3_0/include/plf_intr.h	138;"	d
CYGNUM_HAL_INTERRUPT_INT_10	vrc437x/v3_0/include/plf_intr.h	89;"	d
CYGNUM_HAL_INTERRUPT_INT_11	vrc437x/v3_0/include/plf_intr.h	90;"	d
CYGNUM_HAL_INTERRUPT_INT_12	vrc437x/v3_0/include/plf_intr.h	91;"	d
CYGNUM_HAL_INTERRUPT_INT_13	vrc437x/v3_0/include/plf_intr.h	92;"	d
CYGNUM_HAL_INTERRUPT_INT_9	vrc437x/v3_0/include/plf_intr.h	88;"	d
CYGNUM_HAL_INTERRUPT_INT_SWITCH	ref4955/v3_0/include/plf_intr.h	147;"	d
CYGNUM_HAL_INTERRUPT_IO	ref4955/v3_0/include/plf_intr.h	76;"	d
CYGNUM_HAL_INTERRUPT_IO_TIMEOUT	vrc437x/v3_0/include/plf_intr.h	101;"	d
CYGNUM_HAL_INTERRUPT_IPL0	vrc437x/v3_0/include/plf_intr.h	71;"	d
CYGNUM_HAL_INTERRUPT_IPL1	vrc437x/v3_0/include/plf_intr.h	72;"	d
CYGNUM_HAL_INTERRUPT_IPL2	vrc437x/v3_0/include/plf_intr.h	73;"	d
CYGNUM_HAL_INTERRUPT_KEYBOARD	malta/v3_0/include/plf_intr.h	85;"	d
CYGNUM_HAL_INTERRUPT_LAN	ref4955/v3_0/include/plf_intr.h	75;"	d
CYGNUM_HAL_INTERRUPT_LB_MBI	ref4955/v3_0/include/plf_intr.h	100;"	d
CYGNUM_HAL_INTERRUPT_MOUSE	malta/v3_0/include/plf_intr.h	98;"	d
CYGNUM_HAL_INTERRUPT_PARALLEL	malta/v3_0/include/plf_intr.h	91;"	d
CYGNUM_HAL_INTERRUPT_PARALLEL	ref4955/v3_0/include/plf_intr.h	148;"	d
CYGNUM_HAL_INTERRUPT_PARALLEL	vrc437x/v3_0/include/plf_intr.h	83;"	d
CYGNUM_HAL_INTERRUPT_PCIA	atlas/v3_0/include/plf_intr.h	82;"	d
CYGNUM_HAL_INTERRUPT_PCIB	atlas/v3_0/include/plf_intr.h	83;"	d
CYGNUM_HAL_INTERRUPT_PCIC	atlas/v3_0/include/plf_intr.h	84;"	d
CYGNUM_HAL_INTERRUPT_PCID	atlas/v3_0/include/plf_intr.h	85;"	d
CYGNUM_HAL_INTERRUPT_PCI_AB	malta/v3_0/include/plf_intr.h	96;"	d
CYGNUM_HAL_INTERRUPT_PCI_ADD	vrc437x/v3_0/include/plf_intr.h	107;"	d
CYGNUM_HAL_INTERRUPT_PCI_CD	malta/v3_0/include/plf_intr.h	97;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTA	rm7000/ocelot/v3_0/include/plf_intr.h	83;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTA	vrc437x/v3_0/include/plf_intr.h	84;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTB	rm7000/ocelot/v3_0/include/plf_intr.h	84;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTB	vrc437x/v3_0/include/plf_intr.h	85;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTC	rm7000/ocelot/v3_0/include/plf_intr.h	85;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTC	vrc437x/v3_0/include/plf_intr.h	86;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTD	rm7000/ocelot/v3_0/include/plf_intr.h	86;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTD	vrc437x/v3_0/include/plf_intr.h	87;"	d
CYGNUM_HAL_INTERRUPT_PCI_MBI	ref4955/v3_0/include/plf_intr.h	101;"	d
CYGNUM_HAL_INTERRUPT_PCI_M_ABORT	ref4955/v3_0/include/plf_intr.h	127;"	d
CYGNUM_HAL_INTERRUPT_PCI_PERR	vrc437x/v3_0/include/plf_intr.h	102;"	d
CYGNUM_HAL_INTERRUPT_PCI_REC_TA	vrc437x/v3_0/include/plf_intr.h	105;"	d
CYGNUM_HAL_INTERRUPT_PCI_RET_ERR	vrc437x/v3_0/include/plf_intr.h	108;"	d
CYGNUM_HAL_INTERRUPT_PCI_SERR	vrc437x/v3_0/include/plf_intr.h	103;"	d
CYGNUM_HAL_INTERRUPT_PCI_SIG_MA	vrc437x/v3_0/include/plf_intr.h	106;"	d
CYGNUM_HAL_INTERRUPT_PCI_SIG_TA	vrc437x/v3_0/include/plf_intr.h	104;"	d
CYGNUM_HAL_INTERRUPT_PCI_T_ABORT	ref4955/v3_0/include/plf_intr.h	126;"	d
CYGNUM_HAL_INTERRUPT_PERR	ref4955/v3_0/include/plf_intr.h	137;"	d
CYGNUM_HAL_INTERRUPT_PMASTER_PI	ref4955/v3_0/include/plf_intr.h	125;"	d
CYGNUM_HAL_INTERRUPT_PMC1	rm7000/ocelot/v3_0/include/plf_intr.h	77;"	d
CYGNUM_HAL_INTERRUPT_PMC2	rm7000/ocelot/v3_0/include/plf_intr.h	78;"	d
CYGNUM_HAL_INTERRUPT_POWER	vrc437x/v3_0/include/plf_intr.h	74;"	d
CYGNUM_HAL_INTERRUPT_PSLAVE_PI	ref4955/v3_0/include/plf_intr.h	124;"	d
CYGNUM_HAL_INTERRUPT_PWR_STATE	ref4955/v3_0/include/plf_intr.h	120;"	d
CYGNUM_HAL_INTERRUPT_REALTIME_A	vrc437x/v3_0/include/plf_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_REALTIME_B	vrc437x/v3_0/include/plf_intr.h	80;"	d
CYGNUM_HAL_INTERRUPT_REAL_TIME_CLOCK	malta/v3_0/include/plf_intr.h	94;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_10	ref4955/v3_0/include/plf_intr.h	110;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_11	ref4955/v3_0/include/plf_intr.h	111;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_14	ref4955/v3_0/include/plf_intr.h	114;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_18	ref4955/v3_0/include/plf_intr.h	118;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_19	ref4955/v3_0/include/plf_intr.h	119;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_2	ref4955/v3_0/include/plf_intr.h	102;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_29	ref4955/v3_0/include/plf_intr.h	129;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_8	ref4955/v3_0/include/plf_intr.h	108;"	d
CYGNUM_HAL_INTERRUPT_RESERVED_9	ref4955/v3_0/include/plf_intr.h	109;"	d
CYGNUM_HAL_INTERRUPT_RTC	arch/v3_0/include/hal_intr.h	191;"	d
CYGNUM_HAL_INTERRUPT_RTC	atlas/v3_0/include/plf_intr.h	107;"	d
CYGNUM_HAL_INTERRUPT_RTC	idt79s334a/v3_0/include/plf_intr.h	102;"	d
CYGNUM_HAL_INTERRUPT_RTC	malta/v3_0/include/plf_intr.h	131;"	d
CYGNUM_HAL_INTERRUPT_RTC	ref4955/v3_0/include/plf_intr.h	159;"	d
CYGNUM_HAL_INTERRUPT_RTC	rm7000/ocelot/v3_0/include/plf_intr.h	94;"	d
CYGNUM_HAL_INTERRUPT_RTC	tx39/v3_0/include/var_intr.h	101;"	d
CYGNUM_HAL_INTERRUPT_RTC	upd985xx/v3_0/include/var_intr.h	113;"	d
CYGNUM_HAL_INTERRUPT_RTC	vrc437x/v3_0/include/plf_intr.h	122;"	d
CYGNUM_HAL_INTERRUPT_SER	atlas/v3_0/include/plf_intr.h	74;"	d
CYGNUM_HAL_INTERRUPT_SERR	atlas/v3_0/include/plf_intr.h	93;"	d
CYGNUM_HAL_INTERRUPT_SERR	ref4955/v3_0/include/plf_intr.h	136;"	d
CYGNUM_HAL_INTERRUPT_SIO_0	idt79s334a/v3_0/include/plf_intr.h	108;"	d
CYGNUM_HAL_INTERRUPT_SIO_0	tx39/v3_0/include/var_intr.h	88;"	d
CYGNUM_HAL_INTERRUPT_SIO_1	idt79s334a/v3_0/include/plf_intr.h	109;"	d
CYGNUM_HAL_INTERRUPT_SIO_1	tx39/v3_0/include/var_intr.h	89;"	d
CYGNUM_HAL_INTERRUPT_SOFTWARE	ref4955/v3_0/include/plf_intr.h	146;"	d
CYGNUM_HAL_INTERRUPT_SOFT_ONE	upd985xx/v3_0/include/var_intr.h	74;"	d
CYGNUM_HAL_INTERRUPT_SOFT_ZERO	upd985xx/v3_0/include/var_intr.h	73;"	d
CYGNUM_HAL_INTERRUPT_SOUTH_BRIDGE_INTR	malta/v3_0/include/plf_intr.h	74;"	d
CYGNUM_HAL_INTERRUPT_SOUTH_BRIDGE_SMI	malta/v3_0/include/plf_intr.h	75;"	d
CYGNUM_HAL_INTERRUPT_STATUS_CAUSE_LOW	upd985xx/v3_0/include/var_intr.h	71;"	d
CYGNUM_HAL_INTERRUPT_SYSCTL	upd985xx/v3_0/include/var_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_SYSCTL_HI	upd985xx/v3_0/include/var_intr.h	93;"	d
CYGNUM_HAL_INTERRUPT_SYSCTL_LOW	upd985xx/v3_0/include/var_intr.h	92;"	d
CYGNUM_HAL_INTERRUPT_TICK_0	vrc437x/v3_0/include/plf_intr.h	97;"	d
CYGNUM_HAL_INTERRUPT_TICK_1	vrc437x/v3_0/include/plf_intr.h	98;"	d
CYGNUM_HAL_INTERRUPT_TIM0	atlas/v3_0/include/plf_intr.h	75;"	d
CYGNUM_HAL_INTERRUPT_TIMER	malta/v3_0/include/plf_intr.h	84;"	d
CYGNUM_HAL_INTERRUPT_TIMER	vrc437x/v3_0/include/plf_intr.h	82;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	ref4955/v3_0/include/plf_intr.h	112;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	ref4955/v3_0/include/plf_intr.h	113;"	d
CYGNUM_HAL_INTERRUPT_TM0	upd985xx/v3_0/include/var_intr.h	95;"	d
CYGNUM_HAL_INTERRUPT_TM1	upd985xx/v3_0/include/var_intr.h	96;"	d
CYGNUM_HAL_INTERRUPT_TMR_0	tx39/v3_0/include/var_intr.h	90;"	d
CYGNUM_HAL_INTERRUPT_TMR_1	tx39/v3_0/include/var_intr.h	91;"	d
CYGNUM_HAL_INTERRUPT_TMR_2	tx39/v3_0/include/var_intr.h	92;"	d
CYGNUM_HAL_INTERRUPT_TTY0	malta/v3_0/include/plf_intr.h	88;"	d
CYGNUM_HAL_INTERRUPT_TTY1	malta/v3_0/include/plf_intr.h	87;"	d
CYGNUM_HAL_INTERRUPT_UART	upd985xx/v3_0/include/var_intr.h	97;"	d
CYGNUM_HAL_INTERRUPT_UART1	rm7000/ocelot/v3_0/include/plf_intr.h	73;"	d
CYGNUM_HAL_INTERRUPT_UART2	rm7000/ocelot/v3_0/include/plf_intr.h	80;"	d
CYGNUM_HAL_INTERRUPT_UNUSED_20	vrc437x/v3_0/include/plf_intr.h	99;"	d
CYGNUM_HAL_INTERRUPT_UNUSED_21	vrc437x/v3_0/include/plf_intr.h	100;"	d
CYGNUM_HAL_INTERRUPT_UNUSED_30	vrc437x/v3_0/include/plf_intr.h	109;"	d
CYGNUM_HAL_INTERRUPT_UNUSED_31	vrc437x/v3_0/include/plf_intr.h	110;"	d
CYGNUM_HAL_INTERRUPT_USB	upd985xx/v3_0/include/var_intr.h	76;"	d
CYGNUM_HAL_INTERRUPT_USER_UART	ref4955/v3_0/include/plf_intr.h	150;"	d
CYGNUM_HAL_INTERRUPT_V320USC_INT0	ref4955/v3_0/include/plf_intr.h	72;"	d
CYGNUM_HAL_INTERRUPT_V320USC_INT1	ref4955/v3_0/include/plf_intr.h	73;"	d
CYGNUM_HAL_INTERRUPT_VRC437X	vrc437x/v3_0/include/plf_intr.h	70;"	d
CYGNUM_HAL_INTERRUPT_WDI	ref4955/v3_0/include/plf_intr.h	122;"	d
CYGNUM_HAL_INTERRUPT_WU	upd985xx/v3_0/include/var_intr.h	99;"	d
CYGNUM_HAL_ISR_COUNT	arch/v3_0/include/hal_intr.h	184;"	d
CYGNUM_HAL_ISR_COUNT	atlas/v3_0/include/plf_intr.h	103;"	d
CYGNUM_HAL_ISR_COUNT	idt79s334a/v3_0/include/plf_intr.h	89;"	d
CYGNUM_HAL_ISR_COUNT	malta/v3_0/include/plf_intr.h	128;"	d
CYGNUM_HAL_ISR_COUNT	ref4955/v3_0/include/plf_intr.h	156;"	d
CYGNUM_HAL_ISR_COUNT	rm7000/ocelot/v3_0/include/plf_intr.h	91;"	d
CYGNUM_HAL_ISR_COUNT	tx39/v3_0/include/var_intr.h	98;"	d
CYGNUM_HAL_ISR_COUNT	upd985xx/v3_0/include/var_intr.h	106;"	d
CYGNUM_HAL_ISR_COUNT	vrc437x/v3_0/include/plf_intr.h	115;"	d
CYGNUM_HAL_ISR_MAX	arch/v3_0/include/hal_intr.h	183;"	d
CYGNUM_HAL_ISR_MAX	atlas/v3_0/include/plf_intr.h	102;"	d
CYGNUM_HAL_ISR_MAX	idt79s334a/v3_0/include/plf_intr.h	88;"	d
CYGNUM_HAL_ISR_MAX	malta/v3_0/include/plf_intr.h	119;"	d
CYGNUM_HAL_ISR_MAX	malta/v3_0/include/plf_intr.h	125;"	d
CYGNUM_HAL_ISR_MAX	ref4955/v3_0/include/plf_intr.h	155;"	d
CYGNUM_HAL_ISR_MAX	rm7000/ocelot/v3_0/include/plf_intr.h	90;"	d
CYGNUM_HAL_ISR_MAX	tx39/v3_0/include/var_intr.h	97;"	d
CYGNUM_HAL_ISR_MAX	upd985xx/v3_0/include/var_intr.h	105;"	d
CYGNUM_HAL_ISR_MAX	vrc437x/v3_0/include/plf_intr.h	114;"	d
CYGNUM_HAL_ISR_MIN	arch/v3_0/include/hal_intr.h	182;"	d
CYGNUM_HAL_ISR_MIN	atlas/v3_0/include/plf_intr.h	101;"	d
CYGNUM_HAL_ISR_MIN	idt79s334a/v3_0/include/plf_intr.h	87;"	d
CYGNUM_HAL_ISR_MIN	malta/v3_0/include/plf_intr.h	118;"	d
CYGNUM_HAL_ISR_MIN	malta/v3_0/include/plf_intr.h	124;"	d
CYGNUM_HAL_ISR_MIN	ref4955/v3_0/include/plf_intr.h	154;"	d
CYGNUM_HAL_ISR_MIN	rm7000/ocelot/v3_0/include/plf_intr.h	89;"	d
CYGNUM_HAL_ISR_MIN	tx39/v3_0/include/var_intr.h	96;"	d
CYGNUM_HAL_ISR_MIN	upd985xx/v3_0/include/var_intr.h	104;"	d
CYGNUM_HAL_ISR_MIN	vrc437x/v3_0/include/plf_intr.h	113;"	d
CYGNUM_HAL_PCI_A	idt79s334a/v3_0/include/plf_intr.h	111;"	d
CYGNUM_HAL_PCI_A	idt79s334a/v3_0/include/plf_intr.h	95;"	d
CYGNUM_HAL_PCI_B	idt79s334a/v3_0/include/plf_intr.h	112;"	d
CYGNUM_HAL_PCI_B	idt79s334a/v3_0/include/plf_intr.h	96;"	d
CYGNUM_HAL_PCI_C	idt79s334a/v3_0/include/plf_intr.h	113;"	d
CYGNUM_HAL_PCI_C	idt79s334a/v3_0/include/plf_intr.h	97;"	d
CYGNUM_HAL_STACK_CONTEXT_SIZE	arch/v3_0/include/hal_arch.h	427;"	d
CYGNUM_HAL_STACK_CONTEXT_SIZE	arch/v3_0/include/hal_arch.h	429;"	d
CYGNUM_HAL_STACK_CONTEXT_SIZE	arch/v3_0/include/hal_arch.h	434;"	d
CYGNUM_HAL_STACK_FRAME_SIZE	arch/v3_0/include/hal_arch.h	422;"	d
CYGNUM_HAL_STACK_INTERRUPT_SIZE	arch/v3_0/include/hal_arch.h	440;"	d
CYGNUM_HAL_STACK_SIZE_MINIMUM	arch/v3_0/include/hal_arch.h	448;"	d
CYGNUM_HAL_STACK_SIZE_MINIMUM	arch/v3_0/include/hal_arch.h	458;"	d
CYGNUM_HAL_STACK_SIZE_TYPICAL	arch/v3_0/include/hal_arch.h	451;"	d
CYGNUM_HAL_STACK_SIZE_TYPICAL	arch/v3_0/include/hal_arch.h	459;"	d
CYGNUM_HAL_VECTOR_BREAKPOINT	arch/v3_0/include/hal_intr.h	94;"	d
CYGNUM_HAL_VECTOR_COPROCESSOR	arch/v3_0/include/hal_intr.h	98;"	d
CYGNUM_HAL_VECTOR_DBE	arch/v3_0/include/hal_intr.h	90;"	d
CYGNUM_HAL_VECTOR_DIV_BY_ZERO	arch/v3_0/include/hal_intr.h	107;"	d
CYGNUM_HAL_VECTOR_FPE	arch/v3_0/include/hal_intr.h	110;"	d
CYGNUM_HAL_VECTOR_IBE	arch/v3_0/include/hal_intr.h	88;"	d
CYGNUM_HAL_VECTOR_INTERRUPT	arch/v3_0/include/hal_intr.h	76;"	d
CYGNUM_HAL_VECTOR_LOAD_ADDRESS	arch/v3_0/include/hal_intr.h	84;"	d
CYGNUM_HAL_VECTOR_OVERFLOW	arch/v3_0/include/hal_intr.h	100;"	d
CYGNUM_HAL_VECTOR_RESERVED_13	arch/v3_0/include/hal_intr.h	102;"	d
CYGNUM_HAL_VECTOR_RESERVED_INSTRUCTION	arch/v3_0/include/hal_intr.h	96;"	d
CYGNUM_HAL_VECTOR_STORE_ADDRESS	arch/v3_0/include/hal_intr.h	86;"	d
CYGNUM_HAL_VECTOR_SYSTEM_CALL	arch/v3_0/include/hal_intr.h	92;"	d
CYGNUM_HAL_VECTOR_TLB_LOAD_REFILL	arch/v3_0/include/hal_intr.h	80;"	d
CYGNUM_HAL_VECTOR_TLB_MOD	arch/v3_0/include/hal_intr.h	78;"	d
CYGNUM_HAL_VECTOR_TLB_STORE_REFILL	arch/v3_0/include/hal_intr.h	82;"	d
CYGNUM_HAL_VSR_COUNT	arch/v3_0/include/hal_intr.h	119;"	d
CYGNUM_HAL_VSR_MAX	arch/v3_0/include/hal_intr.h	115;"	d
CYGNUM_HAL_VSR_MAX	arch/v3_0/include/hal_intr.h	117;"	d
CYGNUM_HAL_VSR_MIN	arch/v3_0/include/hal_intr.h	113;"	d
CYGNUM_IO_SERIAL_IDT32334_SERIAL0_BAUD	idt79s334a/v3_0/src/plf_stub.c	116;"	d	file:
CYGNUM_LAST_IDT_INTERRUPT	idt79s334a/v3_0/include/plf_intr.h	106;"	d
CYGONCE_HAL_BASETYPE_H	arch/v3_0/include/basetype.h	2;"	d
CYGONCE_HAL_CACHE_H	arch/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_DIAG_H	atlas/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	malta/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_ARCH_H	arch/v3_0/include/hal_arch.h	2;"	d
CYGONCE_HAL_HAL_DIAG_H	idt79s334a/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_DIAG_H	jmr3904/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_DIAG_H	ref4955/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_DIAG_H	rm7000/ocelot/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_DIAG_H	sim/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_DIAG_H	upd985xx/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_DIAG_H	vrc437x/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_HAL_INTR_H	arch/v3_0/include/hal_intr.h	2;"	d
CYGONCE_HAL_HAL_IO_H	arch/v3_0/include/hal_io.h	2;"	d
CYGONCE_HAL_IDT32334SIO_H	idt79s334a/v3_0/include/idt32334sio.h	2;"	d
CYGONCE_HAL_IDT79RC233X_H	idt79s334a/v3_0/include/idt79rc233x.h	2;"	d
CYGONCE_HAL_IMP_INTR_H	mips32/v3_0/include/var_intr.h	2;"	d
CYGONCE_HAL_IMP_INTR_H	mips64/v3_0/include/var_intr.h	2;"	d
CYGONCE_HAL_IMP_INTR_H	tx39/v3_0/include/var_intr.h	2;"	d
CYGONCE_HAL_MIPS_REGS_H	arch/v3_0/include/mips-regs.h	2;"	d
CYGONCE_HAL_MIPS_STUB_H	arch/v3_0/include/mips-stub.h	2;"	d
CYGONCE_HAL_PC_SER_H	ref4955/v3_0/src/pc87338.c	2;"	d	file:
CYGONCE_HAL_PLF_INTR_H	atlas/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_INTR_H	idt79s334a/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_INTR_H	jmr3904/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_INTR_H	malta/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_INTR_H	ref4955/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_INTR_H	rm7000/ocelot/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_INTR_H	sim/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_INTR_H	vrc437x/v3_0/include/plf_intr.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	atlas/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	idt79s334a/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	jmr3904/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	malta/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	ref4955/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	rm7000/ocelot/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	upd985xx/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	vrc437x/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_Z8530_H	vrc437x/v3_0/include/plf_z8530.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	idt32334/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	mips32/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	mips64/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	rm7000/var/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	tx39/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	tx49/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	upd985xx/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	vr4300/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_INTR_H	idt32334/v3_0/include/var_intr.h	2;"	d
CYGONCE_HAL_VAR_INTR_H	rm7000/var/v3_0/include/var_intr.h	2;"	d
CYGONCE_HAL_VAR_INTR_H	tx49/v3_0/include/var_intr.h	2;"	d
CYGONCE_HAL_VAR_INTR_H	upd985xx/v3_0/include/var_intr.h	2;"	d
CYGONCE_HAL_VAR_INTR_H	vr4300/v3_0/include/var_intr.h	2;"	d
CYGONCE_IMP_CACHE_H	mips32/v3_0/include/var_cache.h	2;"	d
CYGONCE_IMP_CACHE_H	mips64/v3_0/include/var_cache.h	2;"	d
CYGONCE_IMP_CACHE_H	tx39/v3_0/include/var_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	atlas/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	idt79s334a/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	jmr3904/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	malta/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	ref4955/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	rm7000/ocelot/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	sim/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_CACHE_H	vrc437x/v3_0/include/plf_cache.h	2;"	d
CYGONCE_PLF_IO_H	atlas/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	idt79s334a/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	jmr3904/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	malta/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	ref4955/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	rm7000/ocelot/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	sim/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	vrc437x/v3_0/include/plf_io.h	2;"	d
CYGONCE_VAR_CACHE_H	idt32334/v3_0/include/var_cache.h	2;"	d
CYGONCE_VAR_CACHE_H	rm7000/var/v3_0/include/var_cache.h	2;"	d
CYGONCE_VAR_CACHE_H	tx49/v3_0/include/var_cache.h	2;"	d
CYGONCE_VAR_CACHE_H	upd985xx/v3_0/include/var_cache.h	2;"	d
CYGONCE_VAR_CACHE_H	vr4300/v3_0/include/var_cache.h	2;"	d
CYG_BYTEORDER	arch/v3_0/include/basetype.h	60;"	d
CYG_BYTEORDER	arch/v3_0/include/basetype.h	62;"	d
CYG_DEVICE_BK0_ASCR	ref4955/v3_0/src/pc87338.c	101;"	d	file:
CYG_DEVICE_BK0_EIR	ref4955/v3_0/src/pc87338.c	95;"	d	file:
CYG_DEVICE_BK0_EIR_FEN0	ref4955/v3_0/src/pc87338.c	122;"	d	file:
CYG_DEVICE_BK0_EIR_FEN1	ref4955/v3_0/src/pc87338.c	121;"	d	file:
CYG_DEVICE_BK0_EIR_IPF	ref4955/v3_0/src/pc87338.c	126;"	d	file:
CYG_DEVICE_BK0_EIR_IPR0	ref4955/v3_0/src/pc87338.c	125;"	d	file:
CYG_DEVICE_BK0_EIR_IPR1	ref4955/v3_0/src/pc87338.c	124;"	d	file:
CYG_DEVICE_BK0_EIR_IRQ_ERR	ref4955/v3_0/src/pc87338.c	129;"	d	file:
CYG_DEVICE_BK0_EIR_IRQ_RX	ref4955/v3_0/src/pc87338.c	130;"	d	file:
CYG_DEVICE_BK0_EIR_IRQ_TX	ref4955/v3_0/src/pc87338.c	131;"	d	file:
CYG_DEVICE_BK0_EIR_RXFT	ref4955/v3_0/src/pc87338.c	123;"	d	file:
CYG_DEVICE_BK0_EIR_mask	ref4955/v3_0/src/pc87338.c	128;"	d	file:
CYG_DEVICE_BK0_FCR	ref4955/v3_0/src/pc87338.c	96;"	d	file:
CYG_DEVICE_BK0_IER	ref4955/v3_0/src/pc87338.c	94;"	d	file:
CYG_DEVICE_BK0_IER_DMA_IE	ref4955/v3_0/src/pc87338.c	115;"	d	file:
CYG_DEVICE_BK0_IER_LS_IE	ref4955/v3_0/src/pc87338.c	117;"	d	file:
CYG_DEVICE_BK0_IER_MS_IE	ref4955/v3_0/src/pc87338.c	116;"	d	file:
CYG_DEVICE_BK0_IER_RXHDL_IE	ref4955/v3_0/src/pc87338.c	119;"	d	file:
CYG_DEVICE_BK0_IER_SFIF_IE	ref4955/v3_0/src/pc87338.c	113;"	d	file:
CYG_DEVICE_BK0_IER_TMR_IE	ref4955/v3_0/src/pc87338.c	112;"	d	file:
CYG_DEVICE_BK0_IER_TXEMP_IE	ref4955/v3_0/src/pc87338.c	114;"	d	file:
CYG_DEVICE_BK0_IER_TXLDL_IE	ref4955/v3_0/src/pc87338.c	118;"	d	file:
CYG_DEVICE_BK0_LSR	ref4955/v3_0/src/pc87338.c	98;"	d	file:
CYG_DEVICE_BK0_LSR_BRK	ref4955/v3_0/src/pc87338.c	107;"	d	file:
CYG_DEVICE_BK0_LSR_ER_INF	ref4955/v3_0/src/pc87338.c	110;"	d	file:
CYG_DEVICE_BK0_LSR_FE	ref4955/v3_0/src/pc87338.c	106;"	d	file:
CYG_DEVICE_BK0_LSR_OE	ref4955/v3_0/src/pc87338.c	104;"	d	file:
CYG_DEVICE_BK0_LSR_PE	ref4955/v3_0/src/pc87338.c	105;"	d	file:
CYG_DEVICE_BK0_LSR_RXDA	ref4955/v3_0/src/pc87338.c	103;"	d	file:
CYG_DEVICE_BK0_LSR_TXEMP	ref4955/v3_0/src/pc87338.c	109;"	d	file:
CYG_DEVICE_BK0_LSR_TXRDY	ref4955/v3_0/src/pc87338.c	108;"	d	file:
CYG_DEVICE_BK0_MCR	ref4955/v3_0/src/pc87338.c	97;"	d	file:
CYG_DEVICE_BK0_MCR_ISEN	ref4955/v3_0/src/pc87338.c	133;"	d	file:
CYG_DEVICE_BK0_MSR	ref4955/v3_0/src/pc87338.c	99;"	d	file:
CYG_DEVICE_BK0_RXD	ref4955/v3_0/src/pc87338.c	93;"	d	file:
CYG_DEVICE_BK0_SPR	ref4955/v3_0/src/pc87338.c	100;"	d	file:
CYG_DEVICE_BK0_TXD	ref4955/v3_0/src/pc87338.c	92;"	d	file:
CYG_DEVICE_BK2_BGDH	ref4955/v3_0/src/pc87338.c	138;"	d	file:
CYG_DEVICE_BK2_BGDL	ref4955/v3_0/src/pc87338.c	137;"	d	file:
CYG_DEVICE_BK2_EXCR1	ref4955/v3_0/src/pc87338.c	139;"	d	file:
CYG_DEVICE_BK2_EXCR2	ref4955/v3_0/src/pc87338.c	140;"	d	file:
CYG_DEVICE_BK2_RXFLV	ref4955/v3_0/src/pc87338.c	142;"	d	file:
CYG_DEVICE_BK2_TXFLV	ref4955/v3_0/src/pc87338.c	141;"	d	file:
CYG_DEVICE_BSR	ref4955/v3_0/src/pc87338.c	72;"	d	file:
CYG_DEVICE_BSR_BANK0	ref4955/v3_0/src/pc87338.c	75;"	d	file:
CYG_DEVICE_BSR_BANK2	ref4955/v3_0/src/pc87338.c	76;"	d	file:
CYG_DEVICE_LCR	ref4955/v3_0/src/pc87338.c	73;"	d	file:
CYG_DEVICE_LCR_LEN_5BIT	ref4955/v3_0/src/pc87338.c	78;"	d	file:
CYG_DEVICE_LCR_LEN_6BIT	ref4955/v3_0/src/pc87338.c	79;"	d	file:
CYG_DEVICE_LCR_LEN_7BIT	ref4955/v3_0/src/pc87338.c	80;"	d	file:
CYG_DEVICE_LCR_LEN_8BIT	ref4955/v3_0/src/pc87338.c	81;"	d	file:
CYG_DEVICE_LCR_PARITY_EVEN	ref4955/v3_0/src/pc87338.c	86;"	d	file:
CYG_DEVICE_LCR_PARITY_LOGIC0	ref4955/v3_0/src/pc87338.c	88;"	d	file:
CYG_DEVICE_LCR_PARITY_LOGIC1	ref4955/v3_0/src/pc87338.c	87;"	d	file:
CYG_DEVICE_LCR_PARITY_NONE	ref4955/v3_0/src/pc87338.c	84;"	d	file:
CYG_DEVICE_LCR_PARITY_ODD	ref4955/v3_0/src/pc87338.c	85;"	d	file:
CYG_DEVICE_LCR_SBRK	ref4955/v3_0/src/pc87338.c	89;"	d	file:
CYG_DEVICE_LCR_STOP_1	ref4955/v3_0/src/pc87338.c	82;"	d	file:
CYG_DEVICE_LCR_STOP_2	ref4955/v3_0/src/pc87338.c	83;"	d	file:
CYG_DEVICE_SERIAL_BAUD_LSB	rm7000/ocelot/v3_0/src/ns16552.c	86;"	d	file:
CYG_DEVICE_SERIAL_BAUD_MSB	rm7000/ocelot/v3_0/src/ns16552.c	85;"	d	file:
CYG_DEVICE_SERIAL_INT	rm7000/ocelot/v3_0/src/ns16552.c	410;"	d	file:
CYG_DEVICE_SERIAL_INT	rm7000/ocelot/v3_0/src/ns16552.c	414;"	d	file:
CYG_DEVICE_SERIAL_SCC1	ref4955/v3_0/src/hal_diag.c	97;"	d	file:
CYG_DEVICE_SERIAL_SCC1	ref4955/v3_0/src/pc87338.c	67;"	d	file:
CYG_DEVICE_SERIAL_SCC2	ref4955/v3_0/src/hal_diag.c	98;"	d	file:
CYG_DEVICE_SERIAL_SCC2	ref4955/v3_0/src/pc87338.c	68;"	d	file:
CYG_DEV_DLL	rm7000/ocelot/v3_0/src/ns16552.c	91;"	d	file:
CYG_DEV_DLM	rm7000/ocelot/v3_0/src/ns16552.c	93;"	d	file:
CYG_DEV_FCR	rm7000/ocelot/v3_0/src/ns16552.c	95;"	d	file:
CYG_DEV_IER	rm7000/ocelot/v3_0/src/ns16552.c	92;"	d	file:
CYG_DEV_IIR	rm7000/ocelot/v3_0/src/ns16552.c	94;"	d	file:
CYG_DEV_LCR	rm7000/ocelot/v3_0/src/ns16552.c	96;"	d	file:
CYG_DEV_LSR	rm7000/ocelot/v3_0/src/ns16552.c	98;"	d	file:
CYG_DEV_MCR	rm7000/ocelot/v3_0/src/ns16552.c	97;"	d	file:
CYG_DEV_MSR	rm7000/ocelot/v3_0/src/ns16552.c	99;"	d	file:
CYG_DEV_RBR	rm7000/ocelot/v3_0/src/ns16552.c	89;"	d	file:
CYG_DEV_SERIAL_BASE	rm7000/ocelot/v3_0/src/ns16552.c	409;"	d	file:
CYG_DEV_SERIAL_BASE	rm7000/ocelot/v3_0/src/ns16552.c	413;"	d	file:
CYG_DEV_SERIAL_BAUD_DIVISOR	atlas/v3_0/src/ser16c550c.c	190;"	d	file:
CYG_DEV_SERIAL_BAUD_DIVISOR	atlas/v3_0/src/ser16c550c.c	193;"	d	file:
CYG_DEV_SERIAL_BAUD_DIVISOR	atlas/v3_0/src/ser16c550c.c	196;"	d	file:
CYG_DEV_SERIAL_BAUD_DIVISOR	atlas/v3_0/src/ser16c550c.c	199;"	d	file:
CYG_DEV_SERIAL_BAUD_DIVISOR	atlas/v3_0/src/ser16c550c.c	202;"	d	file:
CYG_DEV_SERIAL_BAUD_DIVISOR	malta/v3_0/src/ser16c550c.c	172;"	d	file:
CYG_DEV_THR	rm7000/ocelot/v3_0/src/ns16552.c	90;"	d	file:
CYG_DIAG_GDB	ref4955/v3_0/src/hal_diag.c	89;"	d	file:
CYG_DIAG_USE_PAL	sim/v3_0/include/hal_diag.h	62;"	d
CYG_DOUBLE_BYTEORDER	arch/v3_0/include/basetype.h	68;"	d
CYG_DOUBLE_BYTEORDER	arch/v3_0/include/basetype.h	70;"	d
CYG_DOUBLE_BYTEORDER	arch/v3_0/include/basetype.h	72;"	d
CYG_HAL_FPU_REG	arch/v3_0/include/hal_arch.h	79;"	d
CYG_HAL_FPU_REG	arch/v3_0/include/hal_arch.h	81;"	d
CYG_HAL_GDB_REG	arch/v3_0/include/hal_arch.h	233;"	d
CYG_HAL_GDB_REG	mips64/v3_0/include/var_arch.h	65;"	d
CYG_HAL_GDB_REG	rm7000/var/v3_0/include/var_arch.h	66;"	d
CYG_HAL_GDB_REG	tx49/v3_0/include/var_arch.h	66;"	d
CYG_HAL_GDB_REG	upd985xx/v3_0/include/var_arch.h	63;"	d
CYG_HAL_GDB_REG	vr4300/v3_0/include/var_arch.h	66;"	d
CYG_HAL_MIPS_REG	arch/v3_0/include/hal_arch.h	70;"	d
CYG_HAL_MIPS_REG	arch/v3_0/include/hal_arch.h	73;"	d
CYG_HAL_MIPS_REG_SIZE	arch/v3_0/include/hal_arch.h	71;"	d
CYG_HAL_MIPS_REG_SIZE	arch/v3_0/include/hal_arch.h	74;"	d
CYG_HAL_MIPS_TX3904_CConR	tx39/v3_0/include/var_intr.h	115;"	d
CYG_HAL_MIPS_TX3904_ILR0	tx39/v3_0/include/var_intr.h	114;"	d
CYG_HAL_MIPS_TX3904_TIMER_BASE	tx39/v3_0/include/var_intr.h	218;"	d
CYG_HAL_MIPS_TX3904_TIMER_CPR	tx39/v3_0/include/var_intr.h	221;"	d
CYG_HAL_MIPS_TX3904_TIMER_CR	tx39/v3_0/include/var_intr.h	219;"	d
CYG_HAL_MIPS_TX3904_TIMER_DR	tx39/v3_0/include/var_intr.h	223;"	d
CYG_HAL_MIPS_TX3904_TIMER_IMR	tx39/v3_0/include/var_intr.h	222;"	d
CYG_HAL_MIPS_TX3904_TIMER_RR	tx39/v3_0/include/var_intr.h	224;"	d
CYG_HAL_MIPS_TX3904_TIMER_SR	tx39/v3_0/include/var_intr.h	220;"	d
CYG_INTERRUPT_STATE	arch/v3_0/include/hal_intr.h	/^typedef cyg_uint32 CYG_INTERRUPT_STATE;$/;"	t
CYG_KERNEL_DIAG_CYGMON	tx39/v3_0/src/hal_diag.c	73;"	d	file:
CYG_KERNEL_DIAG_GDB	tx39/v3_0/src/hal_diag.c	74;"	d	file:
CYG_KERNEL_DIAG_GDB	upd985xx/v3_0/src/hal_diag.c	71;"	d	file:
CYG_KERNEL_DIAG_GDB	vrc437x/v3_0/src/hal_diag.c	70;"	d	file:
CYG_KERNEL_DIAG_LCD	tx39/v3_0/src/hal_diag.c	72;"	d	file:
CYG_KERNEL_DIAG_SERIAL	atlas/v3_0/src/hal_diag.c	69;"	d	file:
CYG_KERNEL_DIAG_SERIAL	idt79s334a/v3_0/src/hal_diag.c	67;"	d	file:
CYG_KERNEL_DIAG_SERIAL	malta/v3_0/src/hal_diag.c	69;"	d	file:
CYG_KERNEL_DIAG_SERIAL0	tx39/v3_0/src/hal_diag.c	68;"	d	file:
CYG_KERNEL_DIAG_SERIAL0	tx39/v3_0/src/hal_diag.c	71;"	d	file:
CYG_MGMT_LED_MASK	idt79s334a/v3_0/include/idt79rc233x.h	401;"	d
CYG_PCI_CFG_PIIX4_GENCFG	malta/v3_0/include/plf_io.h	101;"	d
CYG_PCI_CFG_PIIX4_GENCFG_ISA	malta/v3_0/include/plf_io.h	121;"	d
CYG_PCI_CFG_PIIX4_GENCFG_SERIRQ	malta/v3_0/include/plf_io.h	122;"	d
CYG_PCI_CFG_PIIX4_IDETIM	malta/v3_0/include/plf_io.h	103;"	d
CYG_PCI_CFG_PIIX4_IDETIM_DTE0	malta/v3_0/include/plf_io.h	110;"	d
CYG_PCI_CFG_PIIX4_IDETIM_DTE1	malta/v3_0/include/plf_io.h	106;"	d
CYG_PCI_CFG_PIIX4_IDETIM_IDE	malta/v3_0/include/plf_io.h	104;"	d
CYG_PCI_CFG_PIIX4_IDETIM_IE0	malta/v3_0/include/plf_io.h	112;"	d
CYG_PCI_CFG_PIIX4_IDETIM_IE1	malta/v3_0/include/plf_io.h	108;"	d
CYG_PCI_CFG_PIIX4_IDETIM_PPE0	malta/v3_0/include/plf_io.h	111;"	d
CYG_PCI_CFG_PIIX4_IDETIM_PPE1	malta/v3_0/include/plf_io.h	107;"	d
CYG_PCI_CFG_PIIX4_IDETIM_SITRE	malta/v3_0/include/plf_io.h	105;"	d
CYG_PCI_CFG_PIIX4_IDETIM_TIME0	malta/v3_0/include/plf_io.h	113;"	d
CYG_PCI_CFG_PIIX4_IDETIM_TIME1	malta/v3_0/include/plf_io.h	109;"	d
CYG_PCI_CFG_PIIX4_PIRQR	malta/v3_0/include/plf_io.h	98;"	d
CYG_PCI_CFG_PIIX4_SERIRQC	malta/v3_0/include/plf_io.h	99;"	d
CYG_PCI_CFG_PIIX4_SERIRQC_CONT	malta/v3_0/include/plf_io.h	116;"	d
CYG_PCI_CFG_PIIX4_SERIRQC_ENABLE	malta/v3_0/include/plf_io.h	115;"	d
CYG_PCI_CFG_PIIX4_TOM	malta/v3_0/include/plf_io.h	100;"	d
CYG_PCI_CFG_PIIX4_TOM_TOM_16M	malta/v3_0/include/plf_io.h	119;"	d
CYG_PCI_CFG_PIIX4_TOM_TOM_MASK	malta/v3_0/include/plf_io.h	118;"	d
CYG_STATUS_LED_GREEN	idt79s334a/v3_0/include/idt79rc233x.h	405;"	d
CYG_STATUS_LED_MASK	idt79s334a/v3_0/include/idt79rc233x.h	402;"	d
CYG_STATUS_LED_ORANGE	idt79s334a/v3_0/include/idt79rc233x.h	406;"	d
CYG_SYM_ADDRESS	arch/v3_0/src/hal_misc.c	/^typedef void (CYG_SYM_ADDRESS)(void);$/;"	t	file:
CYG_TEST_LED1_MASK	idt79s334a/v3_0/include/idt79rc233x.h	403;"	d
CYG_TEST_LED2_MASK	idt79s334a/v3_0/include/idt79rc233x.h	404;"	d
C_VEC	idt79s334a/v3_0/include/idt79rc233x.h	65;"	d
Create_Dirty_Exc_D	idt79s334a/v3_0/include/idt79rc233x.h	270;"	d
Cyg_libm_ieee_double_shape_type	arch/v3_0/src/mipsfp.c	/^} Cyg_libm_ieee_double_shape_type;$/;"	t	typeref:union:__anon11	file:
Cyg_libm_ieee_double_shape_type	arch/v3_0/src/mipsfp.c	/^} Cyg_libm_ieee_double_shape_type;$/;"	t	typeref:union:__anon18	file:
Cyg_libm_ieee_float_shape_type	arch/v3_0/src/mipsfp.c	/^} Cyg_libm_ieee_float_shape_type;$/;"	t	typeref:union:__anon15	file:
Cyg_libm_ieee_float_shape_type	arch/v3_0/src/mipsfp.c	/^} Cyg_libm_ieee_float_shape_type;$/;"	t	typeref:union:__anon22	file:
DDRAM	tx39/v3_0/src/hal_diag.c	611;"	d	file:
DEBUG_ASCII_DISPLAY	atlas/v3_0/include/plf_io.h	327;"	d
DEBUG_ASCII_DISPLAY	atlas/v3_0/include/plf_io.h	361;"	d
DEBUG_ASCII_DISPLAY	malta/v3_0/include/plf_io.h	429;"	d
DEBUG_ASCII_DISPLAY	malta/v3_0/include/plf_io.h	463;"	d
DEBUG_DELAY	atlas/v3_0/include/plf_io.h	353;"	d
DEBUG_DELAY	atlas/v3_0/include/plf_io.h	370;"	d
DEBUG_DELAY	malta/v3_0/include/plf_io.h	455;"	d
DEBUG_DELAY	malta/v3_0/include/plf_io.h	472;"	d
DEBUG_DISPLAY	atlas/v3_0/include/plf_io.h	376;"	d
DEBUG_DISPLAY	malta/v3_0/include/plf_io.h	478;"	d
DEBUG_HEX_DISPLAY_IMM	atlas/v3_0/include/plf_io.h	344;"	d
DEBUG_HEX_DISPLAY_IMM	atlas/v3_0/include/plf_io.h	367;"	d
DEBUG_HEX_DISPLAY_IMM	malta/v3_0/include/plf_io.h	446;"	d
DEBUG_HEX_DISPLAY_IMM	malta/v3_0/include/plf_io.h	469;"	d
DEBUG_HEX_DISPLAY_REG	atlas/v3_0/include/plf_io.h	349;"	d
DEBUG_HEX_DISPLAY_REG	malta/v3_0/include/plf_io.h	451;"	d
DEBUG_LED_IMM	atlas/v3_0/include/plf_io.h	335;"	d
DEBUG_LED_IMM	atlas/v3_0/include/plf_io.h	364;"	d
DEBUG_LED_IMM	malta/v3_0/include/plf_io.h	437;"	d
DEBUG_LED_IMM	malta/v3_0/include/plf_io.h	466;"	d
DEBUG_LED_REG	atlas/v3_0/include/plf_io.h	340;"	d
DEBUG_LED_REG	malta/v3_0/include/plf_io.h	442;"	d
DEFINE	malta/v3_0/src/plf_mk_defs.c	74;"	d	file:
DEFINE	ref4955/v3_0/src/plf_mk_defs.c	74;"	d	file:
DEFINE	rm7000/ocelot/v3_0/src/plf_mk_defs.c	74;"	d	file:
DEFINE	rm7000/var/v3_0/src/var_mk_defs.c	74;"	d	file:
DELAY_LOOP	ref4955/v3_0/src/platform.S	/^#define DELAY_LOOP      1$/;"	d
DELAY_LOOP	rm7000/ocelot/v3_0/src/platform.S	/^#define DELAY_LOOP      1$/;"	d
DELAY_LOOP	upd985xx/v3_0/src/variant.S	/^#define	DELAY_LOOP	1$/;"	d
DELAY_LOOP	vrc437x/v3_0/src/platform.S	/^#define	DELAY_LOOP	1$/;"	d
DELAY_ZACC	vrc437x/v3_0/include/plf_z8530.h	77;"	d
DIAG_BASE	jmr3904/v3_0/src/plf_misc.c	150;"	d	file:
DIAG_BASE	jmr3904/v3_0/src/plf_stub.c	62;"	d	file:
DIAG_BASE	tx39/v3_0/src/hal_diag.c	102;"	d	file:
DIAG_BUFSIZE	rm7000/ocelot/v3_0/src/ns16552.c	450;"	d	file:
DIAG_BUFSIZE	rm7000/ocelot/v3_0/src/ns16552.c	452;"	d	file:
DIAG_RFIFO	jmr3904/v3_0/src/plf_misc.c	158;"	d	file:
DIAG_RFIFO	jmr3904/v3_0/src/plf_stub.c	70;"	d	file:
DIAG_RFIFO	tx39/v3_0/src/hal_diag.c	110;"	d	file:
DIAG_SBRG	jmr3904/v3_0/src/plf_misc.c	156;"	d	file:
DIAG_SBRG	jmr3904/v3_0/src/plf_stub.c	68;"	d	file:
DIAG_SBRG	tx39/v3_0/src/hal_diag.c	108;"	d	file:
DIAG_SFCR	jmr3904/v3_0/src/plf_misc.c	155;"	d	file:
DIAG_SFCR	jmr3904/v3_0/src/plf_stub.c	67;"	d	file:
DIAG_SFCR	tx39/v3_0/src/hal_diag.c	107;"	d	file:
DIAG_SLCR	jmr3904/v3_0/src/plf_misc.c	151;"	d	file:
DIAG_SLCR	jmr3904/v3_0/src/plf_stub.c	63;"	d	file:
DIAG_SLCR	tx39/v3_0/src/hal_diag.c	103;"	d	file:
DIAG_SLDICR	jmr3904/v3_0/src/plf_misc.c	153;"	d	file:
DIAG_SLDICR	jmr3904/v3_0/src/plf_stub.c	65;"	d	file:
DIAG_SLDICR	tx39/v3_0/src/hal_diag.c	105;"	d	file:
DIAG_SLDISR	jmr3904/v3_0/src/plf_misc.c	154;"	d	file:
DIAG_SLDISR	jmr3904/v3_0/src/plf_stub.c	66;"	d	file:
DIAG_SLDISR	tx39/v3_0/src/hal_diag.c	106;"	d	file:
DIAG_SLSR	jmr3904/v3_0/src/plf_misc.c	152;"	d	file:
DIAG_SLSR	jmr3904/v3_0/src/plf_stub.c	64;"	d	file:
DIAG_SLSR	tx39/v3_0/src/hal_diag.c	104;"	d	file:
DIAG_TFIFO	jmr3904/v3_0/src/plf_misc.c	157;"	d	file:
DIAG_TFIFO	jmr3904/v3_0/src/plf_stub.c	69;"	d	file:
DIAG_TFIFO	tx39/v3_0/src/hal_diag.c	109;"	d	file:
DISABLE_TIMER	idt79s334a/v3_0/include/idt79rc233x.h	368;"	d
DISPCLR	tx39/v3_0/src/hal_diag.c	604;"	d	file:
DISPCONT	tx39/v3_0/src/hal_diag.c	606;"	d	file:
DISPON	tx39/v3_0/src/hal_diag.c	609;"	d	file:
DIV_INSN	arch/v3_0/src/mipsfp.c	/^    DIV_INSN,$/;"	e	enum:__anon25	file:
DMACTRL1	vrc437x/v3_0/src/platform.S	/^#define DMACTRL1       (N1_BASE + 0x38)$/;"	d
DMACTRL2	vrc437x/v3_0/src/platform.S	/^#define DMACTRL2       (N1_BASE + 0x44)$/;"	d
DMALCLADDR1	vrc437x/v3_0/src/platform.S	/^#define DMALCLADDR1    (N1_BASE + 0x3C)$/;"	d
DMALCLADDR2	vrc437x/v3_0/src/platform.S	/^#define DMALCLADDR2    (N1_BASE + 0x48)$/;"	d
DMAPCIADDR1	vrc437x/v3_0/src/platform.S	/^#define DMAPCIADDR1    (N1_BASE + 0x40)$/;"	d
DMAPCIADDR2	vrc437x/v3_0/src/platform.S	/^#define DMAPCIADDR2    (N1_BASE + 0x4C)$/;"	d
DRAM_BNK0_BASE	idt79s334a/v3_0/include/idt79rc233x.h	348;"	d
DRAM_BNK0_MASK	idt79s334a/v3_0/include/idt79rc233x.h	352;"	d
DRAM_BNK1_BASE	idt79s334a/v3_0/include/idt79rc233x.h	349;"	d
DRAM_BNK1_MASK	idt79s334a/v3_0/include/idt79rc233x.h	353;"	d
DRAM_BNK2_BASE	idt79s334a/v3_0/include/idt79rc233x.h	350;"	d
DRAM_BNK2_MASK	idt79s334a/v3_0/include/idt79rc233x.h	354;"	d
DRAM_BNK3_BASE	idt79s334a/v3_0/include/idt79rc233x.h	351;"	d
DRAM_BNK3_MASK	idt79s334a/v3_0/include/idt79rc233x.h	355;"	d
DRAM_RF_CMPR_BS	idt79s334a/v3_0/include/idt79rc233x.h	364;"	d
DRAM_RF_CMPR_SE_BS	idt79s334a/v3_0/include/idt79rc233x.h	365;"	d
DSUCLRR	upd985xx/v3_0/include/var_arch.h	128;"	d
DSUCNTR	upd985xx/v3_0/include/var_arch.h	126;"	d
DSUSETR	upd985xx/v3_0/include/var_arch.h	127;"	d
DSUTIMR	upd985xx/v3_0/include/var_arch.h	129;"	d
DUART_A	vrc437x/v3_0/include/plf_z8530.h	69;"	d
DUART_B	vrc437x/v3_0/include/plf_z8530.h	70;"	d
DUART_BASE	vrc437x/v3_0/include/plf_z8530.h	61;"	d
DUART_BASE	vrc437x/v3_0/include/plf_z8530.h	63;"	d
DUART_CHAN	vrc437x/v3_0/src/plf_misc.c	182;"	d	file:
DUART_CHAN	vrc437x/v3_0/src/plf_misc.c	184;"	d	file:
DUART_CLOCK	vrc437x/v3_0/src/plf_serial.c	86;"	d	file:
D_FORMAT	arch/v3_0/src/mipsfp.c	/^    D_FORMAT=17,$/;"	e	enum:__anon26	file:
ECCR	upd985xx/v3_0/include/var_arch.h	137;"	d
ECURINC	tx39/v3_0/src/hal_diag.c	605;"	d	file:
ENABLE_TIMER	idt79s334a/v3_0/include/idt79rc233x.h	369;"	d
ERDR	upd985xx/v3_0/include/var_arch.h	138;"	d
ERROR_CHECK	atlas/v3_0/src/platform.S	/^#define ERROR_CHECK    1$/;"	d
ERROR_CHECK	malta/v3_0/src/platform.S	/^#define ERROR_CHECK    1$/;"	d
EXC_ADEL	arch/v3_0/include/mips-regs.h	308;"	d
EXC_ADES	arch/v3_0/include/mips-regs.h	309;"	d
EXC_BP	arch/v3_0/include/mips-regs.h	313;"	d
EXC_CPU	arch/v3_0/include/mips-regs.h	315;"	d
EXC_DBE	arch/v3_0/include/mips-regs.h	311;"	d
EXC_FPE	arch/v3_0/include/mips-regs.h	318;"	d
EXC_IBE	arch/v3_0/include/mips-regs.h	310;"	d
EXC_INT	arch/v3_0/include/mips-regs.h	304;"	d
EXC_MCHECK	mips32/v3_0/include/var_arch.h	178;"	d
EXC_MCHECK	mips64/v3_0/include/var_arch.h	158;"	d
EXC_MOD	arch/v3_0/include/mips-regs.h	305;"	d
EXC_OVF	arch/v3_0/include/mips-regs.h	316;"	d
EXC_RI	arch/v3_0/include/mips-regs.h	314;"	d
EXC_SYS	arch/v3_0/include/mips-regs.h	312;"	d
EXC_TLBL	arch/v3_0/include/mips-regs.h	306;"	d
EXC_TLBS	arch/v3_0/include/mips-regs.h	307;"	d
EXC_TRAP	arch/v3_0/include/mips-regs.h	317;"	d
EXC_WATCH	mips32/v3_0/include/var_arch.h	177;"	d
EXC_WATCH	mips64/v3_0/include/var_arch.h	157;"	d
E_VEC	idt79s334a/v3_0/include/idt79rc233x.h	66;"	d
F0	arch/v3_0/include/mips-regs.h	155;"	d
F1	arch/v3_0/include/mips-regs.h	156;"	d
F10	arch/v3_0/include/mips-regs.h	165;"	d
F11	arch/v3_0/include/mips-regs.h	166;"	d
F12	arch/v3_0/include/mips-regs.h	167;"	d
F13	arch/v3_0/include/mips-regs.h	168;"	d
F14	arch/v3_0/include/mips-regs.h	169;"	d
F15	arch/v3_0/include/mips-regs.h	170;"	d
F16	arch/v3_0/include/mips-regs.h	171;"	d
F17	arch/v3_0/include/mips-regs.h	172;"	d
F18	arch/v3_0/include/mips-regs.h	173;"	d
F19	arch/v3_0/include/mips-regs.h	174;"	d
F2	arch/v3_0/include/mips-regs.h	157;"	d
F20	arch/v3_0/include/mips-regs.h	175;"	d
F21	arch/v3_0/include/mips-regs.h	176;"	d
F22	arch/v3_0/include/mips-regs.h	177;"	d
F23	arch/v3_0/include/mips-regs.h	178;"	d
F24	arch/v3_0/include/mips-regs.h	179;"	d
F25	arch/v3_0/include/mips-regs.h	180;"	d
F26	arch/v3_0/include/mips-regs.h	181;"	d
F27	arch/v3_0/include/mips-regs.h	182;"	d
F28	arch/v3_0/include/mips-regs.h	183;"	d
F29	arch/v3_0/include/mips-regs.h	184;"	d
F3	arch/v3_0/include/mips-regs.h	158;"	d
F30	arch/v3_0/include/mips-regs.h	185;"	d
F31	arch/v3_0/include/mips-regs.h	186;"	d
F4	arch/v3_0/include/mips-regs.h	159;"	d
F5	arch/v3_0/include/mips-regs.h	160;"	d
F6	arch/v3_0/include/mips-regs.h	161;"	d
F7	arch/v3_0/include/mips-regs.h	162;"	d
F8	arch/v3_0/include/mips-regs.h	163;"	d
F9	arch/v3_0/include/mips-regs.h	164;"	d
FCR31	arch/v3_0/include/mips-regs.h	188;"	d
FCR31_C	arch/v3_0/include/mips-regs.h	258;"	d
FCR31_CAUSE_E	arch/v3_0/include/mips-regs.h	260;"	d
FCR31_CAUSE_I	arch/v3_0/include/mips-regs.h	265;"	d
FCR31_CAUSE_O	arch/v3_0/include/mips-regs.h	263;"	d
FCR31_CAUSE_U	arch/v3_0/include/mips-regs.h	264;"	d
FCR31_CAUSE_V	arch/v3_0/include/mips-regs.h	261;"	d
FCR31_CAUSE_Z	arch/v3_0/include/mips-regs.h	262;"	d
FCR31_ENABLES_I	arch/v3_0/include/mips-regs.h	271;"	d
FCR31_ENABLES_O	arch/v3_0/include/mips-regs.h	269;"	d
FCR31_ENABLES_U	arch/v3_0/include/mips-regs.h	270;"	d
FCR31_ENABLES_V	arch/v3_0/include/mips-regs.h	267;"	d
FCR31_ENABLES_Z	arch/v3_0/include/mips-regs.h	268;"	d
FCR31_FLAGS_I	arch/v3_0/include/mips-regs.h	277;"	d
FCR31_FLAGS_O	arch/v3_0/include/mips-regs.h	275;"	d
FCR31_FLAGS_U	arch/v3_0/include/mips-regs.h	276;"	d
FCR31_FLAGS_V	arch/v3_0/include/mips-regs.h	273;"	d
FCR31_FLAGS_Z	arch/v3_0/include/mips-regs.h	274;"	d
FCR31_FS	arch/v3_0/include/mips-regs.h	257;"	d
FCR31_RMMASK	arch/v3_0/include/mips-regs.h	279;"	d
FCR31_RM_RM	arch/v3_0/include/mips-regs.h	283;"	d
FCR31_RM_RN	arch/v3_0/include/mips-regs.h	280;"	d
FCR31_RM_RP	arch/v3_0/include/mips-regs.h	282;"	d
FCR31_RM_RZ	arch/v3_0/include/mips-regs.h	281;"	d
FCR_CLEAR_RCVR	atlas/v3_0/src/ser16c550c.c	169;"	d	file:
FCR_CLEAR_RCVR	idt79s334a/v3_0/include/idt32334sio.h	90;"	d
FCR_CLEAR_RCVR	idt79s334a/v3_0/src/ser16c550c.c	171;"	d	file:
FCR_CLEAR_RCVR	malta/v3_0/src/ser16c550c.c	169;"	d	file:
FCR_CLEAR_XMIT	atlas/v3_0/src/ser16c550c.c	170;"	d	file:
FCR_CLEAR_XMIT	idt79s334a/v3_0/include/idt32334sio.h	91;"	d
FCR_CLEAR_XMIT	idt79s334a/v3_0/src/ser16c550c.c	172;"	d	file:
FCR_CLEAR_XMIT	malta/v3_0/src/ser16c550c.c	170;"	d	file:
FCR_ENABLE	atlas/v3_0/src/ser16c550c.c	168;"	d	file:
FCR_ENABLE	idt79s334a/v3_0/include/idt32334sio.h	89;"	d
FCR_ENABLE	idt79s334a/v3_0/src/ser16c550c.c	170;"	d	file:
FCR_ENABLE	malta/v3_0/src/ser16c550c.c	168;"	d	file:
FEI0_INT_LVL	idt79s334a/v3_0/include/idt79rc233x.h	545;"	d
FEI0_IOBASE0	idt79s334a/v3_0/include/idt79rc233x.h	544;"	d
FEI0_MEMBASE0	idt79s334a/v3_0/include/idt79rc233x.h	540;"	d
FEI0_MEMBASE1	idt79s334a/v3_0/include/idt79rc233x.h	542;"	d
FEI0_MEMSIZE0	idt79s334a/v3_0/include/idt79rc233x.h	541;"	d
FEI0_MEMSIZE1	idt79s334a/v3_0/include/idt79rc233x.h	543;"	d
FEI_IO_MAP_USE	idt79s334a/v3_0/include/idt79rc233x.h	538;"	d
FEI_OFFSET_ADD	idt79s334a/v3_0/include/idt79rc233x.h	539;"	d
FLOORL_INSN	arch/v3_0/src/mipsfp.c	/^    FLOORL_INSN,$/;"	e	enum:__anon25	file:
FLOORW_INSN	arch/v3_0/src/mipsfp.c	/^    FLOORW_INSN,      \/\/ 15$/;"	e	enum:__anon25	file:
FP_EXC_E	idt79s334a/v3_0/include/idt79rc233x.h	293;"	d
FP_EXC_I	idt79s334a/v3_0/include/idt79rc233x.h	288;"	d
FP_EXC_MASK	idt79s334a/v3_0/include/idt79rc233x.h	287;"	d
FP_EXC_O	idt79s334a/v3_0/include/idt79rc233x.h	290;"	d
FP_EXC_U	idt79s334a/v3_0/include/idt79rc233x.h	289;"	d
FP_EXC_V	idt79s334a/v3_0/include/idt79rc233x.h	292;"	d
FP_EXC_Z	idt79s334a/v3_0/include/idt79rc233x.h	291;"	d
FRType	arch/v3_0/include/mips_opcode.h	/^    } FRType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon10
FRType	arch/v3_0/include/mips_opcode.h	/^    } FRType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon6
FUNC_END	idt79s334a/v3_0/src/platform.S	/^FUNC_END (hal_sysConfigInByte)$/;"	l
FUNC_END	idt79s334a/v3_0/src/platform.S	/^FUNC_END (hal_sysConfigInHalfWord)$/;"	l
FUNC_END	idt79s334a/v3_0/src/platform.S	/^FUNC_END (hal_sysConfigOutHalfWord)$/;"	l
FUNC_END	idt79s334a/v3_0/src/platform.S	/^FUNC_END (hal_sysConfigOutWord)$/;"	l
FUNC_START	idt79s334a/v3_0/src/platform.S	/^FUNC_START (hal_sysConfigInHalfWord)$/;"	l
FUNC_START	idt79s334a/v3_0/src/platform.S	/^FUNC_START (hal_sysConfigInWord)$/;"	l
FUNC_START	idt79s334a/v3_0/src/platform.S	/^FUNC_START (hal_sysConfigOutByte)$/;"	l
FUNC_START	idt79s334a/v3_0/src/platform.S	/^FUNC_START (hal_sysConfigOutWord)$/;"	l
Fill_I	idt79s334a/v3_0/include/idt79rc233x.h	274;"	d
GL_CPU_CFG	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_CPU_CFG           0xb4000000$/;"	d
GL_CPU_CFG_WRITERATE	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_CPU_CFG_WRITERATE 0x00010000$/;"	d
GL_CPU_SCS10_HI	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_CPU_SCS10_HI      0xb4000010$/;"	d
GL_CPU_SCS10_LO	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_CPU_SCS10_LO      0xb4000008$/;"	d
GL_CPU_SCS32_HI	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_CPU_SCS32_HI      0xb4000020$/;"	d
GL_CPU_SCS32_LO	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_CPU_SCS32_LO      0xb4000018$/;"	d
GL_DEV_PAR_BANK0	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_DEV_PAR_BANK0     0xb400045c$/;"	d
GL_DEV_PAR_BANK1	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_DEV_PAR_BANK1     0xb4000460$/;"	d
GL_DEV_PAR_BANK2	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_DEV_PAR_BANK2     0xb4000464$/;"	d
GL_DEV_PAR_BANK3	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_DEV_PAR_BANK3     0xb4000468$/;"	d
GL_DEV_PAR_BOOT	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_DEV_PAR_BOOT      0xb400046c$/;"	d
GL_SDRAM_CFG	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG         0xb4000448$/;"	d
GL_SDRAM_CFG_CPU_TO_DRAM_ERR	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG_CPU_TO_DRAM_ERR     0x00020000$/;"	d
GL_SDRAM_CFG_DADR_12_SEL	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG_DADR_12_SEL         0x01000000$/;"	d
GL_SDRAM_CFG_DUP_BA	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG_DUP_BA              0x00100000$/;"	d
GL_SDRAM_CFG_ECC_INT	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG_ECC_INT             0x00040000$/;"	d
GL_SDRAM_CFG_REF_INT_CNT_default	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG_REF_INT_CNT_default 0x00000200$/;"	d
GL_SDRAM_CFG_REG_SDRAM	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG_REG_SDRAM           0x00800000$/;"	d
GL_SDRAM_CFG_init	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_CFG_init (GL_SDRAM_CFG_REF_INT_CNT_default| \\$/;"	d
GL_SDRAM_MODE	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_MODE        0xb4000474$/;"	d
GL_SDRAM_MODE_ENABLE	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_MODE_ENABLE 0x00000003$/;"	d
GL_SDRAM_MODE_NORMAL	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_MODE_NORMAL 0x00000000$/;"	d
GL_SDRAM_PAR_BANK0	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_PAR_BANK0   0xb400044c$/;"	d
GL_SDRAM_PAR_BANK2	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_PAR_BANK2   0xb4000454$/;"	d
GL_SDRAM_SCS0_HI	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS0_HI     0xb4000404$/;"	d
GL_SDRAM_SCS0_LO	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS0_LO     0xb4000400$/;"	d
GL_SDRAM_SCS1_HI	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS1_HI     0xb400040c$/;"	d
GL_SDRAM_SCS1_LO	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS1_LO     0xb4000408$/;"	d
GL_SDRAM_SCS2_HI	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS2_HI     0xb4000414$/;"	d
GL_SDRAM_SCS2_LO	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS2_LO     0xb4000410$/;"	d
GL_SDRAM_SCS3_HI	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS3_HI     0xb400041c$/;"	d
GL_SDRAM_SCS3_LO	rm7000/ocelot/v3_0/src/platform.S	/^#define GL_SDRAM_SCS3_LO     0xb4000418$/;"	d
GP	arch/v3_0/include/mips-regs.h	143;"	d
GPDIR	vrc437x/v3_0/src/platform.S	/^#define GPDIR             (IOCON + 0x0100)$/;"	d
GPIN	vrc437x/v3_0/src/platform.S	/^#define GPIN              (IOCON + 0x0108)$/;"	d
GPOUT	vrc437x/v3_0/src/platform.S	/^#define GPOUT             (IOCON + 0x0104)$/;"	d
HALF_WORD_SWAP	idt79s334a/v3_0/src/plf_misc.c	270;"	d	file:
HAL_ATLAS_BRKRES	atlas/v3_0/include/plf_io.h	114;"	d
HAL_ATLAS_BRKRES_DEFAULT_VALUE	atlas/v3_0/include/plf_io.h	125;"	d
HAL_ATLAS_BRKRES_OFFSET	atlas/v3_0/include/plf_io.h	108;"	d
HAL_ATLAS_CONTROLLER_BASE	atlas/v3_0/include/plf_io.h	77;"	d
HAL_ATLAS_CONTROLLER_BASE_ISD_CONFIG	atlas/v3_0/include/plf_io.h	78;"	d
HAL_ATLAS_FLASH_BASE	atlas/v3_0/include/plf_io.h	79;"	d
HAL_ATLAS_FLASH_SIZE	atlas/v3_0/include/plf_io.h	80;"	d
HAL_ATLAS_GORESET	atlas/v3_0/include/plf_io.h	122;"	d
HAL_ATLAS_INTBASE	atlas/v3_0/include/plf_io.h	90;"	d
HAL_ATLAS_INTENABLE	atlas/v3_0/include/plf_io.h	101;"	d
HAL_ATLAS_INTENABLE_OFFSET	atlas/v3_0/include/plf_io.h	95;"	d
HAL_ATLAS_INTRAW	atlas/v3_0/include/plf_io.h	98;"	d
HAL_ATLAS_INTRAW_OFFSET	atlas/v3_0/include/plf_io.h	92;"	d
HAL_ATLAS_INTRSTEN	atlas/v3_0/include/plf_io.h	100;"	d
HAL_ATLAS_INTRSTEN_OFFSET	atlas/v3_0/include/plf_io.h	94;"	d
HAL_ATLAS_INTSETEN	atlas/v3_0/include/plf_io.h	99;"	d
HAL_ATLAS_INTSETEN_OFFSET	atlas/v3_0/include/plf_io.h	93;"	d
HAL_ATLAS_INTSTATUS	atlas/v3_0/include/plf_io.h	102;"	d
HAL_ATLAS_INTSTATUS_OFFSET	atlas/v3_0/include/plf_io.h	96;"	d
HAL_ATLAS_MAX_BANKSIZE	atlas/v3_0/include/plf_io.h	81;"	d
HAL_ATLAS_MEMERROR	atlas/v3_0/include/plf_io.h	85;"	d
HAL_ATLAS_NMIACK	atlas/v3_0/include/plf_io.h	112;"	d
HAL_ATLAS_NMIACK_FLAG	atlas/v3_0/include/plf_io.h	119;"	d
HAL_ATLAS_NMIACK_OFFSET	atlas/v3_0/include/plf_io.h	106;"	d
HAL_ATLAS_NMISTATUS	atlas/v3_0/include/plf_io.h	111;"	d
HAL_ATLAS_NMISTATUS_FLAG	atlas/v3_0/include/plf_io.h	118;"	d
HAL_ATLAS_NMISTATUS_OFFSET	atlas/v3_0/include/plf_io.h	105;"	d
HAL_ATLAS_NULL_DEVNUM	atlas/v3_0/include/plf_io.h	83;"	d
HAL_ATLAS_PCI_IO_BASE	atlas/v3_0/include/plf_io.h	75;"	d
HAL_ATLAS_PCI_IO_SIZE	atlas/v3_0/include/plf_io.h	76;"	d
HAL_ATLAS_PCI_MEM0_BASE	atlas/v3_0/include/plf_io.h	71;"	d
HAL_ATLAS_PCI_MEM0_SIZE	atlas/v3_0/include/plf_io.h	72;"	d
HAL_ATLAS_PCI_MEM1_BASE	atlas/v3_0/include/plf_io.h	73;"	d
HAL_ATLAS_PCI_MEM1_SIZE	atlas/v3_0/include/plf_io.h	74;"	d
HAL_ATLAS_RAM_BASE	atlas/v3_0/include/plf_io.h	70;"	d
HAL_ATLAS_REGISTER_BASE	atlas/v3_0/include/plf_io.h	88;"	d
HAL_ATLAS_REVISION	atlas/v3_0/include/plf_io.h	115;"	d
HAL_ATLAS_REVISION_OFFSET	atlas/v3_0/include/plf_io.h	109;"	d
HAL_ATLAS_SAA9730_DEVNUM	atlas/v3_0/include/plf_io.h	84;"	d
HAL_ATLAS_SOFTRES	atlas/v3_0/include/plf_io.h	113;"	d
HAL_ATLAS_SOFTRES_OFFSET	atlas/v3_0/include/plf_io.h	107;"	d
HAL_BREAKINST	arch/v3_0/include/hal_arch.h	222;"	d
HAL_BREAKINST_SIZE	arch/v3_0/include/hal_arch.h	224;"	d
HAL_BREAKINST_TYPE	arch/v3_0/include/hal_arch.h	226;"	d
HAL_BREAKPOINT	arch/v3_0/include/hal_arch.h	216;"	d
HAL_CACHE_OP	idt32334/v3_0/include/var_cache.h	101;"	d
HAL_CACHE_OP	mips32/v3_0/include/var_cache.h	107;"	d
HAL_CACHE_OP	mips64/v3_0/include/var_cache.h	107;"	d
HAL_CLEAR_TAGHI	idt32334/v3_0/include/var_cache.h	95;"	d
HAL_CLEAR_TAGHI	mips32/v3_0/include/var_cache.h	101;"	d
HAL_CLEAR_TAGHI	mips64/v3_0/include/var_cache.h	101;"	d
HAL_CLEAR_TAGLO	idt32334/v3_0/include/var_cache.h	91;"	d
HAL_CLEAR_TAGLO	mips32/v3_0/include/var_cache.h	97;"	d
HAL_CLEAR_TAGLO	mips64/v3_0/include/var_cache.h	97;"	d
HAL_CLOCK_INITIALIZE	arch/v3_0/include/hal_intr.h	469;"	d
HAL_CLOCK_INITIALIZE	tx39/v3_0/include/var_intr.h	226;"	d
HAL_CLOCK_LATENCY	arch/v3_0/include/hal_intr.h	510;"	d
HAL_CLOCK_LATENCY	tx39/v3_0/include/var_intr.h	270;"	d
HAL_CLOCK_READ	arch/v3_0/include/hal_intr.h	494;"	d
HAL_CLOCK_READ	tx39/v3_0/include/var_intr.h	248;"	d
HAL_CLOCK_READ	tx39/v3_0/include/var_intr.h	261;"	d
HAL_CLOCK_RESET	arch/v3_0/include/hal_intr.h	482;"	d
HAL_CLOCK_RESET	tx39/v3_0/include/var_intr.h	235;"	d
HAL_CTRLC_ISR	atlas/v3_0/include/plf_intr.h	224;"	d
HAL_CTRLC_ISR	jmr3904/v3_0/include/plf_intr.h	75;"	d
HAL_CTRLC_ISR	malta/v3_0/include/plf_intr.h	290;"	d
HAL_CTRLC_ISR	vrc437x/v3_0/include/plf_intr.h	305;"	d
HAL_DCACHE_DISABLE	arch/v3_0/include/hal_cache.h	228;"	d
HAL_DCACHE_DISABLE	rm7000/var/v3_0/include/var_cache.h	128;"	d
HAL_DCACHE_DISABLE	tx39/v3_0/include/var_cache.h	106;"	d
HAL_DCACHE_DISABLE	tx49/v3_0/include/var_cache.h	119;"	d
HAL_DCACHE_DISABLE	upd985xx/v3_0/include/var_cache.h	109;"	d
HAL_DCACHE_DISABLE	vr4300/v3_0/include/var_cache.h	107;"	d
HAL_DCACHE_DISABLE_DEFINED	rm7000/var/v3_0/include/var_cache.h	142;"	d
HAL_DCACHE_DISABLE_DEFINED	tx39/v3_0/include/var_cache.h	105;"	d
HAL_DCACHE_DISABLE_DEFINED	tx49/v3_0/include/var_cache.h	118;"	d
HAL_DCACHE_DISABLE_DEFINED	upd985xx/v3_0/include/var_cache.h	126;"	d
HAL_DCACHE_DISABLE_DEFINED	vr4300/v3_0/include/var_cache.h	121;"	d
HAL_DCACHE_ENABLE	arch/v3_0/include/hal_cache.h	223;"	d
HAL_DCACHE_ENABLE	rm7000/var/v3_0/include/var_cache.h	109;"	d
HAL_DCACHE_ENABLE	tx39/v3_0/include/var_cache.h	92;"	d
HAL_DCACHE_ENABLE	tx49/v3_0/include/var_cache.h	106;"	d
HAL_DCACHE_ENABLE	upd985xx/v3_0/include/var_cache.h	87;"	d
HAL_DCACHE_ENABLE	vr4300/v3_0/include/var_cache.h	88;"	d
HAL_DCACHE_ENABLE_DEFINED	rm7000/var/v3_0/include/var_cache.h	123;"	d
HAL_DCACHE_ENABLE_DEFINED	tx39/v3_0/include/var_cache.h	91;"	d
HAL_DCACHE_ENABLE_DEFINED	tx49/v3_0/include/var_cache.h	105;"	d
HAL_DCACHE_ENABLE_DEFINED	upd985xx/v3_0/include/var_cache.h	104;"	d
HAL_DCACHE_ENABLE_DEFINED	vr4300/v3_0/include/var_cache.h	102;"	d
HAL_DCACHE_END_ADDRESS	arch/v3_0/include/hal_cache.h	208;"	d
HAL_DCACHE_FLUSH	arch/v3_0/include/hal_cache.h	310;"	d
HAL_DCACHE_FLUSH	idt32334/v3_0/include/var_cache.h	193;"	d
HAL_DCACHE_FLUSH	mips32/v3_0/include/var_cache.h	199;"	d
HAL_DCACHE_FLUSH	mips64/v3_0/include/var_cache.h	199;"	d
HAL_DCACHE_FLUSH_DEFINED	idt32334/v3_0/include/var_cache.h	190;"	d
HAL_DCACHE_FLUSH_DEFINED	mips32/v3_0/include/var_cache.h	196;"	d
HAL_DCACHE_FLUSH_DEFINED	mips64/v3_0/include/var_cache.h	196;"	d
HAL_DCACHE_FLUSH_DEFINED	tx39/v3_0/include/var_cache.h	195;"	d
HAL_DCACHE_HIT_INVALIDATE	idt32334/v3_0/include/var_cache.h	111;"	d
HAL_DCACHE_HIT_INVALIDATE	mips32/v3_0/include/var_cache.h	117;"	d
HAL_DCACHE_HIT_INVALIDATE	mips64/v3_0/include/var_cache.h	117;"	d
HAL_DCACHE_HIT_WRITEBACK	idt32334/v3_0/include/var_cache.h	112;"	d
HAL_DCACHE_HIT_WRITEBACK	mips32/v3_0/include/var_cache.h	118;"	d
HAL_DCACHE_HIT_WRITEBACK	mips64/v3_0/include/var_cache.h	118;"	d
HAL_DCACHE_INVALIDATE	arch/v3_0/include/hal_cache.h	328;"	d
HAL_DCACHE_INVALIDATE	idt32334/v3_0/include/var_cache.h	209;"	d
HAL_DCACHE_INVALIDATE	mips32/v3_0/include/var_cache.h	215;"	d
HAL_DCACHE_INVALIDATE	mips64/v3_0/include/var_cache.h	215;"	d
HAL_DCACHE_INVALIDATE_ALL	arch/v3_0/include/hal_cache.h	240;"	d
HAL_DCACHE_INVALIDATE_ALL	idt32334/v3_0/include/var_cache.h	120;"	d
HAL_DCACHE_INVALIDATE_ALL	mips32/v3_0/include/var_cache.h	126;"	d
HAL_DCACHE_INVALIDATE_ALL	mips64/v3_0/include/var_cache.h	126;"	d
HAL_DCACHE_INVALIDATE_ALL	tx39/v3_0/include/var_cache.h	128;"	d
HAL_DCACHE_INVALIDATE_ALL_DEFINED	idt32334/v3_0/include/var_cache.h	119;"	d
HAL_DCACHE_INVALIDATE_ALL_DEFINED	mips32/v3_0/include/var_cache.h	125;"	d
HAL_DCACHE_INVALIDATE_ALL_DEFINED	mips64/v3_0/include/var_cache.h	125;"	d
HAL_DCACHE_INVALIDATE_ALL_DEFINED	tx39/v3_0/include/var_cache.h	127;"	d
HAL_DCACHE_INVALIDATE_DEFINED	idt32334/v3_0/include/var_cache.h	208;"	d
HAL_DCACHE_INVALIDATE_DEFINED	mips32/v3_0/include/var_cache.h	214;"	d
HAL_DCACHE_INVALIDATE_DEFINED	mips64/v3_0/include/var_cache.h	214;"	d
HAL_DCACHE_IS_ENABLED	arch/v3_0/include/hal_cache.h	232;"	d
HAL_DCACHE_IS_ENABLED	rm7000/var/v3_0/include/var_cache.h	146;"	d
HAL_DCACHE_IS_ENABLED	tx49/v3_0/include/var_cache.h	131;"	d
HAL_DCACHE_IS_ENABLED	upd985xx/v3_0/include/var_cache.h	130;"	d
HAL_DCACHE_IS_ENABLED	vr4300/v3_0/include/var_cache.h	125;"	d
HAL_DCACHE_IS_ENABLED_DEFINED	rm7000/var/v3_0/include/var_cache.h	155;"	d
HAL_DCACHE_IS_ENABLED_DEFINED	tx49/v3_0/include/var_cache.h	130;"	d
HAL_DCACHE_IS_ENABLED_DEFINED	upd985xx/v3_0/include/var_cache.h	140;"	d
HAL_DCACHE_IS_ENABLED_DEFINED	vr4300/v3_0/include/var_cache.h	134;"	d
HAL_DCACHE_LINE_SIZE	arch/v3_0/include/hal_cache.h	88;"	d
HAL_DCACHE_LINE_SIZE	idt32334/v3_0/include/var_cache.h	74;"	d
HAL_DCACHE_LINE_SIZE	mips32/v3_0/include/var_cache.h	75;"	d
HAL_DCACHE_LINE_SIZE	mips64/v3_0/include/var_cache.h	75;"	d
HAL_DCACHE_LINE_SIZE	rm7000/var/v3_0/include/var_cache.h	88;"	d
HAL_DCACHE_LINE_SIZE	tx39/v3_0/include/var_cache.h	75;"	d
HAL_DCACHE_LINE_SIZE	tx49/v3_0/include/var_cache.h	77;"	d
HAL_DCACHE_LINE_SIZE	upd985xx/v3_0/include/var_cache.h	69;"	d
HAL_DCACHE_LINE_SIZE	vr4300/v3_0/include/var_cache.h	70;"	d
HAL_DCACHE_LOCK	arch/v3_0/include/hal_cache.h	271;"	d
HAL_DCACHE_LOCK	idt32334/v3_0/include/var_cache.h	150;"	d
HAL_DCACHE_LOCK	mips32/v3_0/include/var_cache.h	156;"	d
HAL_DCACHE_LOCK	mips64/v3_0/include/var_cache.h	156;"	d
HAL_DCACHE_LOCK	tx39/v3_0/include/var_cache.h	155;"	d
HAL_DCACHE_LOCK_DEFINED	idt32334/v3_0/include/var_cache.h	149;"	d
HAL_DCACHE_LOCK_DEFINED	mips32/v3_0/include/var_cache.h	155;"	d
HAL_DCACHE_LOCK_DEFINED	mips64/v3_0/include/var_cache.h	155;"	d
HAL_DCACHE_LOCK_DEFINED	tx39/v3_0/include/var_cache.h	154;"	d
HAL_DCACHE_LOCK_DEFINED	upd985xx/v3_0/include/var_cache.h	163;"	d
HAL_DCACHE_LOCK_DEFINED	vr4300/v3_0/include/var_cache.h	157;"	d
HAL_DCACHE_SETS	arch/v3_0/include/hal_cache.h	96;"	d
HAL_DCACHE_SETS	idt32334/v3_0/include/var_cache.h	82;"	d
HAL_DCACHE_SETS	mips32/v3_0/include/var_cache.h	83;"	d
HAL_DCACHE_SETS	mips64/v3_0/include/var_cache.h	83;"	d
HAL_DCACHE_SETS	rm7000/var/v3_0/include/var_cache.h	96;"	d
HAL_DCACHE_SETS	tx39/v3_0/include/var_cache.h	83;"	d
HAL_DCACHE_SETS	tx49/v3_0/include/var_cache.h	85;"	d
HAL_DCACHE_SETS	upd985xx/v3_0/include/var_cache.h	77;"	d
HAL_DCACHE_SETS	vr4300/v3_0/include/var_cache.h	78;"	d
HAL_DCACHE_SIZE	arch/v3_0/include/hal_cache.h	87;"	d
HAL_DCACHE_SIZE	idt32334/v3_0/include/var_cache.h	73;"	d
HAL_DCACHE_SIZE	mips32/v3_0/include/var_cache.h	74;"	d
HAL_DCACHE_SIZE	mips64/v3_0/include/var_cache.h	74;"	d
HAL_DCACHE_SIZE	rm7000/var/v3_0/include/var_cache.h	87;"	d
HAL_DCACHE_SIZE	tx39/v3_0/include/var_cache.h	74;"	d
HAL_DCACHE_SIZE	tx49/v3_0/include/var_cache.h	76;"	d
HAL_DCACHE_SIZE	upd985xx/v3_0/include/var_cache.h	68;"	d
HAL_DCACHE_SIZE	vr4300/v3_0/include/var_cache.h	69;"	d
HAL_DCACHE_START_ADDRESS	arch/v3_0/include/hal_cache.h	205;"	d
HAL_DCACHE_STORE	arch/v3_0/include/hal_cache.h	342;"	d
HAL_DCACHE_STORE	idt32334/v3_0/include/var_cache.h	202;"	d
HAL_DCACHE_STORE	mips32/v3_0/include/var_cache.h	208;"	d
HAL_DCACHE_STORE	mips64/v3_0/include/var_cache.h	208;"	d
HAL_DCACHE_STORE_DEFINED	idt32334/v3_0/include/var_cache.h	199;"	d
HAL_DCACHE_STORE_DEFINED	mips32/v3_0/include/var_cache.h	205;"	d
HAL_DCACHE_STORE_DEFINED	mips64/v3_0/include/var_cache.h	205;"	d
HAL_DCACHE_STORE_DEFINED	tx39/v3_0/include/var_cache.h	199;"	d
HAL_DCACHE_SYNC	arch/v3_0/include/hal_cache.h	246;"	d
HAL_DCACHE_SYNC	idt32334/v3_0/include/var_cache.h	139;"	d
HAL_DCACHE_SYNC	mips32/v3_0/include/var_cache.h	145;"	d
HAL_DCACHE_SYNC	mips64/v3_0/include/var_cache.h	145;"	d
HAL_DCACHE_SYNC	tx39/v3_0/include/var_cache.h	141;"	d
HAL_DCACHE_SYNC_DEFINED	idt32334/v3_0/include/var_cache.h	138;"	d
HAL_DCACHE_SYNC_DEFINED	mips32/v3_0/include/var_cache.h	144;"	d
HAL_DCACHE_SYNC_DEFINED	mips64/v3_0/include/var_cache.h	144;"	d
HAL_DCACHE_SYNC_DEFINED	tx39/v3_0/include/var_cache.h	140;"	d
HAL_DCACHE_UNLOCK	arch/v3_0/include/hal_cache.h	289;"	d
HAL_DCACHE_UNLOCK	idt32334/v3_0/include/var_cache.h	164;"	d
HAL_DCACHE_UNLOCK	mips32/v3_0/include/var_cache.h	170;"	d
HAL_DCACHE_UNLOCK	mips64/v3_0/include/var_cache.h	170;"	d
HAL_DCACHE_UNLOCK	tx39/v3_0/include/var_cache.h	168;"	d
HAL_DCACHE_UNLOCK_ALL	arch/v3_0/include/hal_cache.h	295;"	d
HAL_DCACHE_UNLOCK_ALL	idt32334/v3_0/include/var_cache.h	178;"	d
HAL_DCACHE_UNLOCK_ALL	mips32/v3_0/include/var_cache.h	184;"	d
HAL_DCACHE_UNLOCK_ALL	mips64/v3_0/include/var_cache.h	184;"	d
HAL_DCACHE_UNLOCK_ALL	tx39/v3_0/include/var_cache.h	182;"	d
HAL_DCACHE_UNLOCK_ALL_DEFINED	idt32334/v3_0/include/var_cache.h	177;"	d
HAL_DCACHE_UNLOCK_ALL_DEFINED	mips32/v3_0/include/var_cache.h	183;"	d
HAL_DCACHE_UNLOCK_ALL_DEFINED	mips64/v3_0/include/var_cache.h	183;"	d
HAL_DCACHE_UNLOCK_ALL_DEFINED	tx39/v3_0/include/var_cache.h	181;"	d
HAL_DCACHE_UNLOCK_ALL_DEFINED	upd985xx/v3_0/include/var_cache.h	165;"	d
HAL_DCACHE_UNLOCK_ALL_DEFINED	vr4300/v3_0/include/var_cache.h	159;"	d
HAL_DCACHE_UNLOCK_DEFINED	idt32334/v3_0/include/var_cache.h	163;"	d
HAL_DCACHE_UNLOCK_DEFINED	mips32/v3_0/include/var_cache.h	169;"	d
HAL_DCACHE_UNLOCK_DEFINED	mips64/v3_0/include/var_cache.h	169;"	d
HAL_DCACHE_UNLOCK_DEFINED	tx39/v3_0/include/var_cache.h	167;"	d
HAL_DCACHE_UNLOCK_DEFINED	upd985xx/v3_0/include/var_cache.h	164;"	d
HAL_DCACHE_UNLOCK_DEFINED	vr4300/v3_0/include/var_cache.h	158;"	d
HAL_DCACHE_WAYS	arch/v3_0/include/hal_cache.h	89;"	d
HAL_DCACHE_WAYS	idt32334/v3_0/include/var_cache.h	75;"	d
HAL_DCACHE_WAYS	mips32/v3_0/include/var_cache.h	76;"	d
HAL_DCACHE_WAYS	mips64/v3_0/include/var_cache.h	76;"	d
HAL_DCACHE_WAYS	rm7000/var/v3_0/include/var_cache.h	89;"	d
HAL_DCACHE_WAYS	tx39/v3_0/include/var_cache.h	76;"	d
HAL_DCACHE_WAYS	tx49/v3_0/include/var_cache.h	78;"	d
HAL_DCACHE_WAYS	upd985xx/v3_0/include/var_cache.h	70;"	d
HAL_DCACHE_WAYS	vr4300/v3_0/include/var_cache.h	71;"	d
HAL_DCACHE_WRITEBACK_MODE	idt32334/v3_0/include/var_cache.h	86;"	d
HAL_DCACHE_WRITEBACK_MODE	mips32/v3_0/include/var_cache.h	87;"	d
HAL_DCACHE_WRITEBACK_MODE	mips64/v3_0/include/var_cache.h	87;"	d
HAL_DCACHE_WRITETHRU_MODE	idt32334/v3_0/include/var_cache.h	85;"	d
HAL_DCACHE_WRITETHRU_MODE	mips32/v3_0/include/var_cache.h	86;"	d
HAL_DCACHE_WRITETHRU_MODE	mips64/v3_0/include/var_cache.h	86;"	d
HAL_DEFAULT_ISR	arch/v3_0/include/hal_intr.h	216;"	d
HAL_DELAY_US	arch/v3_0/include/hal_intr.h	523;"	d
HAL_DIAG_INIT	atlas/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	atlas/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_INIT	idt79s334a/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	idt79s334a/v3_0/include/hal_diag.h	77;"	d
HAL_DIAG_INIT	jmr3904/v3_0/include/hal_diag.h	71;"	d
HAL_DIAG_INIT	malta/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	ref4955/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	ref4955/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_INIT	rm7000/ocelot/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	rm7000/ocelot/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_INIT	sim/v3_0/include/hal_diag.h	114;"	d
HAL_DIAG_INIT	sim/v3_0/include/hal_diag.h	85;"	d
HAL_DIAG_INIT	upd985xx/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_INIT	upd985xx/v3_0/include/hal_diag.h	80;"	d
HAL_DIAG_INIT	vrc437x/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	vrc437x/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_IRQ_CHECK	idt32334/v3_0/include/var_arch.h	64;"	d
HAL_DIAG_IRQ_CHECK	tx39/v3_0/include/var_arch.h	64;"	d
HAL_DIAG_READ_CHAR	atlas/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	atlas/v3_0/include/hal_diag.h	83;"	d
HAL_DIAG_READ_CHAR	idt79s334a/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	idt79s334a/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_READ_CHAR	jmr3904/v3_0/include/hal_diag.h	75;"	d
HAL_DIAG_READ_CHAR	malta/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	ref4955/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	ref4955/v3_0/include/hal_diag.h	85;"	d
HAL_DIAG_READ_CHAR	rm7000/ocelot/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	rm7000/ocelot/v3_0/include/hal_diag.h	85;"	d
HAL_DIAG_READ_CHAR	sim/v3_0/include/hal_diag.h	100;"	d
HAL_DIAG_READ_CHAR	sim/v3_0/include/hal_diag.h	118;"	d
HAL_DIAG_READ_CHAR	upd985xx/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_READ_CHAR	upd985xx/v3_0/include/hal_diag.h	82;"	d
HAL_DIAG_READ_CHAR	vrc437x/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	vrc437x/v3_0/include/hal_diag.h	85;"	d
HAL_DIAG_USES_HARDWARE	rm7000/ocelot/v3_0/src/ns16552.c	425;"	d	file:
HAL_DIAG_USES_HARDWARE	rm7000/ocelot/v3_0/src/ns16552.c	430;"	d	file:
HAL_DIAG_WRITE_CHAR	atlas/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	atlas/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_WRITE_CHAR	idt79s334a/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	idt79s334a/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_WRITE_CHAR	jmr3904/v3_0/include/hal_diag.h	73;"	d
HAL_DIAG_WRITE_CHAR	malta/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	ref4955/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	ref4955/v3_0/include/hal_diag.h	83;"	d
HAL_DIAG_WRITE_CHAR	rm7000/ocelot/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	rm7000/ocelot/v3_0/include/hal_diag.h	83;"	d
HAL_DIAG_WRITE_CHAR	sim/v3_0/include/hal_diag.h	116;"	d
HAL_DIAG_WRITE_CHAR	sim/v3_0/include/hal_diag.h	87;"	d
HAL_DIAG_WRITE_CHAR	upd985xx/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_WRITE_CHAR	upd985xx/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_WRITE_CHAR	vrc437x/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	vrc437x/v3_0/include/hal_diag.h	83;"	d
HAL_DISABLE_INTERRUPTS	arch/v3_0/include/hal_intr.h	230;"	d
HAL_DISABLE_INTERRUPTS	upd985xx/v3_0/include/var_intr.h	140;"	d
HAL_DISPLAY_ASCIIPOS0	atlas/v3_0/include/plf_io.h	316;"	d
HAL_DISPLAY_ASCIIPOS0	malta/v3_0/include/plf_io.h	418;"	d
HAL_DISPLAY_ASCIIPOS0_OFFSET	atlas/v3_0/include/plf_io.h	304;"	d
HAL_DISPLAY_ASCIIPOS0_OFFSET	malta/v3_0/include/plf_io.h	406;"	d
HAL_DISPLAY_ASCIIPOS1	atlas/v3_0/include/plf_io.h	317;"	d
HAL_DISPLAY_ASCIIPOS1	malta/v3_0/include/plf_io.h	419;"	d
HAL_DISPLAY_ASCIIPOS1_OFFSET	atlas/v3_0/include/plf_io.h	305;"	d
HAL_DISPLAY_ASCIIPOS1_OFFSET	malta/v3_0/include/plf_io.h	407;"	d
HAL_DISPLAY_ASCIIPOS2	atlas/v3_0/include/plf_io.h	318;"	d
HAL_DISPLAY_ASCIIPOS2	malta/v3_0/include/plf_io.h	420;"	d
HAL_DISPLAY_ASCIIPOS2_OFFSET	atlas/v3_0/include/plf_io.h	306;"	d
HAL_DISPLAY_ASCIIPOS2_OFFSET	malta/v3_0/include/plf_io.h	408;"	d
HAL_DISPLAY_ASCIIPOS3	atlas/v3_0/include/plf_io.h	319;"	d
HAL_DISPLAY_ASCIIPOS3	malta/v3_0/include/plf_io.h	421;"	d
HAL_DISPLAY_ASCIIPOS3_OFFSET	atlas/v3_0/include/plf_io.h	307;"	d
HAL_DISPLAY_ASCIIPOS3_OFFSET	malta/v3_0/include/plf_io.h	409;"	d
HAL_DISPLAY_ASCIIPOS4	atlas/v3_0/include/plf_io.h	320;"	d
HAL_DISPLAY_ASCIIPOS4	malta/v3_0/include/plf_io.h	422;"	d
HAL_DISPLAY_ASCIIPOS4_OFFSET	atlas/v3_0/include/plf_io.h	308;"	d
HAL_DISPLAY_ASCIIPOS4_OFFSET	malta/v3_0/include/plf_io.h	410;"	d
HAL_DISPLAY_ASCIIPOS5	atlas/v3_0/include/plf_io.h	321;"	d
HAL_DISPLAY_ASCIIPOS5	malta/v3_0/include/plf_io.h	423;"	d
HAL_DISPLAY_ASCIIPOS5_OFFSET	atlas/v3_0/include/plf_io.h	309;"	d
HAL_DISPLAY_ASCIIPOS5_OFFSET	malta/v3_0/include/plf_io.h	411;"	d
HAL_DISPLAY_ASCIIPOS6	atlas/v3_0/include/plf_io.h	322;"	d
HAL_DISPLAY_ASCIIPOS6	malta/v3_0/include/plf_io.h	424;"	d
HAL_DISPLAY_ASCIIPOS6_OFFSET	atlas/v3_0/include/plf_io.h	310;"	d
HAL_DISPLAY_ASCIIPOS6_OFFSET	malta/v3_0/include/plf_io.h	412;"	d
HAL_DISPLAY_ASCIIPOS7	atlas/v3_0/include/plf_io.h	323;"	d
HAL_DISPLAY_ASCIIPOS7	malta/v3_0/include/plf_io.h	425;"	d
HAL_DISPLAY_ASCIIPOS7_OFFSET	atlas/v3_0/include/plf_io.h	311;"	d
HAL_DISPLAY_ASCIIPOS7_OFFSET	malta/v3_0/include/plf_io.h	413;"	d
HAL_DISPLAY_ASCIIWORD	atlas/v3_0/include/plf_io.h	315;"	d
HAL_DISPLAY_ASCIIWORD	malta/v3_0/include/plf_io.h	417;"	d
HAL_DISPLAY_ASCIIWORD_OFFSET	atlas/v3_0/include/plf_io.h	303;"	d
HAL_DISPLAY_ASCIIWORD_OFFSET	malta/v3_0/include/plf_io.h	405;"	d
HAL_DISPLAY_BASE	atlas/v3_0/include/plf_io.h	299;"	d
HAL_DISPLAY_BASE	malta/v3_0/include/plf_io.h	401;"	d
HAL_DISPLAY_LEDBAR	atlas/v3_0/include/plf_io.h	314;"	d
HAL_DISPLAY_LEDBAR	malta/v3_0/include/plf_io.h	416;"	d
HAL_DISPLAY_LEDBAR_OFFSET	atlas/v3_0/include/plf_io.h	302;"	d
HAL_DISPLAY_LEDBAR_OFFSET	malta/v3_0/include/plf_io.h	404;"	d
HAL_DISPLAY_LEDGREEN	atlas/v3_0/include/plf_io.h	313;"	d
HAL_DISPLAY_LEDGREEN	malta/v3_0/include/plf_io.h	415;"	d
HAL_DISPLAY_LEDGREEN_OFFSET	atlas/v3_0/include/plf_io.h	301;"	d
HAL_DISPLAY_LEDGREEN_OFFSET	malta/v3_0/include/plf_io.h	403;"	d
HAL_DUART_READ_CR	vrc437x/v3_0/include/plf_z8530.h	81;"	d
HAL_DUART_READ_RR	vrc437x/v3_0/include/plf_z8530.h	109;"	d
HAL_DUART_WRITE_CR	vrc437x/v3_0/include/plf_z8530.h	92;"	d
HAL_DUART_WRITE_TR	vrc437x/v3_0/include/plf_z8530.h	103;"	d
HAL_ENABLE_INTERRUPTS	arch/v3_0/include/hal_intr.h	245;"	d
HAL_ENABLE_INTERRUPTS	upd985xx/v3_0/include/var_intr.h	168;"	d
HAL_FETCH_AND_LOCK	idt32334/v3_0/include/var_cache.h	113;"	d
HAL_FETCH_AND_LOCK	mips32/v3_0/include/var_cache.h	119;"	d
HAL_FETCH_AND_LOCK	mips64/v3_0/include/var_cache.h	119;"	d
HAL_GALILEO_BAR_ENA_CS20	atlas/v3_0/include/plf_io.h	225;"	d
HAL_GALILEO_BAR_ENA_CS20	malta/v3_0/include/plf_io.h	295;"	d
HAL_GALILEO_BAR_ENA_CS20	rm7000/ocelot/v3_0/include/plf_io.h	251;"	d
HAL_GALILEO_BAR_ENA_CS3	atlas/v3_0/include/plf_io.h	224;"	d
HAL_GALILEO_BAR_ENA_CS3	malta/v3_0/include/plf_io.h	294;"	d
HAL_GALILEO_BAR_ENA_CS3	rm7000/ocelot/v3_0/include/plf_io.h	250;"	d
HAL_GALILEO_BAR_ENA_IO	atlas/v3_0/include/plf_io.h	222;"	d
HAL_GALILEO_BAR_ENA_IO	malta/v3_0/include/plf_io.h	292;"	d
HAL_GALILEO_BAR_ENA_IO	rm7000/ocelot/v3_0/include/plf_io.h	248;"	d
HAL_GALILEO_BAR_ENA_MEM	atlas/v3_0/include/plf_io.h	223;"	d
HAL_GALILEO_BAR_ENA_MEM	malta/v3_0/include/plf_io.h	293;"	d
HAL_GALILEO_BAR_ENA_MEM	rm7000/ocelot/v3_0/include/plf_io.h	249;"	d
HAL_GALILEO_BAR_ENA_OFFSET	atlas/v3_0/include/plf_io.h	218;"	d
HAL_GALILEO_BAR_ENA_OFFSET	malta/v3_0/include/plf_io.h	288;"	d
HAL_GALILEO_BAR_ENA_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	244;"	d
HAL_GALILEO_BAR_ENA_SCS10	atlas/v3_0/include/plf_io.h	227;"	d
HAL_GALILEO_BAR_ENA_SCS10	malta/v3_0/include/plf_io.h	297;"	d
HAL_GALILEO_BAR_ENA_SCS10	rm7000/ocelot/v3_0/include/plf_io.h	253;"	d
HAL_GALILEO_BAR_ENA_SCS32	atlas/v3_0/include/plf_io.h	226;"	d
HAL_GALILEO_BAR_ENA_SCS32	malta/v3_0/include/plf_io.h	296;"	d
HAL_GALILEO_BAR_ENA_SCS32	rm7000/ocelot/v3_0/include/plf_io.h	252;"	d
HAL_GALILEO_BAR_ENA_SWCS10	atlas/v3_0/include/plf_io.h	221;"	d
HAL_GALILEO_BAR_ENA_SWCS10	malta/v3_0/include/plf_io.h	291;"	d
HAL_GALILEO_BAR_ENA_SWCS10	rm7000/ocelot/v3_0/include/plf_io.h	247;"	d
HAL_GALILEO_BAR_ENA_SWCS3	atlas/v3_0/include/plf_io.h	219;"	d
HAL_GALILEO_BAR_ENA_SWCS3	malta/v3_0/include/plf_io.h	289;"	d
HAL_GALILEO_BAR_ENA_SWCS3	rm7000/ocelot/v3_0/include/plf_io.h	245;"	d
HAL_GALILEO_BAR_ENA_SWCS32	atlas/v3_0/include/plf_io.h	220;"	d
HAL_GALILEO_BAR_ENA_SWCS32	malta/v3_0/include/plf_io.h	290;"	d
HAL_GALILEO_BAR_ENA_SWCS32	rm7000/ocelot/v3_0/include/plf_io.h	246;"	d
HAL_GALILEO_BYTE_SWAP	atlas/v3_0/include/plf_io.h	138;"	d
HAL_GALILEO_BYTE_SWAP	malta/v3_0/include/plf_io.h	205;"	d
HAL_GALILEO_CACHEOPMAP_MASK	atlas/v3_0/include/plf_io.h	140;"	d
HAL_GALILEO_CACHEOPMAP_MASK	malta/v3_0/include/plf_io.h	207;"	d
HAL_GALILEO_CACHEPRES_MASK	atlas/v3_0/include/plf_io.h	141;"	d
HAL_GALILEO_CACHEPRES_MASK	malta/v3_0/include/plf_io.h	208;"	d
HAL_GALILEO_CONTROLLER_BASE	rm7000/ocelot/v3_0/include/plf_io.h	106;"	d
HAL_GALILEO_CONTROLLER_BASE	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_CONTROLLER_BASE 0xb4000000$/;"	d
HAL_GALILEO_CPUHIRQ_MASK_OFFSET	atlas/v3_0/include/plf_io.h	259;"	d
HAL_GALILEO_CPUHIRQ_MASK_OFFSET	malta/v3_0/include/plf_io.h	329;"	d
HAL_GALILEO_CPUHIRQ_MASK_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	287;"	d
HAL_GALILEO_CPUIRQ_MASK_OFFSET	atlas/v3_0/include/plf_io.h	258;"	d
HAL_GALILEO_CPUIRQ_MASK_OFFSET	malta/v3_0/include/plf_io.h	328;"	d
HAL_GALILEO_CPUIRQ_MASK_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	286;"	d
HAL_GALILEO_CPU_DECODE_SHIFT	atlas/v3_0/include/plf_io.h	154;"	d
HAL_GALILEO_CPU_DECODE_SHIFT	malta/v3_0/include/plf_io.h	221;"	d
HAL_GALILEO_CPU_DECODE_SHIFT	rm7000/ocelot/v3_0/include/plf_io.h	292;"	d
HAL_GALILEO_CPU_DECODE_SHIFT	rm7000/ocelot/v3_0/include/plf_io.h	351;"	d
HAL_GALILEO_CPU_DECODE_SHIFT	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_CPU_DECODE_SHIFT            21$/;"	d
HAL_GALILEO_CPU_INTERFACE_CONFIG_OFFSET	atlas/v3_0/include/plf_io.h	131;"	d
HAL_GALILEO_CPU_INTERFACE_CONFIG_OFFSET	malta/v3_0/include/plf_io.h	198;"	d
HAL_GALILEO_CPU_WRITERATE_MASK	atlas/v3_0/include/plf_io.h	146;"	d
HAL_GALILEO_CPU_WRITERATE_MASK	malta/v3_0/include/plf_io.h	213;"	d
HAL_GALILEO_CS0_HD_OFFSET	atlas/v3_0/include/plf_io.h	205;"	d
HAL_GALILEO_CS0_HD_OFFSET	malta/v3_0/include/plf_io.h	275;"	d
HAL_GALILEO_CS0_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	346;"	d
HAL_GALILEO_CS0_LD_OFFSET	atlas/v3_0/include/plf_io.h	204;"	d
HAL_GALILEO_CS0_LD_OFFSET	malta/v3_0/include/plf_io.h	274;"	d
HAL_GALILEO_CS0_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	345;"	d
HAL_GALILEO_CS1_HD_OFFSET	atlas/v3_0/include/plf_io.h	207;"	d
HAL_GALILEO_CS1_HD_OFFSET	malta/v3_0/include/plf_io.h	277;"	d
HAL_GALILEO_CS1_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	348;"	d
HAL_GALILEO_CS1_LD_OFFSET	atlas/v3_0/include/plf_io.h	206;"	d
HAL_GALILEO_CS1_LD_OFFSET	malta/v3_0/include/plf_io.h	276;"	d
HAL_GALILEO_CS1_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	347;"	d
HAL_GALILEO_CS20_HD_OFFSET	atlas/v3_0/include/plf_io.h	183;"	d
HAL_GALILEO_CS20_HD_OFFSET	malta/v3_0/include/plf_io.h	251;"	d
HAL_GALILEO_CS20_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	321;"	d
HAL_GALILEO_CS20_LD_OFFSET	atlas/v3_0/include/plf_io.h	182;"	d
HAL_GALILEO_CS20_LD_OFFSET	malta/v3_0/include/plf_io.h	250;"	d
HAL_GALILEO_CS20_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	320;"	d
HAL_GALILEO_CS2_HD_OFFSET	atlas/v3_0/include/plf_io.h	209;"	d
HAL_GALILEO_CS2_HD_OFFSET	malta/v3_0/include/plf_io.h	279;"	d
HAL_GALILEO_CS2_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	350;"	d
HAL_GALILEO_CS2_LD_OFFSET	atlas/v3_0/include/plf_io.h	208;"	d
HAL_GALILEO_CS2_LD_OFFSET	malta/v3_0/include/plf_io.h	278;"	d
HAL_GALILEO_CS2_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	349;"	d
HAL_GALILEO_CS3_HIGH_DECODE_OFFSET	atlas/v3_0/include/plf_io.h	133;"	d
HAL_GALILEO_CS3_HIGH_DECODE_OFFSET	malta/v3_0/include/plf_io.h	200;"	d
HAL_GALILEO_CSBOOT_HIGH_DECODE_OFFSET	atlas/v3_0/include/plf_io.h	135;"	d
HAL_GALILEO_CSBOOT_HIGH_DECODE_OFFSET	malta/v3_0/include/plf_io.h	202;"	d
HAL_GALILEO_CSBOOT_LOW_DECODE_OFFSET	atlas/v3_0/include/plf_io.h	134;"	d
HAL_GALILEO_CSBOOT_LOW_DECODE_OFFSET	malta/v3_0/include/plf_io.h	201;"	d
HAL_GALILEO_DEV_DECODE_SHIFT	atlas/v3_0/include/plf_io.h	155;"	d
HAL_GALILEO_DEV_DECODE_SHIFT	malta/v3_0/include/plf_io.h	222;"	d
HAL_GALILEO_DEV_DECODE_SHIFT	rm7000/ocelot/v3_0/include/plf_io.h	293;"	d
HAL_GALILEO_DEV_DECODE_SHIFT	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_DEV_DECODE_SHIFT            20$/;"	d
HAL_GALILEO_ENDIAN_MASK	atlas/v3_0/include/plf_io.h	143;"	d
HAL_GALILEO_ENDIAN_MASK	malta/v3_0/include/plf_io.h	210;"	d
HAL_GALILEO_EXT_HIT_DELAY_MASK	atlas/v3_0/include/plf_io.h	145;"	d
HAL_GALILEO_EXT_HIT_DELAY_MASK	malta/v3_0/include/plf_io.h	212;"	d
HAL_GALILEO_GETPCI	rm7000/ocelot/v3_0/include/plf_io.h	128;"	d
HAL_GALILEO_GETREG	atlas/v3_0/include/plf_io.h	391;"	d
HAL_GALILEO_GETREG	malta/v3_0/include/plf_io.h	493;"	d
HAL_GALILEO_GETREG	rm7000/ocelot/v3_0/include/plf_io.h	113;"	d
HAL_GALILEO_HIRQ_CAUSE_OFFSET	atlas/v3_0/include/plf_io.h	257;"	d
HAL_GALILEO_HIRQ_CAUSE_OFFSET	malta/v3_0/include/plf_io.h	327;"	d
HAL_GALILEO_HIRQ_CAUSE_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	285;"	d
HAL_GALILEO_INT_SPACE_DECODE_OFFSET	atlas/v3_0/include/plf_io.h	132;"	d
HAL_GALILEO_INT_SPACE_DECODE_OFFSET	malta/v3_0/include/plf_io.h	199;"	d
HAL_GALILEO_IRQCAUSE_AERR	atlas/v3_0/include/plf_io.h	250;"	d
HAL_GALILEO_IRQCAUSE_AERR	malta/v3_0/include/plf_io.h	320;"	d
HAL_GALILEO_IRQCAUSE_AERR	rm7000/ocelot/v3_0/include/plf_io.h	278;"	d
HAL_GALILEO_IRQCAUSE_CPUOUT	atlas/v3_0/include/plf_io.h	237;"	d
HAL_GALILEO_IRQCAUSE_CPUOUT	malta/v3_0/include/plf_io.h	307;"	d
HAL_GALILEO_IRQCAUSE_CPUOUT	rm7000/ocelot/v3_0/include/plf_io.h	265;"	d
HAL_GALILEO_IRQCAUSE_CPUSUM	atlas/v3_0/include/plf_io.h	255;"	d
HAL_GALILEO_IRQCAUSE_CPUSUM	malta/v3_0/include/plf_io.h	325;"	d
HAL_GALILEO_IRQCAUSE_CPUSUM	rm7000/ocelot/v3_0/include/plf_io.h	283;"	d
HAL_GALILEO_IRQCAUSE_DMA0	atlas/v3_0/include/plf_io.h	238;"	d
HAL_GALILEO_IRQCAUSE_DMA0	malta/v3_0/include/plf_io.h	308;"	d
HAL_GALILEO_IRQCAUSE_DMA0	rm7000/ocelot/v3_0/include/plf_io.h	266;"	d
HAL_GALILEO_IRQCAUSE_DMA1	atlas/v3_0/include/plf_io.h	239;"	d
HAL_GALILEO_IRQCAUSE_DMA1	malta/v3_0/include/plf_io.h	309;"	d
HAL_GALILEO_IRQCAUSE_DMA1	rm7000/ocelot/v3_0/include/plf_io.h	267;"	d
HAL_GALILEO_IRQCAUSE_DMA2	atlas/v3_0/include/plf_io.h	240;"	d
HAL_GALILEO_IRQCAUSE_DMA2	malta/v3_0/include/plf_io.h	310;"	d
HAL_GALILEO_IRQCAUSE_DMA2	rm7000/ocelot/v3_0/include/plf_io.h	268;"	d
HAL_GALILEO_IRQCAUSE_DMA3	atlas/v3_0/include/plf_io.h	241;"	d
HAL_GALILEO_IRQCAUSE_DMA3	malta/v3_0/include/plf_io.h	311;"	d
HAL_GALILEO_IRQCAUSE_DMA3	rm7000/ocelot/v3_0/include/plf_io.h	269;"	d
HAL_GALILEO_IRQCAUSE_DMAOUT	atlas/v3_0/include/plf_io.h	236;"	d
HAL_GALILEO_IRQCAUSE_DMAOUT	malta/v3_0/include/plf_io.h	306;"	d
HAL_GALILEO_IRQCAUSE_DMAOUT	rm7000/ocelot/v3_0/include/plf_io.h	264;"	d
HAL_GALILEO_IRQCAUSE_INTSUM	atlas/v3_0/include/plf_io.h	234;"	d
HAL_GALILEO_IRQCAUSE_INTSUM	malta/v3_0/include/plf_io.h	304;"	d
HAL_GALILEO_IRQCAUSE_INTSUM	rm7000/ocelot/v3_0/include/plf_io.h	262;"	d
HAL_GALILEO_IRQCAUSE_MASABT	atlas/v3_0/include/plf_io.h	252;"	d
HAL_GALILEO_IRQCAUSE_MASABT	malta/v3_0/include/plf_io.h	322;"	d
HAL_GALILEO_IRQCAUSE_MASABT	rm7000/ocelot/v3_0/include/plf_io.h	280;"	d
HAL_GALILEO_IRQCAUSE_MASRD	atlas/v3_0/include/plf_io.h	246;"	d
HAL_GALILEO_IRQCAUSE_MASRD	malta/v3_0/include/plf_io.h	316;"	d
HAL_GALILEO_IRQCAUSE_MASRD	rm7000/ocelot/v3_0/include/plf_io.h	274;"	d
HAL_GALILEO_IRQCAUSE_MASWR	atlas/v3_0/include/plf_io.h	248;"	d
HAL_GALILEO_IRQCAUSE_MASWR	malta/v3_0/include/plf_io.h	318;"	d
HAL_GALILEO_IRQCAUSE_MASWR	rm7000/ocelot/v3_0/include/plf_io.h	276;"	d
HAL_GALILEO_IRQCAUSE_MEMOUT	atlas/v3_0/include/plf_io.h	235;"	d
HAL_GALILEO_IRQCAUSE_MEMOUT	malta/v3_0/include/plf_io.h	305;"	d
HAL_GALILEO_IRQCAUSE_MEMOUT	rm7000/ocelot/v3_0/include/plf_io.h	263;"	d
HAL_GALILEO_IRQCAUSE_MERR	atlas/v3_0/include/plf_io.h	251;"	d
HAL_GALILEO_IRQCAUSE_MERR	malta/v3_0/include/plf_io.h	321;"	d
HAL_GALILEO_IRQCAUSE_MERR	rm7000/ocelot/v3_0/include/plf_io.h	279;"	d
HAL_GALILEO_IRQCAUSE_PCISUM	atlas/v3_0/include/plf_io.h	256;"	d
HAL_GALILEO_IRQCAUSE_PCISUM	malta/v3_0/include/plf_io.h	326;"	d
HAL_GALILEO_IRQCAUSE_PCISUM	rm7000/ocelot/v3_0/include/plf_io.h	284;"	d
HAL_GALILEO_IRQCAUSE_RETRY	atlas/v3_0/include/plf_io.h	254;"	d
HAL_GALILEO_IRQCAUSE_RETRY	malta/v3_0/include/plf_io.h	324;"	d
HAL_GALILEO_IRQCAUSE_RETRY	rm7000/ocelot/v3_0/include/plf_io.h	282;"	d
HAL_GALILEO_IRQCAUSE_SLVRD	atlas/v3_0/include/plf_io.h	249;"	d
HAL_GALILEO_IRQCAUSE_SLVRD	malta/v3_0/include/plf_io.h	319;"	d
HAL_GALILEO_IRQCAUSE_SLVRD	rm7000/ocelot/v3_0/include/plf_io.h	277;"	d
HAL_GALILEO_IRQCAUSE_SLVWR	atlas/v3_0/include/plf_io.h	247;"	d
HAL_GALILEO_IRQCAUSE_SLVWR	malta/v3_0/include/plf_io.h	317;"	d
HAL_GALILEO_IRQCAUSE_SLVWR	rm7000/ocelot/v3_0/include/plf_io.h	275;"	d
HAL_GALILEO_IRQCAUSE_T0	atlas/v3_0/include/plf_io.h	242;"	d
HAL_GALILEO_IRQCAUSE_T0	malta/v3_0/include/plf_io.h	312;"	d
HAL_GALILEO_IRQCAUSE_T0	rm7000/ocelot/v3_0/include/plf_io.h	270;"	d
HAL_GALILEO_IRQCAUSE_T1	atlas/v3_0/include/plf_io.h	243;"	d
HAL_GALILEO_IRQCAUSE_T1	malta/v3_0/include/plf_io.h	313;"	d
HAL_GALILEO_IRQCAUSE_T1	rm7000/ocelot/v3_0/include/plf_io.h	271;"	d
HAL_GALILEO_IRQCAUSE_T2	atlas/v3_0/include/plf_io.h	244;"	d
HAL_GALILEO_IRQCAUSE_T2	malta/v3_0/include/plf_io.h	314;"	d
HAL_GALILEO_IRQCAUSE_T2	rm7000/ocelot/v3_0/include/plf_io.h	272;"	d
HAL_GALILEO_IRQCAUSE_T3	atlas/v3_0/include/plf_io.h	245;"	d
HAL_GALILEO_IRQCAUSE_T3	malta/v3_0/include/plf_io.h	315;"	d
HAL_GALILEO_IRQCAUSE_T3	rm7000/ocelot/v3_0/include/plf_io.h	273;"	d
HAL_GALILEO_IRQCAUSE_TARABT	atlas/v3_0/include/plf_io.h	253;"	d
HAL_GALILEO_IRQCAUSE_TARABT	malta/v3_0/include/plf_io.h	323;"	d
HAL_GALILEO_IRQCAUSE_TARABT	rm7000/ocelot/v3_0/include/plf_io.h	281;"	d
HAL_GALILEO_IRQ_CAUSE_OFFSET	atlas/v3_0/include/plf_io.h	233;"	d
HAL_GALILEO_IRQ_CAUSE_OFFSET	malta/v3_0/include/plf_io.h	303;"	d
HAL_GALILEO_IRQ_CAUSE_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	261;"	d
HAL_GALILEO_MULTI_GT_MASK	atlas/v3_0/include/plf_io.h	148;"	d
HAL_GALILEO_MULTI_GT_MASK	malta/v3_0/include/plf_io.h	215;"	d
HAL_GALILEO_PCI0_BIST_REGNUM	atlas/v3_0/include/plf_io.h	166;"	d
HAL_GALILEO_PCI0_BIST_REGNUM	malta/v3_0/include/plf_io.h	233;"	d
HAL_GALILEO_PCI0_BIST_REGNUM	rm7000/ocelot/v3_0/include/plf_io.h	230;"	d
HAL_GALILEO_PCI0_BIST_REGNUM	rm7000/ocelot/v3_0/include/plf_io.h	304;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_ConfigEn	atlas/v3_0/include/plf_io.h	164;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_ConfigEn	malta/v3_0/include/plf_io.h	231;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_ConfigEn	rm7000/ocelot/v3_0/include/plf_io.h	228;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_ConfigEn	rm7000/ocelot/v3_0/include/plf_io.h	302;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_ENABLE	atlas/v3_0/include/plf_io.h	229;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_ENABLE	malta/v3_0/include/plf_io.h	299;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_ENABLE	rm7000/ocelot/v3_0/include/plf_io.h	255;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_OFFSET	atlas/v3_0/include/plf_io.h	228;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_OFFSET	malta/v3_0/include/plf_io.h	298;"	d
HAL_GALILEO_PCI0_CONFIG_ADDR_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	254;"	d
HAL_GALILEO_PCI0_CONFIG_DATA_OFFSET	atlas/v3_0/include/plf_io.h	230;"	d
HAL_GALILEO_PCI0_CONFIG_DATA_OFFSET	malta/v3_0/include/plf_io.h	300;"	d
HAL_GALILEO_PCI0_CONFIG_DATA_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	256;"	d
HAL_GALILEO_PCI0_CONFIG_IOEn	malta/v3_0/include/plf_io.h	235;"	d
HAL_GALILEO_PCI0_CONFIG_MEMEn	atlas/v3_0/include/plf_io.h	168;"	d
HAL_GALILEO_PCI0_CONFIG_MEMEn	malta/v3_0/include/plf_io.h	236;"	d
HAL_GALILEO_PCI0_CONFIG_MEMEn	rm7000/ocelot/v3_0/include/plf_io.h	232;"	d
HAL_GALILEO_PCI0_CONFIG_MEMEn	rm7000/ocelot/v3_0/include/plf_io.h	306;"	d
HAL_GALILEO_PCI0_CONFIG_MasEn	atlas/v3_0/include/plf_io.h	169;"	d
HAL_GALILEO_PCI0_CONFIG_MasEn	malta/v3_0/include/plf_io.h	237;"	d
HAL_GALILEO_PCI0_CONFIG_MasEn	rm7000/ocelot/v3_0/include/plf_io.h	233;"	d
HAL_GALILEO_PCI0_CONFIG_MasEn	rm7000/ocelot/v3_0/include/plf_io.h	307;"	d
HAL_GALILEO_PCI0_CONFIG_SErrEn	atlas/v3_0/include/plf_io.h	170;"	d
HAL_GALILEO_PCI0_CONFIG_SErrEn	malta/v3_0/include/plf_io.h	238;"	d
HAL_GALILEO_PCI0_CONFIG_SErrEn	rm7000/ocelot/v3_0/include/plf_io.h	234;"	d
HAL_GALILEO_PCI0_CONFIG_SErrEn	rm7000/ocelot/v3_0/include/plf_io.h	308;"	d
HAL_GALILEO_PCI0_CS3_SIZE_OFFSET	atlas/v3_0/include/plf_io.h	217;"	d
HAL_GALILEO_PCI0_CS3_SIZE_OFFSET	malta/v3_0/include/plf_io.h	287;"	d
HAL_GALILEO_PCI0_CS3_SIZE_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	243;"	d
HAL_GALILEO_PCI0_LAT_TIMER_VAL	atlas/v3_0/include/plf_io.h	171;"	d
HAL_GALILEO_PCI0_LAT_TIMER_VAL	malta/v3_0/include/plf_io.h	239;"	d
HAL_GALILEO_PCI0_LAT_TIMER_VAL	rm7000/ocelot/v3_0/include/plf_io.h	235;"	d
HAL_GALILEO_PCI0_LAT_TIMER_VAL	rm7000/ocelot/v3_0/include/plf_io.h	309;"	d
HAL_GALILEO_PCI0_MEM0_BASE	atlas/v3_0/include/plf_io.h	129;"	d
HAL_GALILEO_PCI0_MEM0_BASE	malta/v3_0/include/plf_io.h	196;"	d
HAL_GALILEO_PCI0_SCS10_SIZE_OFFSET	atlas/v3_0/include/plf_io.h	214;"	d
HAL_GALILEO_PCI0_SCS10_SIZE_OFFSET	malta/v3_0/include/plf_io.h	284;"	d
HAL_GALILEO_PCI0_SCS10_SIZE_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	240;"	d
HAL_GALILEO_PCI0_SCS20_SIZE_OFFSET	atlas/v3_0/include/plf_io.h	216;"	d
HAL_GALILEO_PCI0_SCS20_SIZE_OFFSET	malta/v3_0/include/plf_io.h	286;"	d
HAL_GALILEO_PCI0_SCS20_SIZE_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	242;"	d
HAL_GALILEO_PCI0_SCS32_BASE_REGNUM	atlas/v3_0/include/plf_io.h	167;"	d
HAL_GALILEO_PCI0_SCS32_BASE_REGNUM	malta/v3_0/include/plf_io.h	234;"	d
HAL_GALILEO_PCI0_SCS32_BASE_REGNUM	rm7000/ocelot/v3_0/include/plf_io.h	231;"	d
HAL_GALILEO_PCI0_SCS32_BASE_REGNUM	rm7000/ocelot/v3_0/include/plf_io.h	305;"	d
HAL_GALILEO_PCI0_SCS32_SIZE_OFFSET	atlas/v3_0/include/plf_io.h	215;"	d
HAL_GALILEO_PCI0_SCS32_SIZE_OFFSET	malta/v3_0/include/plf_io.h	285;"	d
HAL_GALILEO_PCI0_SCS32_SIZE_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	241;"	d
HAL_GALILEO_PCI0_STATUS_COMMAND_REGNUM	atlas/v3_0/include/plf_io.h	165;"	d
HAL_GALILEO_PCI0_STATUS_COMMAND_REGNUM	malta/v3_0/include/plf_io.h	232;"	d
HAL_GALILEO_PCI0_STATUS_COMMAND_REGNUM	rm7000/ocelot/v3_0/include/plf_io.h	229;"	d
HAL_GALILEO_PCI0_STATUS_COMMAND_REGNUM	rm7000/ocelot/v3_0/include/plf_io.h	303;"	d
HAL_GALILEO_PCI0_TIMEOUT_RETRY_OFFSET	atlas/v3_0/include/plf_io.h	213;"	d
HAL_GALILEO_PCI0_TIMEOUT_RETRY_OFFSET	malta/v3_0/include/plf_io.h	283;"	d
HAL_GALILEO_PCI0_TIMEOUT_RETRY_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	239;"	d
HAL_GALILEO_PCI0_TIMEOUT_RETRY_VALUE	atlas/v3_0/include/plf_io.h	172;"	d
HAL_GALILEO_PCI0_TIMEOUT_RETRY_VALUE	malta/v3_0/include/plf_io.h	240;"	d
HAL_GALILEO_PCI0_TIMEOUT_RETRY_VALUE	rm7000/ocelot/v3_0/include/plf_io.h	236;"	d
HAL_GALILEO_PCI0_TIMEOUT_RETRY_VALUE	rm7000/ocelot/v3_0/include/plf_io.h	310;"	d
HAL_GALILEO_PCI1IO_HD_OFFSET	atlas/v3_0/include/plf_io.h	191;"	d
HAL_GALILEO_PCI1IO_HD_OFFSET	malta/v3_0/include/plf_io.h	259;"	d
HAL_GALILEO_PCI1IO_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	329;"	d
HAL_GALILEO_PCI1IO_LD_OFFSET	atlas/v3_0/include/plf_io.h	190;"	d
HAL_GALILEO_PCI1IO_LD_OFFSET	malta/v3_0/include/plf_io.h	258;"	d
HAL_GALILEO_PCI1IO_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	328;"	d
HAL_GALILEO_PCI1MEM0_HD_OFFSET	atlas/v3_0/include/plf_io.h	193;"	d
HAL_GALILEO_PCI1MEM0_HD_OFFSET	malta/v3_0/include/plf_io.h	261;"	d
HAL_GALILEO_PCI1MEM0_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	331;"	d
HAL_GALILEO_PCI1MEM0_LD_OFFSET	atlas/v3_0/include/plf_io.h	192;"	d
HAL_GALILEO_PCI1MEM0_LD_OFFSET	malta/v3_0/include/plf_io.h	260;"	d
HAL_GALILEO_PCI1MEM0_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	330;"	d
HAL_GALILEO_PCI1MEM1_HD_OFFSET	atlas/v3_0/include/plf_io.h	195;"	d
HAL_GALILEO_PCI1MEM1_HD_OFFSET	malta/v3_0/include/plf_io.h	263;"	d
HAL_GALILEO_PCI1MEM1_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	333;"	d
HAL_GALILEO_PCI1MEM1_LD_OFFSET	atlas/v3_0/include/plf_io.h	194;"	d
HAL_GALILEO_PCI1MEM1_LD_OFFSET	malta/v3_0/include/plf_io.h	262;"	d
HAL_GALILEO_PCI1MEM1_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	332;"	d
HAL_GALILEO_PCIIO_HD_OFFSET	atlas/v3_0/include/plf_io.h	185;"	d
HAL_GALILEO_PCIIO_HD_OFFSET	malta/v3_0/include/plf_io.h	253;"	d
HAL_GALILEO_PCIIO_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	323;"	d
HAL_GALILEO_PCIIO_LD_OFFSET	atlas/v3_0/include/plf_io.h	184;"	d
HAL_GALILEO_PCIIO_LD_OFFSET	malta/v3_0/include/plf_io.h	252;"	d
HAL_GALILEO_PCIIO_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	322;"	d
HAL_GALILEO_PCIIO_REMAP_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	334;"	d
HAL_GALILEO_PCIMEM0_HD_OFFSET	atlas/v3_0/include/plf_io.h	187;"	d
HAL_GALILEO_PCIMEM0_HD_OFFSET	malta/v3_0/include/plf_io.h	255;"	d
HAL_GALILEO_PCIMEM0_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	325;"	d
HAL_GALILEO_PCIMEM0_LD_OFFSET	atlas/v3_0/include/plf_io.h	186;"	d
HAL_GALILEO_PCIMEM0_LD_OFFSET	malta/v3_0/include/plf_io.h	254;"	d
HAL_GALILEO_PCIMEM0_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	324;"	d
HAL_GALILEO_PCIMEM0_REMAP_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	335;"	d
HAL_GALILEO_PCIMEM1_HD_OFFSET	atlas/v3_0/include/plf_io.h	189;"	d
HAL_GALILEO_PCIMEM1_HD_OFFSET	malta/v3_0/include/plf_io.h	257;"	d
HAL_GALILEO_PCIMEM1_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	327;"	d
HAL_GALILEO_PCIMEM1_LD_OFFSET	atlas/v3_0/include/plf_io.h	188;"	d
HAL_GALILEO_PCIMEM1_LD_OFFSET	malta/v3_0/include/plf_io.h	256;"	d
HAL_GALILEO_PCIMEM1_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	326;"	d
HAL_GALILEO_PCIMEM1_REMAP_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	336;"	d
HAL_GALILEO_PCI_INTERNAL_COMMAND_OFFSET	atlas/v3_0/include/plf_io.h	212;"	d
HAL_GALILEO_PCI_INTERNAL_COMMAND_OFFSET	malta/v3_0/include/plf_io.h	282;"	d
HAL_GALILEO_PCI_INTERNAL_COMMAND_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	238;"	d
HAL_GALILEO_PCI_IO_REMAP	malta/v3_0/include/plf_io.h	264;"	d
HAL_GALILEO_PUTPCI	rm7000/ocelot/v3_0/include/plf_io.h	120;"	d
HAL_GALILEO_PUTREG	atlas/v3_0/include/plf_io.h	389;"	d
HAL_GALILEO_PUTREG	malta/v3_0/include/plf_io.h	491;"	d
HAL_GALILEO_PUTREG	rm7000/ocelot/v3_0/include/plf_io.h	110;"	d
HAL_GALILEO_R5KL2_MASK	atlas/v3_0/include/plf_io.h	144;"	d
HAL_GALILEO_R5KL2_MASK	malta/v3_0/include/plf_io.h	211;"	d
HAL_GALILEO_REGISTER_BASE	atlas/v3_0/include/plf_io.h	128;"	d
HAL_GALILEO_REGISTER_BASE	malta/v3_0/include/plf_io.h	195;"	d
HAL_GALILEO_SCS0_HD_OFFSET	atlas/v3_0/include/plf_io.h	197;"	d
HAL_GALILEO_SCS0_HD_OFFSET	malta/v3_0/include/plf_io.h	267;"	d
HAL_GALILEO_SCS0_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	338;"	d
HAL_GALILEO_SCS0_HD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS0_HD_OFFSET              0x404$/;"	d
HAL_GALILEO_SCS0_LD_OFFSET	atlas/v3_0/include/plf_io.h	196;"	d
HAL_GALILEO_SCS0_LD_OFFSET	malta/v3_0/include/plf_io.h	266;"	d
HAL_GALILEO_SCS0_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	337;"	d
HAL_GALILEO_SCS0_LD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS0_LD_OFFSET              0x400$/;"	d
HAL_GALILEO_SCS10_HD_OFFSET	atlas/v3_0/include/plf_io.h	179;"	d
HAL_GALILEO_SCS10_HD_OFFSET	malta/v3_0/include/plf_io.h	247;"	d
HAL_GALILEO_SCS10_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	317;"	d
HAL_GALILEO_SCS10_HD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS10_HD_OFFSET             0x010$/;"	d
HAL_GALILEO_SCS10_LD_OFFSET	atlas/v3_0/include/plf_io.h	178;"	d
HAL_GALILEO_SCS10_LD_OFFSET	malta/v3_0/include/plf_io.h	246;"	d
HAL_GALILEO_SCS10_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	316;"	d
HAL_GALILEO_SCS10_LD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS10_LD_OFFSET             0x008$/;"	d
HAL_GALILEO_SCS1_HD_OFFSET	atlas/v3_0/include/plf_io.h	199;"	d
HAL_GALILEO_SCS1_HD_OFFSET	malta/v3_0/include/plf_io.h	269;"	d
HAL_GALILEO_SCS1_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	340;"	d
HAL_GALILEO_SCS1_HD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS1_HD_OFFSET              0x40c$/;"	d
HAL_GALILEO_SCS1_LD_OFFSET	atlas/v3_0/include/plf_io.h	198;"	d
HAL_GALILEO_SCS1_LD_OFFSET	malta/v3_0/include/plf_io.h	268;"	d
HAL_GALILEO_SCS1_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	339;"	d
HAL_GALILEO_SCS1_LD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS1_LD_OFFSET              0x408$/;"	d
HAL_GALILEO_SCS2_HD_OFFSET	atlas/v3_0/include/plf_io.h	201;"	d
HAL_GALILEO_SCS2_HD_OFFSET	malta/v3_0/include/plf_io.h	271;"	d
HAL_GALILEO_SCS2_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	342;"	d
HAL_GALILEO_SCS2_HD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS2_HD_OFFSET              0x414$/;"	d
HAL_GALILEO_SCS2_LD_OFFSET	atlas/v3_0/include/plf_io.h	200;"	d
HAL_GALILEO_SCS2_LD_OFFSET	malta/v3_0/include/plf_io.h	270;"	d
HAL_GALILEO_SCS2_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	341;"	d
HAL_GALILEO_SCS2_LD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS2_LD_OFFSET              0x410$/;"	d
HAL_GALILEO_SCS32_HD_OFFSET	atlas/v3_0/include/plf_io.h	181;"	d
HAL_GALILEO_SCS32_HD_OFFSET	malta/v3_0/include/plf_io.h	249;"	d
HAL_GALILEO_SCS32_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	319;"	d
HAL_GALILEO_SCS32_HD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS32_HD_OFFSET             0x020$/;"	d
HAL_GALILEO_SCS32_LD_OFFSET	atlas/v3_0/include/plf_io.h	180;"	d
HAL_GALILEO_SCS32_LD_OFFSET	malta/v3_0/include/plf_io.h	248;"	d
HAL_GALILEO_SCS32_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	318;"	d
HAL_GALILEO_SCS32_LD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS32_LD_OFFSET             0x018$/;"	d
HAL_GALILEO_SCS3_HD_OFFSET	atlas/v3_0/include/plf_io.h	203;"	d
HAL_GALILEO_SCS3_HD_OFFSET	malta/v3_0/include/plf_io.h	273;"	d
HAL_GALILEO_SCS3_HD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	344;"	d
HAL_GALILEO_SCS3_HD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS3_HD_OFFSET              0x41c$/;"	d
HAL_GALILEO_SCS3_LD_OFFSET	atlas/v3_0/include/plf_io.h	202;"	d
HAL_GALILEO_SCS3_LD_OFFSET	malta/v3_0/include/plf_io.h	272;"	d
HAL_GALILEO_SCS3_LD_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	343;"	d
HAL_GALILEO_SCS3_LD_OFFSET	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_GALILEO_SCS3_LD_OFFSET              0x418$/;"	d
HAL_GALILEO_SDRAM_BANK0_CASLAT_2	atlas/v3_0/include/plf_io.h	159;"	d
HAL_GALILEO_SDRAM_BANK0_CASLAT_2	malta/v3_0/include/plf_io.h	226;"	d
HAL_GALILEO_SDRAM_BANK0_CASLAT_2	rm7000/ocelot/v3_0/include/plf_io.h	297;"	d
HAL_GALILEO_SDRAM_BANK0_OFFSET	atlas/v3_0/include/plf_io.h	174;"	d
HAL_GALILEO_SDRAM_BANK0_OFFSET	malta/v3_0/include/plf_io.h	242;"	d
HAL_GALILEO_SDRAM_BANK0_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	312;"	d
HAL_GALILEO_SDRAM_BANK0_PARITY	atlas/v3_0/include/plf_io.h	162;"	d
HAL_GALILEO_SDRAM_BANK0_PARITY	malta/v3_0/include/plf_io.h	229;"	d
HAL_GALILEO_SDRAM_BANK0_PARITY	rm7000/ocelot/v3_0/include/plf_io.h	300;"	d
HAL_GALILEO_SDRAM_BANK0_SZ_64M	atlas/v3_0/include/plf_io.h	160;"	d
HAL_GALILEO_SDRAM_BANK0_SZ_64M	malta/v3_0/include/plf_io.h	227;"	d
HAL_GALILEO_SDRAM_BANK0_SZ_64M	rm7000/ocelot/v3_0/include/plf_io.h	298;"	d
HAL_GALILEO_SDRAM_BANK2_OFFSET	atlas/v3_0/include/plf_io.h	175;"	d
HAL_GALILEO_SDRAM_BANK2_OFFSET	malta/v3_0/include/plf_io.h	243;"	d
HAL_GALILEO_SDRAM_BANK2_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	313;"	d
HAL_GALILEO_SDRAM_BANK_INTERLEAVE_DIS	atlas/v3_0/include/plf_io.h	153;"	d
HAL_GALILEO_SDRAM_BANK_INTERLEAVE_DIS	malta/v3_0/include/plf_io.h	220;"	d
HAL_GALILEO_SDRAM_BANK_INTERLEAVE_DIS	rm7000/ocelot/v3_0/include/plf_io.h	291;"	d
HAL_GALILEO_SDRAM_CFG_RAM_WIDTH	atlas/v3_0/include/plf_io.h	163;"	d
HAL_GALILEO_SDRAM_CFG_RAM_WIDTH	malta/v3_0/include/plf_io.h	230;"	d
HAL_GALILEO_SDRAM_CFG_RAM_WIDTH	rm7000/ocelot/v3_0/include/plf_io.h	301;"	d
HAL_GALILEO_SDRAM_CONFIG_OFFSET	atlas/v3_0/include/plf_io.h	176;"	d
HAL_GALILEO_SDRAM_CONFIG_OFFSET	malta/v3_0/include/plf_io.h	244;"	d
HAL_GALILEO_SDRAM_CONFIG_OFFSET	rm7000/ocelot/v3_0/include/plf_io.h	314;"	d
HAL_GALILEO_SDRAM_DUPLICATE_BANK_ADDR	atlas/v3_0/include/plf_io.h	152;"	d
HAL_GALILEO_SDRAM_DUPLICATE_BANK_ADDR	malta/v3_0/include/plf_io.h	219;"	d
HAL_GALILEO_SDRAM_DUPLICATE_BANK_ADDR	rm7000/ocelot/v3_0/include/plf_io.h	290;"	d
HAL_GALILEO_SDRAM_NUM_BANKS_4	atlas/v3_0/include/plf_io.h	161;"	d
HAL_GALILEO_SDRAM_NUM_BANKS_4	malta/v3_0/include/plf_io.h	228;"	d
HAL_GALILEO_SDRAM_NUM_BANKS_4	rm7000/ocelot/v3_0/include/plf_io.h	299;"	d
HAL_GALILEO_SDRAM_SRAS_PRECHARGE_3C	atlas/v3_0/include/plf_io.h	158;"	d
HAL_GALILEO_SDRAM_SRAS_PRECHARGE_3C	malta/v3_0/include/plf_io.h	225;"	d
HAL_GALILEO_SDRAM_SRAS_PRECHARGE_3C	rm7000/ocelot/v3_0/include/plf_io.h	296;"	d
HAL_GALILEO_SDRAM_SRAS_TO_SCAS_DELAY_3C	atlas/v3_0/include/plf_io.h	156;"	d
HAL_GALILEO_SDRAM_SRAS_TO_SCAS_DELAY_3C	malta/v3_0/include/plf_io.h	223;"	d
HAL_GALILEO_SDRAM_SRAS_TO_SCAS_DELAY_3C	rm7000/ocelot/v3_0/include/plf_io.h	294;"	d
HAL_GALILEO_SDRAM_WIDTH_64BIT	atlas/v3_0/include/plf_io.h	157;"	d
HAL_GALILEO_SDRAM_WIDTH_64BIT	malta/v3_0/include/plf_io.h	224;"	d
HAL_GALILEO_SDRAM_WIDTH_64BIT	rm7000/ocelot/v3_0/include/plf_io.h	295;"	d
HAL_GALILEO_STOP_RETRY_MASK	atlas/v3_0/include/plf_io.h	147;"	d
HAL_GALILEO_STOP_RETRY_MASK	malta/v3_0/include/plf_io.h	214;"	d
HAL_GALILEO_SYSADCVALID_MASK	atlas/v3_0/include/plf_io.h	149;"	d
HAL_GALILEO_SYSADCVALID_MASK	malta/v3_0/include/plf_io.h	216;"	d
HAL_GALILEO_WRITEMODE_MASK	atlas/v3_0/include/plf_io.h	142;"	d
HAL_GALILEO_WRITEMODE_MASK	malta/v3_0/include/plf_io.h	209;"	d
HAL_GET_CP0_REGISTER_32	mips32/v3_0/include/var_arch.h	65;"	d
HAL_GET_CP0_REGISTER_32	mips64/v3_0/include/var_arch.h	70;"	d
HAL_GET_CP0_REGISTER_64	mips32/v3_0/include/var_arch.h	82;"	d
HAL_GET_CP0_REGISTER_64	mips64/v3_0/include/var_arch.h	87;"	d
HAL_GET_GDB_CP0_REGISTERS	arch/v3_0/include/hal_arch.h	269;"	d
HAL_GET_GDB_CP0_REGISTERS	arch/v3_0/include/hal_arch.h	327;"	d
HAL_GET_GDB_FPU_REGISTERS	arch/v3_0/include/hal_arch.h	243;"	d
HAL_GET_GDB_FPU_REGISTERS	arch/v3_0/include/hal_arch.h	258;"	d
HAL_GET_GDB_REGISTERS	arch/v3_0/include/hal_arch.h	333;"	d
HAL_HIT_INVALIDATE	idt32334/v3_0/include/var_cache.h	109;"	d
HAL_HIT_INVALIDATE	mips32/v3_0/include/var_cache.h	115;"	d
HAL_HIT_INVALIDATE	mips64/v3_0/include/var_cache.h	115;"	d
HAL_I2CFPGA_BASE	malta/v3_0/include/plf_io.h	332;"	d
HAL_I2CFPGA_INP	malta/v3_0/include/plf_io.h	333;"	d
HAL_I2CFPGA_IN_SDA_MASK	malta/v3_0/include/plf_io.h	352;"	d
HAL_I2CFPGA_OE	malta/v3_0/include/plf_io.h	334;"	d
HAL_I2CFPGA_OE_SCL_OUT	malta/v3_0/include/plf_io.h	341;"	d
HAL_I2CFPGA_OE_SCL_TRI	malta/v3_0/include/plf_io.h	342;"	d
HAL_I2CFPGA_OE_SDA_OUT	malta/v3_0/include/plf_io.h	343;"	d
HAL_I2CFPGA_OE_SDA_TRI	malta/v3_0/include/plf_io.h	344;"	d
HAL_I2CFPGA_OUT	malta/v3_0/include/plf_io.h	335;"	d
HAL_I2CFPGA_OUT_SCL_HIGH	malta/v3_0/include/plf_io.h	346;"	d
HAL_I2CFPGA_OUT_SCL_LOW	malta/v3_0/include/plf_io.h	347;"	d
HAL_I2CFPGA_OUT_SDA_ACK	malta/v3_0/include/plf_io.h	354;"	d
HAL_I2CFPGA_OUT_SDA_HIGH	malta/v3_0/include/plf_io.h	348;"	d
HAL_I2CFPGA_OUT_SDA_LOW	malta/v3_0/include/plf_io.h	349;"	d
HAL_I2CFPGA_OUT_SDA_NACK	malta/v3_0/include/plf_io.h	355;"	d
HAL_I2CFPGA_OUT_SDA_WAIT_ACK	malta/v3_0/include/plf_io.h	356;"	d
HAL_I2CFPGA_SEL	malta/v3_0/include/plf_io.h	336;"	d
HAL_I2CFPGA_SEL_FPGA	malta/v3_0/include/plf_io.h	338;"	d
HAL_I2CFPGA_SEL_SB	malta/v3_0/include/plf_io.h	339;"	d
HAL_I2C_CHIGH_DHIGH	malta/v3_0/include/plf_io.h	367;"	d
HAL_I2C_CHIGH_DLOW	malta/v3_0/include/plf_io.h	368;"	d
HAL_I2C_CIN_DIN	malta/v3_0/include/plf_io.h	366;"	d
HAL_I2C_CLOW_DHIGH	malta/v3_0/include/plf_io.h	370;"	d
HAL_I2C_CLOW_DLOW	malta/v3_0/include/plf_io.h	369;"	d
HAL_I2C_COUT_DIN	malta/v3_0/include/plf_io.h	365;"	d
HAL_I2C_COUT_DOUT	malta/v3_0/include/plf_io.h	364;"	d
HAL_I2C_READ	malta/v3_0/include/plf_io.h	360;"	d
HAL_I2C_SPD_ADDRESS	malta/v3_0/include/plf_io.h	362;"	d
HAL_I2C_WRITE	malta/v3_0/include/plf_io.h	359;"	d
HAL_ICACHE_DISABLE	arch/v3_0/include/hal_cache.h	379;"	d
HAL_ICACHE_DISABLE	rm7000/var/v3_0/include/var_cache.h	165;"	d
HAL_ICACHE_DISABLE	tx39/v3_0/include/var_cache.h	221;"	d
HAL_ICACHE_DISABLE	tx49/v3_0/include/var_cache.h	164;"	d
HAL_ICACHE_DISABLE	upd985xx/v3_0/include/var_cache.h	150;"	d
HAL_ICACHE_DISABLE	vr4300/v3_0/include/var_cache.h	144;"	d
HAL_ICACHE_DISABLE_DEFINED	rm7000/var/v3_0/include/var_cache.h	166;"	d
HAL_ICACHE_DISABLE_DEFINED	tx39/v3_0/include/var_cache.h	220;"	d
HAL_ICACHE_DISABLE_DEFINED	tx49/v3_0/include/var_cache.h	163;"	d
HAL_ICACHE_DISABLE_DEFINED	upd985xx/v3_0/include/var_cache.h	151;"	d
HAL_ICACHE_DISABLE_DEFINED	vr4300/v3_0/include/var_cache.h	145;"	d
HAL_ICACHE_ENABLE	arch/v3_0/include/hal_cache.h	374;"	d
HAL_ICACHE_ENABLE	rm7000/var/v3_0/include/var_cache.h	159;"	d
HAL_ICACHE_ENABLE	tx39/v3_0/include/var_cache.h	207;"	d
HAL_ICACHE_ENABLE	tx49/v3_0/include/var_cache.h	151;"	d
HAL_ICACHE_ENABLE	upd985xx/v3_0/include/var_cache.h	144;"	d
HAL_ICACHE_ENABLE	vr4300/v3_0/include/var_cache.h	138;"	d
HAL_ICACHE_ENABLE_DEFINED	rm7000/var/v3_0/include/var_cache.h	160;"	d
HAL_ICACHE_ENABLE_DEFINED	tx39/v3_0/include/var_cache.h	206;"	d
HAL_ICACHE_ENABLE_DEFINED	tx49/v3_0/include/var_cache.h	150;"	d
HAL_ICACHE_ENABLE_DEFINED	upd985xx/v3_0/include/var_cache.h	145;"	d
HAL_ICACHE_ENABLE_DEFINED	vr4300/v3_0/include/var_cache.h	139;"	d
HAL_ICACHE_END_ADDRESS	arch/v3_0/include/hal_cache.h	214;"	d
HAL_ICACHE_FILL	idt32334/v3_0/include/var_cache.h	110;"	d
HAL_ICACHE_FILL	mips32/v3_0/include/var_cache.h	116;"	d
HAL_ICACHE_FILL	mips64/v3_0/include/var_cache.h	116;"	d
HAL_ICACHE_INVALIDATE	arch/v3_0/include/hal_cache.h	444;"	d
HAL_ICACHE_INVALIDATE	idt32334/v3_0/include/var_cache.h	293;"	d
HAL_ICACHE_INVALIDATE	mips32/v3_0/include/var_cache.h	299;"	d
HAL_ICACHE_INVALIDATE	mips64/v3_0/include/var_cache.h	299;"	d
HAL_ICACHE_INVALIDATE	tx39/v3_0/include/var_cache.h	296;"	d
HAL_ICACHE_INVALIDATE_ALL	arch/v3_0/include/hal_cache.h	389;"	d
HAL_ICACHE_INVALIDATE_ALL	idt32334/v3_0/include/var_cache.h	231;"	d
HAL_ICACHE_INVALIDATE_ALL	mips32/v3_0/include/var_cache.h	237;"	d
HAL_ICACHE_INVALIDATE_ALL	mips64/v3_0/include/var_cache.h	237;"	d
HAL_ICACHE_INVALIDATE_ALL	tx39/v3_0/include/var_cache.h	278;"	d
HAL_ICACHE_INVALIDATE_ALL	tx49/v3_0/include/var_cache.h	191;"	d
HAL_ICACHE_INVALIDATE_ALL_DEFINED	idt32334/v3_0/include/var_cache.h	230;"	d
HAL_ICACHE_INVALIDATE_ALL_DEFINED	mips32/v3_0/include/var_cache.h	236;"	d
HAL_ICACHE_INVALIDATE_ALL_DEFINED	mips64/v3_0/include/var_cache.h	236;"	d
HAL_ICACHE_INVALIDATE_ALL_DEFINED	tx39/v3_0/include/var_cache.h	277;"	d
HAL_ICACHE_INVALIDATE_ALL_DEFINED	tx49/v3_0/include/var_cache.h	190;"	d
HAL_ICACHE_INVALIDATE_DEFINED	idt32334/v3_0/include/var_cache.h	292;"	d
HAL_ICACHE_INVALIDATE_DEFINED	mips32/v3_0/include/var_cache.h	298;"	d
HAL_ICACHE_INVALIDATE_DEFINED	mips64/v3_0/include/var_cache.h	298;"	d
HAL_ICACHE_INVALIDATE_DEFINED	tx39/v3_0/include/var_cache.h	295;"	d
HAL_ICACHE_IS_ENABLED	arch/v3_0/include/hal_cache.h	383;"	d
HAL_ICACHE_IS_ENABLED	rm7000/var/v3_0/include/var_cache.h	170;"	d
HAL_ICACHE_IS_ENABLED	tx49/v3_0/include/var_cache.h	176;"	d
HAL_ICACHE_IS_ENABLED	upd985xx/v3_0/include/var_cache.h	155;"	d
HAL_ICACHE_IS_ENABLED	vr4300/v3_0/include/var_cache.h	149;"	d
HAL_ICACHE_IS_ENABLED_DEFINED	rm7000/var/v3_0/include/var_cache.h	171;"	d
HAL_ICACHE_IS_ENABLED_DEFINED	tx49/v3_0/include/var_cache.h	175;"	d
HAL_ICACHE_IS_ENABLED_DEFINED	upd985xx/v3_0/include/var_cache.h	156;"	d
HAL_ICACHE_IS_ENABLED_DEFINED	vr4300/v3_0/include/var_cache.h	150;"	d
HAL_ICACHE_LINE_SIZE	arch/v3_0/include/hal_cache.h	93;"	d
HAL_ICACHE_LINE_SIZE	idt32334/v3_0/include/var_cache.h	79;"	d
HAL_ICACHE_LINE_SIZE	mips32/v3_0/include/var_cache.h	80;"	d
HAL_ICACHE_LINE_SIZE	mips64/v3_0/include/var_cache.h	80;"	d
HAL_ICACHE_LINE_SIZE	rm7000/var/v3_0/include/var_cache.h	93;"	d
HAL_ICACHE_LINE_SIZE	tx39/v3_0/include/var_cache.h	80;"	d
HAL_ICACHE_LINE_SIZE	tx49/v3_0/include/var_cache.h	82;"	d
HAL_ICACHE_LINE_SIZE	upd985xx/v3_0/include/var_cache.h	74;"	d
HAL_ICACHE_LINE_SIZE	vr4300/v3_0/include/var_cache.h	75;"	d
HAL_ICACHE_LOCK	arch/v3_0/include/hal_cache.h	413;"	d
HAL_ICACHE_LOCK	idt32334/v3_0/include/var_cache.h	258;"	d
HAL_ICACHE_LOCK	mips32/v3_0/include/var_cache.h	264;"	d
HAL_ICACHE_LOCK	mips64/v3_0/include/var_cache.h	264;"	d
HAL_ICACHE_LOCK	tx39/v3_0/include/var_cache.h	241;"	d
HAL_ICACHE_LOCK_DEFINED	idt32334/v3_0/include/var_cache.h	257;"	d
HAL_ICACHE_LOCK_DEFINED	mips32/v3_0/include/var_cache.h	263;"	d
HAL_ICACHE_LOCK_DEFINED	mips64/v3_0/include/var_cache.h	263;"	d
HAL_ICACHE_LOCK_DEFINED	tx39/v3_0/include/var_cache.h	240;"	d
HAL_ICACHE_LOCK_DEFINED	upd985xx/v3_0/include/var_cache.h	167;"	d
HAL_ICACHE_LOCK_DEFINED	vr4300/v3_0/include/var_cache.h	161;"	d
HAL_ICACHE_SETS	arch/v3_0/include/hal_cache.h	97;"	d
HAL_ICACHE_SETS	idt32334/v3_0/include/var_cache.h	83;"	d
HAL_ICACHE_SETS	mips32/v3_0/include/var_cache.h	84;"	d
HAL_ICACHE_SETS	mips64/v3_0/include/var_cache.h	84;"	d
HAL_ICACHE_SETS	rm7000/var/v3_0/include/var_cache.h	97;"	d
HAL_ICACHE_SETS	tx39/v3_0/include/var_cache.h	84;"	d
HAL_ICACHE_SETS	tx49/v3_0/include/var_cache.h	86;"	d
HAL_ICACHE_SETS	upd985xx/v3_0/include/var_cache.h	78;"	d
HAL_ICACHE_SETS	vr4300/v3_0/include/var_cache.h	79;"	d
HAL_ICACHE_SIZE	arch/v3_0/include/hal_cache.h	92;"	d
HAL_ICACHE_SIZE	idt32334/v3_0/include/var_cache.h	78;"	d
HAL_ICACHE_SIZE	mips32/v3_0/include/var_cache.h	79;"	d
HAL_ICACHE_SIZE	mips64/v3_0/include/var_cache.h	79;"	d
HAL_ICACHE_SIZE	rm7000/var/v3_0/include/var_cache.h	92;"	d
HAL_ICACHE_SIZE	tx39/v3_0/include/var_cache.h	79;"	d
HAL_ICACHE_SIZE	tx49/v3_0/include/var_cache.h	81;"	d
HAL_ICACHE_SIZE	upd985xx/v3_0/include/var_cache.h	73;"	d
HAL_ICACHE_SIZE	vr4300/v3_0/include/var_cache.h	74;"	d
HAL_ICACHE_START_ADDRESS	arch/v3_0/include/hal_cache.h	211;"	d
HAL_ICACHE_SYNC	arch/v3_0/include/hal_cache.h	403;"	d
HAL_ICACHE_SYNC	mips32/v3_0/include/var_cache.h	256;"	d
HAL_ICACHE_SYNC	mips64/v3_0/include/var_cache.h	256;"	d
HAL_ICACHE_SYNC_DEFINED	mips32/v3_0/include/var_cache.h	255;"	d
HAL_ICACHE_SYNC_DEFINED	mips64/v3_0/include/var_cache.h	255;"	d
HAL_ICACHE_UNLOCK	arch/v3_0/include/hal_cache.h	431;"	d
HAL_ICACHE_UNLOCK	idt32334/v3_0/include/var_cache.h	272;"	d
HAL_ICACHE_UNLOCK	mips32/v3_0/include/var_cache.h	278;"	d
HAL_ICACHE_UNLOCK	mips64/v3_0/include/var_cache.h	278;"	d
HAL_ICACHE_UNLOCK	tx39/v3_0/include/var_cache.h	254;"	d
HAL_ICACHE_UNLOCK_ALL	idt32334/v3_0/include/var_cache.h	286;"	d
HAL_ICACHE_UNLOCK_ALL	mips32/v3_0/include/var_cache.h	292;"	d
HAL_ICACHE_UNLOCK_ALL	mips64/v3_0/include/var_cache.h	292;"	d
HAL_ICACHE_UNLOCK_ALL	tx39/v3_0/include/var_cache.h	268;"	d
HAL_ICACHE_UNLOCK_ALL_DEFINED	idt32334/v3_0/include/var_cache.h	285;"	d
HAL_ICACHE_UNLOCK_ALL_DEFINED	mips32/v3_0/include/var_cache.h	291;"	d
HAL_ICACHE_UNLOCK_ALL_DEFINED	mips64/v3_0/include/var_cache.h	291;"	d
HAL_ICACHE_UNLOCK_ALL_DEFINED	tx39/v3_0/include/var_cache.h	267;"	d
HAL_ICACHE_UNLOCK_DEFINED	idt32334/v3_0/include/var_cache.h	271;"	d
HAL_ICACHE_UNLOCK_DEFINED	mips32/v3_0/include/var_cache.h	277;"	d
HAL_ICACHE_UNLOCK_DEFINED	mips64/v3_0/include/var_cache.h	277;"	d
HAL_ICACHE_UNLOCK_DEFINED	tx39/v3_0/include/var_cache.h	253;"	d
HAL_ICACHE_UNLOCK_DEFINED	upd985xx/v3_0/include/var_cache.h	168;"	d
HAL_ICACHE_UNLOCK_DEFINED	vr4300/v3_0/include/var_cache.h	162;"	d
HAL_ICACHE_WAYS	arch/v3_0/include/hal_cache.h	94;"	d
HAL_ICACHE_WAYS	idt32334/v3_0/include/var_cache.h	80;"	d
HAL_ICACHE_WAYS	mips32/v3_0/include/var_cache.h	81;"	d
HAL_ICACHE_WAYS	mips64/v3_0/include/var_cache.h	81;"	d
HAL_ICACHE_WAYS	rm7000/var/v3_0/include/var_cache.h	94;"	d
HAL_ICACHE_WAYS	tx39/v3_0/include/var_cache.h	81;"	d
HAL_ICACHE_WAYS	tx49/v3_0/include/var_cache.h	83;"	d
HAL_ICACHE_WAYS	upd985xx/v3_0/include/var_cache.h	75;"	d
HAL_ICACHE_WAYS	vr4300/v3_0/include/var_cache.h	76;"	d
HAL_IDE_INIT	malta/v3_0/include/plf_io.h	627;"	d
HAL_IDE_NUM_CONTROLLERS	malta/v3_0/include/plf_io.h	623;"	d
HAL_IDE_READ_ALTSTATUS	malta/v3_0/include/plf_io.h	633;"	d
HAL_IDE_READ_UINT16	malta/v3_0/include/plf_io.h	631;"	d
HAL_IDE_READ_UINT8	malta/v3_0/include/plf_io.h	629;"	d
HAL_IDE_WRITE_CONTROL	malta/v3_0/include/plf_io.h	640;"	d
HAL_IDE_WRITE_UINT16	malta/v3_0/include/plf_io.h	638;"	d
HAL_IDE_WRITE_UINT8	malta/v3_0/include/plf_io.h	636;"	d
HAL_IDLE_THREAD_ACTION	arch/v3_0/include/hal_arch.h	407;"	d
HAL_INDEX_INVALIDATE	idt32334/v3_0/include/var_cache.h	106;"	d
HAL_INDEX_INVALIDATE	mips32/v3_0/include/var_cache.h	112;"	d
HAL_INDEX_INVALIDATE	mips64/v3_0/include/var_cache.h	112;"	d
HAL_INDEX_LOAD_TAG	idt32334/v3_0/include/var_cache.h	107;"	d
HAL_INDEX_LOAD_TAG	mips32/v3_0/include/var_cache.h	113;"	d
HAL_INDEX_LOAD_TAG	mips64/v3_0/include/var_cache.h	113;"	d
HAL_INDEX_STORE_TAG	idt32334/v3_0/include/var_cache.h	108;"	d
HAL_INDEX_STORE_TAG	mips32/v3_0/include/var_cache.h	114;"	d
HAL_INDEX_STORE_TAG	mips64/v3_0/include/var_cache.h	114;"	d
HAL_INTERRUPT_ACKNOWLEDGE	arch/v3_0/include/hal_intr.h	432;"	d
HAL_INTERRUPT_ACKNOWLEDGE	atlas/v3_0/include/plf_intr.h	178;"	d
HAL_INTERRUPT_ACKNOWLEDGE	idt79s334a/v3_0/include/plf_intr.h	199;"	d
HAL_INTERRUPT_ACKNOWLEDGE	malta/v3_0/include/plf_intr.h	222;"	d
HAL_INTERRUPT_ACKNOWLEDGE	ref4955/v3_0/include/plf_intr.h	273;"	d
HAL_INTERRUPT_ACKNOWLEDGE	rm7000/var/v3_0/include/var_intr.h	138;"	d
HAL_INTERRUPT_ACKNOWLEDGE	tx39/v3_0/include/var_intr.h	142;"	d
HAL_INTERRUPT_ACKNOWLEDGE	upd985xx/v3_0/include/var_intr.h	241;"	d
HAL_INTERRUPT_ACKNOWLEDGE	upd985xx/v3_0/include/var_intr.h	320;"	d
HAL_INTERRUPT_ACKNOWLEDGE	vrc437x/v3_0/include/plf_intr.h	226;"	d
HAL_INTERRUPT_ACKNOWLEDGE_CPU	idt79s334a/v3_0/include/plf_intr.h	164;"	d
HAL_INTERRUPT_ATTACH	arch/v3_0/include/hal_intr.h	336;"	d
HAL_INTERRUPT_CONFIGURE	arch/v3_0/include/hal_intr.h	448;"	d
HAL_INTERRUPT_CONFIGURE	atlas/v3_0/include/plf_intr.h	202;"	d
HAL_INTERRUPT_CONFIGURE	idt79s334a/v3_0/include/plf_intr.h	180;"	d
HAL_INTERRUPT_CONFIGURE	malta/v3_0/include/plf_intr.h	250;"	d
HAL_INTERRUPT_CONFIGURE	ref4955/v3_0/include/plf_intr.h	302;"	d
HAL_INTERRUPT_CONFIGURE	rm7000/var/v3_0/include/var_intr.h	156;"	d
HAL_INTERRUPT_CONFIGURE	tx39/v3_0/include/var_intr.h	163;"	d
HAL_INTERRUPT_CONFIGURE	upd985xx/v3_0/include/var_intr.h	354;"	d
HAL_INTERRUPT_CONFIGURE	vrc437x/v3_0/include/plf_intr.h	257;"	d
HAL_INTERRUPT_DETACH	arch/v3_0/include/hal_intr.h	349;"	d
HAL_INTERRUPT_IN_USE	arch/v3_0/include/hal_intr.h	325;"	d
HAL_INTERRUPT_MASK	arch/v3_0/include/hal_intr.h	401;"	d
HAL_INTERRUPT_MASK	atlas/v3_0/include/plf_intr.h	128;"	d
HAL_INTERRUPT_MASK	idt79s334a/v3_0/include/plf_intr.h	189;"	d
HAL_INTERRUPT_MASK	malta/v3_0/include/plf_intr.h	153;"	d
HAL_INTERRUPT_MASK	ref4955/v3_0/include/plf_intr.h	190;"	d
HAL_INTERRUPT_MASK	rm7000/var/v3_0/include/var_intr.h	70;"	d
HAL_INTERRUPT_MASK	tx39/v3_0/include/var_intr.h	122;"	d
HAL_INTERRUPT_MASK	upd985xx/v3_0/include/var_intr.h	205;"	d
HAL_INTERRUPT_MASK	upd985xx/v3_0/include/var_intr.h	286;"	d
HAL_INTERRUPT_MASK	vrc437x/v3_0/include/plf_intr.h	165;"	d
HAL_INTERRUPT_MASK_CPU	idt79s334a/v3_0/include/plf_intr.h	133;"	d
HAL_INTERRUPT_SET_LEVEL	arch/v3_0/include/hal_intr.h	450;"	d
HAL_INTERRUPT_SET_LEVEL	atlas/v3_0/include/plf_intr.h	206;"	d
HAL_INTERRUPT_SET_LEVEL	idt79s334a/v3_0/include/plf_intr.h	182;"	d
HAL_INTERRUPT_SET_LEVEL	malta/v3_0/include/plf_intr.h	274;"	d
HAL_INTERRUPT_SET_LEVEL	ref4955/v3_0/include/plf_intr.h	304;"	d
HAL_INTERRUPT_SET_LEVEL	rm7000/var/v3_0/include/var_intr.h	158;"	d
HAL_INTERRUPT_SET_LEVEL	tx39/v3_0/include/var_intr.h	190;"	d
HAL_INTERRUPT_SET_LEVEL	upd985xx/v3_0/include/var_intr.h	356;"	d
HAL_INTERRUPT_SET_LEVEL	vrc437x/v3_0/include/plf_intr.h	284;"	d
HAL_INTERRUPT_STACK_BASE	arch/v3_0/include/hal_intr.h	295;"	d
HAL_INTERRUPT_STACK_CALL_PENDING_DSRS	arch/v3_0/include/hal_intr.h	290;"	d
HAL_INTERRUPT_STACK_TOP	arch/v3_0/include/hal_intr.h	296;"	d
HAL_INTERRUPT_UNMASK	arch/v3_0/include/hal_intr.h	417;"	d
HAL_INTERRUPT_UNMASK	atlas/v3_0/include/plf_intr.h	153;"	d
HAL_INTERRUPT_UNMASK	idt79s334a/v3_0/include/plf_intr.h	194;"	d
HAL_INTERRUPT_UNMASK	malta/v3_0/include/plf_intr.h	188;"	d
HAL_INTERRUPT_UNMASK	ref4955/v3_0/include/plf_intr.h	232;"	d
HAL_INTERRUPT_UNMASK	rm7000/var/v3_0/include/var_intr.h	105;"	d
HAL_INTERRUPT_UNMASK	tx39/v3_0/include/var_intr.h	132;"	d
HAL_INTERRUPT_UNMASK	upd985xx/v3_0/include/var_intr.h	223;"	d
HAL_INTERRUPT_UNMASK	upd985xx/v3_0/include/var_intr.h	303;"	d
HAL_INTERRUPT_UNMASK	vrc437x/v3_0/include/plf_intr.h	196;"	d
HAL_INTERRUPT_UNMASK_CPU	idt79s334a/v3_0/include/plf_intr.h	149;"	d
HAL_IO_MACROS_DEFINED	arch/v3_0/include/hal_io.h	150;"	d
HAL_IO_MACROS_DEFINED	ref4955/v3_0/include/plf_io.h	195;"	d
HAL_IO_REGISTER	arch/v3_0/include/hal_io.h	/^typedef volatile CYG_ADDRWORD HAL_IO_REGISTER;$/;"	t
HAL_LSBIT_INDEX	arch/v3_0/include/hal_arch.h	133;"	d
HAL_LSBIT_INDEX	mips32/v3_0/include/var_arch.h	95;"	d
HAL_MALTA_BRKRES	malta/v3_0/include/plf_io.h	138;"	d
HAL_MALTA_BRKRES_DEFAULT_VALUE	malta/v3_0/include/plf_io.h	149;"	d
HAL_MALTA_BRKRES_OFFSET	malta/v3_0/include/plf_io.h	132;"	d
HAL_MALTA_CONTROLLER_BASE	malta/v3_0/include/plf_io.h	82;"	d
HAL_MALTA_CONTROLLER_BASE_ISD_CONFIG	malta/v3_0/include/plf_io.h	83;"	d
HAL_MALTA_FLASH_BASE	malta/v3_0/include/plf_io.h	84;"	d
HAL_MALTA_FLASH_SIZE	malta/v3_0/include/plf_io.h	85;"	d
HAL_MALTA_GORESET	malta/v3_0/include/plf_io.h	146;"	d
HAL_MALTA_MAX_BANKSIZE	malta/v3_0/include/plf_io.h	86;"	d
HAL_MALTA_MEMERROR	malta/v3_0/include/plf_io.h	89;"	d
HAL_MALTA_NMIACK	malta/v3_0/include/plf_io.h	136;"	d
HAL_MALTA_NMIACK_FLAG	malta/v3_0/include/plf_io.h	143;"	d
HAL_MALTA_NMIACK_OFFSET	malta/v3_0/include/plf_io.h	130;"	d
HAL_MALTA_NMISTATUS	malta/v3_0/include/plf_io.h	135;"	d
HAL_MALTA_NMISTATUS_FLAG	malta/v3_0/include/plf_io.h	142;"	d
HAL_MALTA_NMISTATUS_OFFSET	malta/v3_0/include/plf_io.h	129;"	d
HAL_MALTA_NULL_DEVNUM	malta/v3_0/include/plf_io.h	88;"	d
HAL_MALTA_PCI_IO_BASE	malta/v3_0/include/plf_io.h	80;"	d
HAL_MALTA_PCI_IO_SIZE	malta/v3_0/include/plf_io.h	81;"	d
HAL_MALTA_PCI_MEM0_BASE	malta/v3_0/include/plf_io.h	75;"	d
HAL_MALTA_PCI_MEM0_SIZE	malta/v3_0/include/plf_io.h	76;"	d
HAL_MALTA_PCI_MEM1_BASE	malta/v3_0/include/plf_io.h	77;"	d
HAL_MALTA_PCI_MEM1_SIZE	malta/v3_0/include/plf_io.h	78;"	d
HAL_MALTA_RAM_BASE	malta/v3_0/include/plf_io.h	74;"	d
HAL_MALTA_REGISTER_BASE	malta/v3_0/include/plf_io.h	127;"	d
HAL_MALTA_REVISION	malta/v3_0/include/plf_io.h	139;"	d
HAL_MALTA_REVISION_OFFSET	malta/v3_0/include/plf_io.h	133;"	d
HAL_MALTA_SOFTRES	malta/v3_0/include/plf_io.h	137;"	d
HAL_MALTA_SOFTRES_OFFSET	malta/v3_0/include/plf_io.h	131;"	d
HAL_MIPS_CACHE_FETCH_AND_LOCK_D	arch/v3_0/include/hal_cache.h	131;"	d
HAL_MIPS_CACHE_FETCH_AND_LOCK_I	arch/v3_0/include/hal_cache.h	130;"	d
HAL_MIPS_CACHE_FILL_I	arch/v3_0/include/hal_cache.h	116;"	d
HAL_MIPS_CACHE_HIT_INVALIDATE_D	arch/v3_0/include/hal_cache.h	114;"	d
HAL_MIPS_CACHE_HIT_INVALIDATE_I	arch/v3_0/include/hal_cache.h	113;"	d
HAL_MIPS_CACHE_HIT_INVALIDATE_S	arch/v3_0/include/hal_cache.h	115;"	d
HAL_MIPS_CACHE_HIT_WRITEBACK_D	arch/v3_0/include/hal_cache.h	122;"	d
HAL_MIPS_CACHE_HIT_WRITEBACK_INV_D	arch/v3_0/include/hal_cache.h	117;"	d
HAL_MIPS_CACHE_HIT_WRITEBACK_INV_S	arch/v3_0/include/hal_cache.h	118;"	d
HAL_MIPS_CACHE_INDEX_INVALIDATE_I	arch/v3_0/include/hal_cache.h	104;"	d
HAL_MIPS_CACHE_INDEX_LOAD_DATA_D	arch/v3_0/include/hal_cache.h	125;"	d
HAL_MIPS_CACHE_INDEX_LOAD_DATA_I	arch/v3_0/include/hal_cache.h	124;"	d
HAL_MIPS_CACHE_INDEX_LOAD_DATA_S	arch/v3_0/include/hal_cache.h	126;"	d
HAL_MIPS_CACHE_INDEX_LOAD_TAG_D	arch/v3_0/include/hal_cache.h	108;"	d
HAL_MIPS_CACHE_INDEX_LOAD_TAG_I	arch/v3_0/include/hal_cache.h	107;"	d
HAL_MIPS_CACHE_INDEX_LOAD_TAG_S	arch/v3_0/include/hal_cache.h	109;"	d
HAL_MIPS_CACHE_INDEX_STORE_DATA_D	arch/v3_0/include/hal_cache.h	134;"	d
HAL_MIPS_CACHE_INDEX_STORE_DATA_I	arch/v3_0/include/hal_cache.h	133;"	d
HAL_MIPS_CACHE_INDEX_STORE_DATA_S	arch/v3_0/include/hal_cache.h	135;"	d
HAL_MIPS_CACHE_INDEX_STORE_TAG_D	arch/v3_0/include/hal_cache.h	111;"	d
HAL_MIPS_CACHE_INDEX_STORE_TAG_I	arch/v3_0/include/hal_cache.h	110;"	d
HAL_MIPS_CACHE_INDEX_STORE_TAG_S	arch/v3_0/include/hal_cache.h	112;"	d
HAL_MIPS_CACHE_INDEX_WRITEBACK_INV_D	arch/v3_0/include/hal_cache.h	105;"	d
HAL_MIPS_CACHE_INDEX_WRITEBACK_INV_S	arch/v3_0/include/hal_cache.h	106;"	d
HAL_MIPS_CACHE_INSN_USES_LSB	tx49/v3_0/include/var_cache.h	88;"	d
HAL_MSBIT_INDEX	arch/v3_0/include/hal_arch.h	135;"	d
HAL_MSBIT_INDEX	mips32/v3_0/include/var_arch.h	110;"	d
HAL_OCELOT_NULL_DEVNUM	rm7000/ocelot/v3_0/include/plf_io.h	258;"	d
HAL_OCELOT_PCI_IO_BASE	rm7000/ocelot/v3_0/include/plf_io.h	88;"	d
HAL_OCELOT_PCI_IO_SIZE	rm7000/ocelot/v3_0/include/plf_io.h	89;"	d
HAL_OCELOT_PCI_MEM0_BASE	rm7000/ocelot/v3_0/include/plf_io.h	90;"	d
HAL_OCELOT_PCI_MEM0_SIZE	rm7000/ocelot/v3_0/include/plf_io.h	91;"	d
HAL_OCELOT_PCI_MEM1_BASE	rm7000/ocelot/v3_0/include/plf_io.h	92;"	d
HAL_OCELOT_PCI_MEM1_SIZE	rm7000/ocelot/v3_0/include/plf_io.h	93;"	d
HAL_OCELOT_RAM_BASE	rm7000/ocelot/v3_0/src/platform.S	/^#define HAL_OCELOT_RAM_BASE                      0x00000000$/;"	d
HAL_PCI_ADDRESS_WINDOW_1	vrc437x/v3_0/include/plf_io.h	66;"	d
HAL_PCI_ADDRESS_WINDOW_2	vrc437x/v3_0/include/plf_io.h	67;"	d
HAL_PCI_ALLOC_BASE_IO	atlas/v3_0/include/plf_io.h	423;"	d
HAL_PCI_ALLOC_BASE_IO	idt79s334a/v3_0/include/plf_io.h	70;"	d
HAL_PCI_ALLOC_BASE_IO	malta/v3_0/include/plf_io.h	529;"	d
HAL_PCI_ALLOC_BASE_IO	rm7000/ocelot/v3_0/include/plf_io.h	102;"	d
HAL_PCI_ALLOC_BASE_IO	vrc437x/v3_0/include/plf_io.h	188;"	d
HAL_PCI_ALLOC_BASE_MEMORY	atlas/v3_0/include/plf_io.h	422;"	d
HAL_PCI_ALLOC_BASE_MEMORY	idt79s334a/v3_0/include/plf_io.h	69;"	d
HAL_PCI_ALLOC_BASE_MEMORY	malta/v3_0/include/plf_io.h	528;"	d
HAL_PCI_ALLOC_BASE_MEMORY	rm7000/ocelot/v3_0/include/plf_io.h	101;"	d
HAL_PCI_ALLOC_BASE_MEMORY	vrc437x/v3_0/include/plf_io.h	187;"	d
HAL_PCI_BUS_TO_CPU	malta/v3_0/include/plf_io.h	615;"	d
HAL_PCI_CFG_READ_UINT16	atlas/v3_0/include/plf_io.h	435;"	d
HAL_PCI_CFG_READ_UINT16	idt79s334a/v3_0/include/plf_io.h	91;"	d
HAL_PCI_CFG_READ_UINT16	malta/v3_0/include/plf_io.h	541;"	d
HAL_PCI_CFG_READ_UINT16	rm7000/ocelot/v3_0/include/plf_io.h	171;"	d
HAL_PCI_CFG_READ_UINT16	vrc437x/v3_0/include/plf_io.h	125;"	d
HAL_PCI_CFG_READ_UINT32	atlas/v3_0/include/plf_io.h	438;"	d
HAL_PCI_CFG_READ_UINT32	idt79s334a/v3_0/include/plf_io.h	94;"	d
HAL_PCI_CFG_READ_UINT32	malta/v3_0/include/plf_io.h	544;"	d
HAL_PCI_CFG_READ_UINT32	rm7000/ocelot/v3_0/include/plf_io.h	174;"	d
HAL_PCI_CFG_READ_UINT32	vrc437x/v3_0/include/plf_io.h	135;"	d
HAL_PCI_CFG_READ_UINT8	atlas/v3_0/include/plf_io.h	432;"	d
HAL_PCI_CFG_READ_UINT8	idt79s334a/v3_0/include/plf_io.h	86;"	d
HAL_PCI_CFG_READ_UINT8	malta/v3_0/include/plf_io.h	538;"	d
HAL_PCI_CFG_READ_UINT8	rm7000/ocelot/v3_0/include/plf_io.h	168;"	d
HAL_PCI_CFG_READ_UINT8	vrc437x/v3_0/include/plf_io.h	115;"	d
HAL_PCI_CFG_WRITE_UINT16	atlas/v3_0/include/plf_io.h	446;"	d
HAL_PCI_CFG_WRITE_UINT16	idt79s334a/v3_0/include/plf_io.h	102;"	d
HAL_PCI_CFG_WRITE_UINT16	malta/v3_0/include/plf_io.h	552;"	d
HAL_PCI_CFG_WRITE_UINT16	rm7000/ocelot/v3_0/include/plf_io.h	182;"	d
HAL_PCI_CFG_WRITE_UINT16	vrc437x/v3_0/include/plf_io.h	163;"	d
HAL_PCI_CFG_WRITE_UINT32	atlas/v3_0/include/plf_io.h	449;"	d
HAL_PCI_CFG_WRITE_UINT32	idt79s334a/v3_0/include/plf_io.h	105;"	d
HAL_PCI_CFG_WRITE_UINT32	malta/v3_0/include/plf_io.h	555;"	d
HAL_PCI_CFG_WRITE_UINT32	rm7000/ocelot/v3_0/include/plf_io.h	185;"	d
HAL_PCI_CFG_WRITE_UINT32	vrc437x/v3_0/include/plf_io.h	175;"	d
HAL_PCI_CFG_WRITE_UINT8	atlas/v3_0/include/plf_io.h	443;"	d
HAL_PCI_CFG_WRITE_UINT8	idt79s334a/v3_0/include/plf_io.h	99;"	d
HAL_PCI_CFG_WRITE_UINT8	malta/v3_0/include/plf_io.h	549;"	d
HAL_PCI_CFG_WRITE_UINT8	rm7000/ocelot/v3_0/include/plf_io.h	179;"	d
HAL_PCI_CFG_WRITE_UINT8	vrc437x/v3_0/include/plf_io.h	151;"	d
HAL_PCI_CONFIG_ADDRESS	vrc437x/v3_0/include/plf_io.h	89;"	d
HAL_PCI_CONFIG_READ	vrc437x/v3_0/include/plf_io.h	108;"	d
HAL_PCI_CONFIG_SPACE_ADDR	rm7000/ocelot/v3_0/include/plf_io.h	72;"	d
HAL_PCI_CONFIG_SPACE_ADDR	vrc437x/v3_0/include/plf_io.h	70;"	d
HAL_PCI_CONFIG_SPACE_DATA	rm7000/ocelot/v3_0/include/plf_io.h	71;"	d
HAL_PCI_CONFIG_SPACE_DATA	vrc437x/v3_0/include/plf_io.h	69;"	d
HAL_PCI_CPU_TO_BUS	malta/v3_0/include/plf_io.h	610;"	d
HAL_PCI_ENABLE_REG	vrc437x/v3_0/include/plf_io.h	71;"	d
HAL_PCI_IGNORE_DEVICE	atlas/v3_0/include/plf_io.h	488;"	d
HAL_PCI_IGNORE_DEVICE	malta/v3_0/include/plf_io.h	606;"	d
HAL_PCI_IGNORE_DEVICE	rm7000/ocelot/v3_0/include/plf_io.h	222;"	d
HAL_PCI_IGNORE_DEVICE	vrc437x/v3_0/include/plf_io.h	218;"	d
HAL_PCI_INIT	atlas/v3_0/include/plf_io.h	419;"	d
HAL_PCI_INIT	idt79s334a/v3_0/include/plf_io.h	65;"	d
HAL_PCI_INIT	malta/v3_0/include/plf_io.h	521;"	d
HAL_PCI_INIT	rm7000/ocelot/v3_0/include/plf_io.h	163;"	d
HAL_PCI_INIT	vrc437x/v3_0/include/plf_io.h	85;"	d
HAL_PCI_IO_WINDOW	vrc437x/v3_0/include/plf_io.h	68;"	d
HAL_PCI_PHYSICAL_IO_BASE	atlas/v3_0/include/plf_io.h	428;"	d
HAL_PCI_PHYSICAL_IO_BASE	idt79s334a/v3_0/include/plf_io.h	74;"	d
HAL_PCI_PHYSICAL_IO_BASE	malta/v3_0/include/plf_io.h	534;"	d
HAL_PCI_PHYSICAL_IO_BASE	rm7000/ocelot/v3_0/include/plf_io.h	98;"	d
HAL_PCI_PHYSICAL_IO_BASE	vrc437x/v3_0/include/plf_io.h	78;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	atlas/v3_0/include/plf_io.h	427;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	idt79s334a/v3_0/include/plf_io.h	73;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	malta/v3_0/include/plf_io.h	533;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	rm7000/ocelot/v3_0/include/plf_io.h	97;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	vrc437x/v3_0/include/plf_io.h	79;"	d
HAL_PCI_TRANSLATE_INTERRUPT	atlas/v3_0/include/plf_io.h	455;"	d
HAL_PCI_TRANSLATE_INTERRUPT	idt79s334a/v3_0/include/plf_io.h	112;"	d
HAL_PCI_TRANSLATE_INTERRUPT	malta/v3_0/include/plf_io.h	561;"	d
HAL_PCI_TRANSLATE_INTERRUPT	rm7000/ocelot/v3_0/include/plf_io.h	198;"	d
HAL_PCI_TRANSLATE_INTERRUPT	vrc437x/v3_0/include/plf_io.h	196;"	d
HAL_PIIX4_ELCR1	malta/v3_0/include/plf_io.h	171;"	d
HAL_PIIX4_ELCR1_MASK	malta/v3_0/include/plf_io.h	185;"	d
HAL_PIIX4_ELCR2	malta/v3_0/include/plf_io.h	172;"	d
HAL_PIIX4_ELCR2_MASK	malta/v3_0/include/plf_io.h	186;"	d
HAL_PIIX4_ICW1_SEL	malta/v3_0/include/plf_io.h	174;"	d
HAL_PIIX4_ICW1_WR	malta/v3_0/include/plf_io.h	175;"	d
HAL_PIIX4_ICW3_CASCADE	malta/v3_0/include/plf_io.h	176;"	d
HAL_PIIX4_ICW3_SLAVE	malta/v3_0/include/plf_io.h	177;"	d
HAL_PIIX4_ICW4_UPMODE	malta/v3_0/include/plf_io.h	178;"	d
HAL_PIIX4_IDE_PRI_CMD	malta/v3_0/include/plf_io.h	189;"	d
HAL_PIIX4_IDE_PRI_CTL	malta/v3_0/include/plf_io.h	190;"	d
HAL_PIIX4_IDE_SEC_CMD	malta/v3_0/include/plf_io.h	191;"	d
HAL_PIIX4_IDE_SEC_CTL	malta/v3_0/include/plf_io.h	192;"	d
HAL_PIIX4_MASTER_ICW1	malta/v3_0/include/plf_io.h	155;"	d
HAL_PIIX4_MASTER_ICW2	malta/v3_0/include/plf_io.h	156;"	d
HAL_PIIX4_MASTER_ICW3	malta/v3_0/include/plf_io.h	157;"	d
HAL_PIIX4_MASTER_ICW4	malta/v3_0/include/plf_io.h	158;"	d
HAL_PIIX4_MASTER_OCW1	malta/v3_0/include/plf_io.h	160;"	d
HAL_PIIX4_MASTER_OCW3	malta/v3_0/include/plf_io.h	159;"	d
HAL_PIIX4_MASTER_SLAVE_OFFSET	malta/v3_0/include/plf_io.h	169;"	d
HAL_PIIX4_OCW3_ESSM	malta/v3_0/include/plf_io.h	180;"	d
HAL_PIIX4_OCW3_IS	malta/v3_0/include/plf_io.h	183;"	d
HAL_PIIX4_OCW3_REQ	malta/v3_0/include/plf_io.h	182;"	d
HAL_PIIX4_OCW3_SEL	malta/v3_0/include/plf_io.h	181;"	d
HAL_PIIX4_REGISTER_BASE	malta/v3_0/include/plf_io.h	152;"	d
HAL_PIIX4_SLAVE_ICW1	malta/v3_0/include/plf_io.h	162;"	d
HAL_PIIX4_SLAVE_ICW2	malta/v3_0/include/plf_io.h	164;"	d
HAL_PIIX4_SLAVE_ICW3	malta/v3_0/include/plf_io.h	165;"	d
HAL_PIIX4_SLAVE_ICW4	malta/v3_0/include/plf_io.h	166;"	d
HAL_PIIX4_SLAVE_OCW1	malta/v3_0/include/plf_io.h	167;"	d
HAL_PIIX4_SLAVE_OCW3	malta/v3_0/include/plf_io.h	163;"	d
HAL_PLATFORM_RESET	atlas/v3_0/include/plf_intr.h	234;"	d
HAL_PLATFORM_RESET	idt79s334a/v3_0/include/plf_intr.h	66;"	d
HAL_PLATFORM_RESET	jmr3904/v3_0/include/plf_intr.h	82;"	d
HAL_PLATFORM_RESET	malta/v3_0/include/plf_intr.h	300;"	d
HAL_PLATFORM_RESET	ref4955/v3_0/include/plf_intr.h	313;"	d
HAL_PLATFORM_RESET	rm7000/ocelot/v3_0/include/plf_intr.h	130;"	d
HAL_PLATFORM_RESET	vrc437x/v3_0/include/plf_intr.h	312;"	d
HAL_PLATFORM_RESET_ENTRY	atlas/v3_0/include/plf_intr.h	236;"	d
HAL_PLATFORM_RESET_ENTRY	idt79s334a/v3_0/include/plf_intr.h	68;"	d
HAL_PLATFORM_RESET_ENTRY	malta/v3_0/include/plf_intr.h	302;"	d
HAL_PLATFORM_RESET_ENTRY	ref4955/v3_0/include/plf_intr.h	315;"	d
HAL_PLATFORM_RESET_ENTRY	rm7000/ocelot/v3_0/include/plf_intr.h	132;"	d
HAL_PLATFORM_RESET_ENTRY	vrc437x/v3_0/include/plf_intr.h	314;"	d
HAL_QUERY_INTERRUPTS	arch/v3_0/include/hal_intr.h	272;"	d
HAL_QUERY_INTERRUPTS	upd985xx/v3_0/include/var_intr.h	185;"	d
HAL_READ_INTR_REGS	upd985xx/v3_0/include/var_intr.h	363;"	d
HAL_READ_UINT16	arch/v3_0/include/hal_io.h	106;"	d
HAL_READ_UINT16	ref4955/v3_0/include/plf_io.h	123;"	d
HAL_READ_UINT16	ref4955/v3_0/include/plf_io.h	145;"	d
HAL_READ_UINT16_VECTOR	arch/v3_0/include/hal_io.h	112;"	d
HAL_READ_UINT16_VECTOR	ref4955/v3_0/include/plf_io.h	129;"	d
HAL_READ_UINT16_VECTOR	ref4955/v3_0/include/plf_io.h	151;"	d
HAL_READ_UINT32	arch/v3_0/include/hal_io.h	130;"	d
HAL_READ_UINT32	ref4955/v3_0/include/plf_io.h	175;"	d
HAL_READ_UINT32_VECTOR	arch/v3_0/include/hal_io.h	136;"	d
HAL_READ_UINT32_VECTOR	ref4955/v3_0/include/plf_io.h	181;"	d
HAL_READ_UINT8	arch/v3_0/include/hal_io.h	81;"	d
HAL_READ_UINT8	ref4955/v3_0/include/plf_io.h	70;"	d
HAL_READ_UINT8	ref4955/v3_0/include/plf_io.h	92;"	d
HAL_READ_UINT8_VECTOR	arch/v3_0/include/hal_io.h	87;"	d
HAL_READ_UINT8_VECTOR	ref4955/v3_0/include/plf_io.h	76;"	d
HAL_READ_UINT8_VECTOR	ref4955/v3_0/include/plf_io.h	98;"	d
HAL_REG	atlas/v3_0/include/plf_io.h	62;"	d
HAL_REG	atlas/v3_0/include/plf_io.h	64;"	d
HAL_REG	malta/v3_0/include/plf_io.h	62;"	d
HAL_REG	malta/v3_0/include/plf_io.h	66;"	d
HAL_REG16	malta/v3_0/include/plf_io.h	64;"	d
HAL_REG16	malta/v3_0/include/plf_io.h	68;"	d
HAL_REG8	malta/v3_0/include/plf_io.h	63;"	d
HAL_REG8	malta/v3_0/include/plf_io.h	67;"	d
HAL_REORDER_BARRIER	arch/v3_0/include/hal_arch.h	206;"	d
HAL_RESTORE_INTERRUPTS	arch/v3_0/include/hal_intr.h	258;"	d
HAL_RESTORE_INTERRUPTS	upd985xx/v3_0/include/var_intr.h	170;"	d
HAL_SAA9730_I2CSC_I2CCC_6400	atlas/v3_0/include/plf_io.h	261;"	d
HAL_SAA9730_I2CSC_OFFSET	atlas/v3_0/include/plf_io.h	267;"	d
HAL_SAA9730_I2CTFR_ATTR0_START	atlas/v3_0/include/plf_io.h	262;"	d
HAL_SAA9730_I2CTFR_ATTR1_CONT	atlas/v3_0/include/plf_io.h	265;"	d
HAL_SAA9730_I2CTFR_ATTR2_START	atlas/v3_0/include/plf_io.h	263;"	d
HAL_SAA9730_I2CTFR_ATTR2_STOP	atlas/v3_0/include/plf_io.h	264;"	d
HAL_SAA9730_I2CTFR_OFFSET	atlas/v3_0/include/plf_io.h	266;"	d
HAL_SAA9730_SYSRESET_ALL	atlas/v3_0/include/plf_io.h	269;"	d
HAL_SAA9730_SYSRESET_OFFSET	atlas/v3_0/include/plf_io.h	268;"	d
HAL_SET_CP0_REGISTER_32	mips32/v3_0/include/var_arch.h	74;"	d
HAL_SET_CP0_REGISTER_32	mips64/v3_0/include/var_arch.h	79;"	d
HAL_SET_CP0_REGISTER_64	mips32/v3_0/include/var_arch.h	84;"	d
HAL_SET_CP0_REGISTER_64	mips64/v3_0/include/var_arch.h	96;"	d
HAL_SET_GDB_CP0_REGISTERS	arch/v3_0/include/hal_arch.h	304;"	d
HAL_SET_GDB_CP0_REGISTERS	arch/v3_0/include/hal_arch.h	328;"	d
HAL_SET_GDB_FPU_REGISTERS	arch/v3_0/include/hal_arch.h	250;"	d
HAL_SET_GDB_FPU_REGISTERS	arch/v3_0/include/hal_arch.h	259;"	d
HAL_SET_GDB_REGISTERS	arch/v3_0/include/hal_arch.h	354;"	d
HAL_SPD_CONFIG_TYPE_ECC	atlas/v3_0/include/plf_io.h	283;"	d
HAL_SPD_CONFIG_TYPE_ECC	malta/v3_0/include/plf_io.h	385;"	d
HAL_SPD_CONFIG_TYPE_PARITY	atlas/v3_0/include/plf_io.h	282;"	d
HAL_SPD_CONFIG_TYPE_PARITY	malta/v3_0/include/plf_io.h	384;"	d
HAL_SPD_GET_BURST_LENGTH	atlas/v3_0/include/plf_io.h	278;"	d
HAL_SPD_GET_BURST_LENGTH	malta/v3_0/include/plf_io.h	380;"	d
HAL_SPD_GET_CAS_LAT	atlas/v3_0/include/plf_io.h	280;"	d
HAL_SPD_GET_CAS_LAT	malta/v3_0/include/plf_io.h	382;"	d
HAL_SPD_GET_CONFIG_TYPE	atlas/v3_0/include/plf_io.h	274;"	d
HAL_SPD_GET_CONFIG_TYPE	malta/v3_0/include/plf_io.h	377;"	d
HAL_SPD_GET_ERROR_CHECK_WIDTH	atlas/v3_0/include/plf_io.h	277;"	d
HAL_SPD_GET_ERROR_CHECK_WIDTH	malta/v3_0/include/plf_io.h	379;"	d
HAL_SPD_GET_NUM_COL_BITS	atlas/v3_0/include/plf_io.h	272;"	d
HAL_SPD_GET_NUM_COL_BITS	malta/v3_0/include/plf_io.h	374;"	d
HAL_SPD_GET_NUM_DEVICE_BANKS	atlas/v3_0/include/plf_io.h	279;"	d
HAL_SPD_GET_NUM_DEVICE_BANKS	malta/v3_0/include/plf_io.h	381;"	d
HAL_SPD_GET_NUM_MODULE_BANKS	atlas/v3_0/include/plf_io.h	273;"	d
HAL_SPD_GET_NUM_MODULE_BANKS	malta/v3_0/include/plf_io.h	375;"	d
HAL_SPD_GET_NUM_ROW_BITS	atlas/v3_0/include/plf_io.h	271;"	d
HAL_SPD_GET_NUM_ROW_BITS	malta/v3_0/include/plf_io.h	373;"	d
HAL_SPD_GET_REFRESH_RATE	atlas/v3_0/include/plf_io.h	275;"	d
HAL_SPD_GET_REFRESH_RATE	malta/v3_0/include/plf_io.h	378;"	d
HAL_SPD_GET_ROW_DENSITY	atlas/v3_0/include/plf_io.h	281;"	d
HAL_SPD_GET_ROW_DENSITY	malta/v3_0/include/plf_io.h	383;"	d
HAL_SPD_GET_SDRAM_WIDTH	atlas/v3_0/include/plf_io.h	276;"	d
HAL_SPD_GET_SDRAM_WIDTH	malta/v3_0/include/plf_io.h	376;"	d
HAL_SPD_REFRESH_COUNTER_125	atlas/v3_0/include/plf_io.h	291;"	d
HAL_SPD_REFRESH_COUNTER_125	malta/v3_0/include/plf_io.h	393;"	d
HAL_SPD_REFRESH_COUNTER_15_625	atlas/v3_0/include/plf_io.h	294;"	d
HAL_SPD_REFRESH_COUNTER_15_625	malta/v3_0/include/plf_io.h	396;"	d
HAL_SPD_REFRESH_COUNTER_31_3	atlas/v3_0/include/plf_io.h	293;"	d
HAL_SPD_REFRESH_COUNTER_31_3	malta/v3_0/include/plf_io.h	395;"	d
HAL_SPD_REFRESH_COUNTER_3_9	atlas/v3_0/include/plf_io.h	296;"	d
HAL_SPD_REFRESH_COUNTER_3_9	malta/v3_0/include/plf_io.h	398;"	d
HAL_SPD_REFRESH_COUNTER_62_5	atlas/v3_0/include/plf_io.h	292;"	d
HAL_SPD_REFRESH_COUNTER_62_5	malta/v3_0/include/plf_io.h	394;"	d
HAL_SPD_REFRESH_COUNTER_7_8	atlas/v3_0/include/plf_io.h	295;"	d
HAL_SPD_REFRESH_COUNTER_7_8	malta/v3_0/include/plf_io.h	397;"	d
HAL_SPD_REFRESH_RATE_125	atlas/v3_0/include/plf_io.h	284;"	d
HAL_SPD_REFRESH_RATE_125	malta/v3_0/include/plf_io.h	386;"	d
HAL_SPD_REFRESH_RATE_15_625	atlas/v3_0/include/plf_io.h	287;"	d
HAL_SPD_REFRESH_RATE_15_625	malta/v3_0/include/plf_io.h	389;"	d
HAL_SPD_REFRESH_RATE_31_3	atlas/v3_0/include/plf_io.h	286;"	d
HAL_SPD_REFRESH_RATE_31_3	malta/v3_0/include/plf_io.h	388;"	d
HAL_SPD_REFRESH_RATE_3_9	atlas/v3_0/include/plf_io.h	289;"	d
HAL_SPD_REFRESH_RATE_3_9	malta/v3_0/include/plf_io.h	391;"	d
HAL_SPD_REFRESH_RATE_62_5	atlas/v3_0/include/plf_io.h	285;"	d
HAL_SPD_REFRESH_RATE_62_5	malta/v3_0/include/plf_io.h	387;"	d
HAL_SPD_REFRESH_RATE_7_8	atlas/v3_0/include/plf_io.h	288;"	d
HAL_SPD_REFRESH_RATE_7_8	malta/v3_0/include/plf_io.h	390;"	d
HAL_STUB_PLATFORM_GET_CHAR	jmr3904/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_GET_CHAR	vrc437x/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT	atlas/v3_0/include/plf_stub.h	77;"	d
HAL_STUB_PLATFORM_INIT	idt79s334a/v3_0/include/plf_stub.h	78;"	d
HAL_STUB_PLATFORM_INIT	malta/v3_0/include/plf_stub.h	77;"	d
HAL_STUB_PLATFORM_INIT	ref4955/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	rm7000/ocelot/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	upd985xx/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT	vrc437x/v3_0/include/plf_stub.h	81;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	atlas/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	idt79s334a/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	jmr3904/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	malta/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	ref4955/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	rm7000/ocelot/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	upd985xx/v3_0/include/plf_stub.h	69;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	vrc437x/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	atlas/v3_0/include/plf_stub.h	69;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	idt79s334a/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	jmr3904/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	malta/v3_0/include/plf_stub.h	69;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	ref4955/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	rm7000/ocelot/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	upd985xx/v3_0/include/plf_stub.h	66;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	vrc437x/v3_0/include/plf_stub.h	69;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	atlas/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	idt79s334a/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	jmr3904/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	malta/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	ref4955/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	rm7000/ocelot/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	upd985xx/v3_0/include/plf_stub.h	68;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	vrc437x/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_PUT_CHAR	jmr3904/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_PUT_CHAR	vrc437x/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	atlas/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	idt79s334a/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	jmr3904/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	malta/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	ref4955/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	rm7000/ocelot/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	upd985xx/v3_0/include/plf_stub.h	67;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	vrc437x/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_STUBS_INIT	jmr3904/v3_0/include/plf_stub.h	79;"	d
HAL_SavedRegisters	arch/v3_0/include/hal_arch.h	/^} HAL_SavedRegisters;$/;"	t	typeref:struct:__anon1
HAL_THREAD_GET_SAVED_REGISTERS	arch/v3_0/include/hal_arch.h	238;"	d
HAL_THREAD_INIT_CONTEXT	arch/v3_0/include/hal_arch.h	161;"	d
HAL_THREAD_INIT_FPU_CONTEXT	arch/v3_0/include/hal_arch.h	145;"	d
HAL_THREAD_INIT_FPU_CONTEXT	arch/v3_0/include/hal_arch.h	151;"	d
HAL_THREAD_LOAD_CONTEXT	arch/v3_0/include/hal_arch.h	195;"	d
HAL_THREAD_SWITCH_CONTEXT	arch/v3_0/include/hal_arch.h	191;"	d
HAL_TRANSLATE_VECTOR	arch/v3_0/include/hal_intr.h	312;"	d
HAL_TRANSLATE_VECTOR	arch/v3_0/include/hal_intr.h	316;"	d
HAL_TRANSLATE_VECTOR	malta/v3_0/include/plf_intr.h	114;"	d
HAL_TRANSLATE_VECTOR	ref4955/v3_0/include/plf_intr.h	90;"	d
HAL_TRANSLATE_VECTOR	vrc437x/v3_0/include/plf_intr.h	136;"	d
HAL_TX39_DEBUG_TOE_DISABLE	tx39/v3_0/include/var_intr.h	297;"	d
HAL_TX39_DEBUG_TOE_DISABLE	tx39/v3_0/include/var_intr.h	310;"	d
HAL_TX39_DEBUG_TOE_ENABLE	tx39/v3_0/include/var_intr.h	288;"	d
HAL_TX39_DEBUG_TOE_ENABLE	tx39/v3_0/include/var_intr.h	308;"	d
HAL_VSR_GET	arch/v3_0/include/hal_intr.h	362;"	d
HAL_VSR_SET	arch/v3_0/include/hal_intr.h	366;"	d
HAL_VSR_SET_TO_ECOS_HANDLER	arch/v3_0/include/hal_intr.h	382;"	d
HAL_WHICH_DCACHE	idt32334/v3_0/include/var_cache.h	104;"	d
HAL_WHICH_DCACHE	mips32/v3_0/include/var_cache.h	110;"	d
HAL_WHICH_DCACHE	mips64/v3_0/include/var_cache.h	110;"	d
HAL_WHICH_ICACHE	idt32334/v3_0/include/var_cache.h	103;"	d
HAL_WHICH_ICACHE	mips32/v3_0/include/var_cache.h	109;"	d
HAL_WHICH_ICACHE	mips64/v3_0/include/var_cache.h	109;"	d
HAL_WRITE_UINT16	arch/v3_0/include/hal_io.h	109;"	d
HAL_WRITE_UINT16	ref4955/v3_0/include/plf_io.h	126;"	d
HAL_WRITE_UINT16	ref4955/v3_0/include/plf_io.h	148;"	d
HAL_WRITE_UINT16_VECTOR	arch/v3_0/include/hal_io.h	119;"	d
HAL_WRITE_UINT16_VECTOR	ref4955/v3_0/include/plf_io.h	136;"	d
HAL_WRITE_UINT16_VECTOR	ref4955/v3_0/include/plf_io.h	159;"	d
HAL_WRITE_UINT32	arch/v3_0/include/hal_io.h	133;"	d
HAL_WRITE_UINT32	ref4955/v3_0/include/plf_io.h	178;"	d
HAL_WRITE_UINT32_VECTOR	arch/v3_0/include/hal_io.h	143;"	d
HAL_WRITE_UINT32_VECTOR	ref4955/v3_0/include/plf_io.h	188;"	d
HAL_WRITE_UINT8	arch/v3_0/include/hal_io.h	84;"	d
HAL_WRITE_UINT8	ref4955/v3_0/include/plf_io.h	73;"	d
HAL_WRITE_UINT8	ref4955/v3_0/include/plf_io.h	95;"	d
HAL_WRITE_UINT8_VECTOR	arch/v3_0/include/hal_io.h	94;"	d
HAL_WRITE_UINT8_VECTOR	ref4955/v3_0/include/plf_io.h	106;"	d
HAL_WRITE_UINT8_VECTOR	ref4955/v3_0/include/plf_io.h	83;"	d
HI	arch/v3_0/include/mips-regs.h	150;"	d
HIT_INVALIDATE	vrc437x/v3_0/src/pmon.S	/^#define HIT_INVALIDATE			(4)$/;"	d
HIT_INVALIDATE_D	vrc437x/v3_0/src/pmon.S	/^#define HIT_INVALIDATE_D                BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_D)$/;"	d
HIT_INVALIDATE_I	vrc437x/v3_0/src/pmon.S	/^#define HIT_INVALIDATE_I                BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_I)$/;"	d
HIT_INVALIDATE_SD	vrc437x/v3_0/src/pmon.S	/^#define HIT_INVALIDATE_SD               BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SD)$/;"	d
HIT_INVALIDATE_SI	vrc437x/v3_0/src/pmon.S	/^#define HIT_INVALIDATE_SI               BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SI)$/;"	d
HIT_SET_VIRTUAL	vrc437x/v3_0/src/pmon.S	/^#define HIT_SET_VIRTUAL			(7)	\/* CACHE_SI and CACHE_SD only *\/$/;"	d
HIT_SET_VIRTUAL_SD	vrc437x/v3_0/src/pmon.S	/^#define HIT_SET_VIRTUAL_SD              BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SD)$/;"	d
HIT_SET_VIRTUAL_SI	vrc437x/v3_0/src/pmon.S	/^#define HIT_SET_VIRTUAL_SI		BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SI)$/;"	d
HIT_WRITEBACK	vrc437x/v3_0/src/pmon.S	/^#define HIT_WRITEBACK			(6)	\/* CACHE_I, CACHE_D and CACHE_SD only *\/$/;"	d
HIT_WRITEBACK_D	vrc437x/v3_0/src/pmon.S	/^#define HIT_WRITEBACK_D                 BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_D)$/;"	d
HIT_WRITEBACK_I	vrc437x/v3_0/src/pmon.S	/^#define HIT_WRITEBACK_I                 BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_I)$/;"	d
HIT_WRITEBACK_INVALIDATE	vrc437x/v3_0/src/pmon.S	/^#define HIT_WRITEBACK_INVALIDATE	(5)	\/* CACHE_D and CACHE_SD only *\/$/;"	d
HIT_WRITEBACK_INVALIDATE_D	vrc437x/v3_0/src/pmon.S	/^#define HIT_WRITEBACK_INVALIDATE_D      BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_D)$/;"	d
HIT_WRITEBACK_INVALIDATE_SD	vrc437x/v3_0/src/pmon.S	/^#define HIT_WRITEBACK_INVALIDATE_SD     BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_SD)$/;"	d
HIT_WRITEBACK_SD	vrc437x/v3_0/src/pmon.S	/^#define HIT_WRITEBACK_SD                BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_SD)$/;"	d
Hit_Invalidate_D	idt79s334a/v3_0/include/idt79rc233x.h	272;"	d
Hit_Invalidate_I	idt79s334a/v3_0/include/idt79rc233x.h	271;"	d
Hit_Writeback_D	idt79s334a/v3_0/include/idt79rc233x.h	275;"	d
Hit_Writeback_I	idt79s334a/v3_0/include/idt79rc233x.h	276;"	d
Hit_Writeback_Inv_D	idt79s334a/v3_0/include/idt79rc233x.h	273;"	d
I2C_ENABLE	malta/v3_0/src/platform.S	/^#define I2C_ENABLE                \\$/;"	d
I2C_IN	malta/v3_0/src/platform.S	/^#define I2C_IN(v)                      \\$/;"	d
I2C_OE	malta/v3_0/src/platform.S	/^#define I2C_OE(v)              \\$/;"	d
I2C_OUT	malta/v3_0/src/platform.S	/^#define I2C_OUT(v)              \\$/;"	d
IDT134_BAR_MEM_SWAP	idt79s334a/v3_0/include/idt79rc233x.h	568;"	d
IDT134_PCI_ARB_REG	idt79s334a/v3_0/include/idt79rc233x.h	562;"	d
IDT134_PCI_BASE	idt79s334a/v3_0/include/idt79rc233x.h	556;"	d
IDT134_PCI_CONFIG_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	565;"	d
IDT134_PCI_CONFIG_DATA	idt79s334a/v3_0/include/idt79rc233x.h	566;"	d
IDT134_PCI_CPU_BAR1	idt79s334a/v3_0/include/idt79rc233x.h	563;"	d
IDT134_PCI_CPU_IO_BAR	idt79s334a/v3_0/include/idt79rc233x.h	564;"	d
IDT134_PCI_IO_BAR	idt79s334a/v3_0/include/idt79rc233x.h	561;"	d
IDT134_PCI_MEM_BAR1	idt79s334a/v3_0/include/idt79rc233x.h	558;"	d
IDT134_PCI_MEM_BAR2	idt79s334a/v3_0/include/idt79rc233x.h	559;"	d
IDT134_PCI_MEM_BAR3	idt79s334a/v3_0/include/idt79rc233x.h	560;"	d
IDT_BAUD_RATE	idt79s334a/v3_0/include/idt32334sio.h	219;"	d
IER_LS	atlas/v3_0/src/ser16c550c.c	132;"	d	file:
IER_LS	idt79s334a/v3_0/include/idt32334sio.h	57;"	d
IER_LS	idt79s334a/v3_0/src/ser16c550c.c	134;"	d	file:
IER_LS	malta/v3_0/src/ser16c550c.c	131;"	d	file:
IER_MS	atlas/v3_0/src/ser16c550c.c	133;"	d	file:
IER_MS	idt79s334a/v3_0/include/idt32334sio.h	58;"	d
IER_MS	idt79s334a/v3_0/src/ser16c550c.c	135;"	d	file:
IER_MS	malta/v3_0/src/ser16c550c.c	132;"	d	file:
IER_RCV	atlas/v3_0/src/ser16c550c.c	130;"	d	file:
IER_RCV	idt79s334a/v3_0/include/idt32334sio.h	55;"	d
IER_RCV	idt79s334a/v3_0/src/ser16c550c.c	132;"	d	file:
IER_RCV	malta/v3_0/src/ser16c550c.c	129;"	d	file:
IER_XMT	atlas/v3_0/src/ser16c550c.c	131;"	d	file:
IER_XMT	idt79s334a/v3_0/include/idt32334sio.h	56;"	d
IER_XMT	idt79s334a/v3_0/src/ser16c550c.c	133;"	d	file:
IER_XMT	malta/v3_0/src/ser16c550c.c	130;"	d	file:
INDEX_INVALIDATE	vrc437x/v3_0/src/pmon.S	/^#define INDEX_INVALIDATE		(0)	\/* also encodes WRITEBACK if CACHE_D or CACHE_SD *\/$/;"	d
INDEX_INVALIDATE_I	vrc437x/v3_0/src/pmon.S	/^#define INDEX_INVALIDATE_I		BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_I)$/;"	d
INDEX_INVALIDATE_SI	vrc437x/v3_0/src/pmon.S	/^#define INDEX_INVALIDATE_SI             BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SI)$/;"	d
INDEX_LOAD_TAG	vrc437x/v3_0/src/pmon.S	/^#define INDEX_LOAD_TAG			(1)$/;"	d
INDEX_LOAD_TAG_D	vrc437x/v3_0/src/pmon.S	/^#define INDEX_LOAD_TAG_D                BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_D)$/;"	d
INDEX_LOAD_TAG_I	vrc437x/v3_0/src/pmon.S	/^#define INDEX_LOAD_TAG_I		BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_I)$/;"	d
INDEX_LOAD_TAG_SD	vrc437x/v3_0/src/pmon.S	/^#define INDEX_LOAD_TAG_SD               BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SD)$/;"	d
INDEX_LOAD_TAG_SI	vrc437x/v3_0/src/pmon.S	/^#define INDEX_LOAD_TAG_SI               BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SI)$/;"	d
INDEX_STORE_TAG	vrc437x/v3_0/src/pmon.S	/^#define INDEX_STORE_TAG			(2)$/;"	d
INDEX_STORE_TAG_D	vrc437x/v3_0/src/pmon.S	/^#define INDEX_STORE_TAG_D               BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_D)$/;"	d
INDEX_STORE_TAG_I	vrc437x/v3_0/src/pmon.S	/^#define INDEX_STORE_TAG_I              	BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_I)$/;"	d
INDEX_STORE_TAG_SD	vrc437x/v3_0/src/pmon.S	/^#define INDEX_STORE_TAG_SD              BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SD)$/;"	d
INDEX_STORE_TAG_SI	vrc437x/v3_0/src/pmon.S	/^#define INDEX_STORE_TAG_SI              BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SI)$/;"	d
INDEX_WRITEBACK_INVALIDATE_D	vrc437x/v3_0/src/pmon.S	/^#define INDEX_WRITEBACK_INVALIDATE_D	BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_D)$/;"	d
INDEX_WRITEBACK_INVALIDATE_SD	vrc437x/v3_0/src/pmon.S	/^#define INDEX_WRITEBACK_INVALIDATE_SD	BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SD)$/;"	d
INDIRECT	vrc437x/v3_0/src/pmon.S	/^#define INDIRECT(name,index)				\\$/;"	d
INITCMD	tx39/v3_0/src/hal_diag.c	610;"	d	file:
INIT_LCD	tx39/v3_0/src/hal_diag.c	/^static void INIT_LCD(){$/;"	f	file:
INTCNTRL	vrc437x/v3_0/src/platform.S	/^#define INTCNTRL       (N1_BASE + 0x54)$/;"	d
INTMASK0	vrc437x/v3_0/src/platform.S	/^#define INTMASK0          (IOCON + 0x20C)$/;"	d
INTMASK1	vrc437x/v3_0/src/platform.S	/^#define INTMASK1          (IOCON + 0x214)$/;"	d
INTMASK2	vrc437x/v3_0/src/platform.S	/^#define INTMASK2          (IOCON + 0x21C)$/;"	d
INTPINS	vrc437x/v3_0/src/platform.S	/^#define INTPINS           (IOCON + 0x208)$/;"	d
INTPOL	vrc437x/v3_0/src/platform.S	/^#define INTPOL            (IOCON + 0x200)$/;"	d
INTR_CLEAR_COM0	idt79s334a/v3_0/include/idt79rc233x.h	432;"	d
INTR_CLEAR_COM1	idt79s334a/v3_0/include/idt79rc233x.h	434;"	d
INTR_CLEAR_MASTER	idt79s334a/v3_0/include/idt79rc233x.h	437;"	d
INTR_CLEAR_REG	idt79s334a/v3_0/include/idt79rc233x.h	427;"	d
INTR_COM0_REG	idt79s334a/v3_0/include/idt79rc233x.h	429;"	d
INTR_COM1_REG	idt79s334a/v3_0/include/idt79rc233x.h	430;"	d
INTR_MASK_REG	idt79s334a/v3_0/include/idt79rc233x.h	426;"	d
INTR_MASTERMASK_COM1	idt79s334a/v3_0/include/idt79rc233x.h	440;"	d
INTR_MASTERMASK_COM2	idt79s334a/v3_0/include/idt79rc233x.h	441;"	d
INTR_MASTERMASK_TIMER0	idt79s334a/v3_0/include/idt79rc233x.h	448;"	d
INTR_MASTERMASK_UART	idt79s334a/v3_0/include/idt79rc233x.h	442;"	d
INTR_PEND_COM0	idt79s334a/v3_0/include/idt79rc233x.h	433;"	d
INTR_PEND_COM1	idt79s334a/v3_0/include/idt79rc233x.h	435;"	d
INTR_PEND_MASTER	idt79s334a/v3_0/include/idt79rc233x.h	438;"	d
INTR_STATUS_PTR	idt79s334a/v3_0/include/idt79rc233x.h	425;"	d
INTSTAT0	vrc437x/v3_0/src/platform.S	/^#define INTSTAT0          (IOCON + 0x210)$/;"	d
INTSTAT1	vrc437x/v3_0/src/platform.S	/^#define INTSTAT1          (IOCON + 0x218)$/;"	d
INTSTAT2	vrc437x/v3_0/src/platform.S	/^#define INTSTAT2          (IOCON + 0x220)$/;"	d
INTTRIG	vrc437x/v3_0/src/platform.S	/^#define INTTRIG           (IOCON + 0x204)$/;"	d
INT_LVL_PCI	idt79s334a/v3_0/include/idt79rc233x.h	380;"	d
INT_LVL_SR_IMASK	idt79s334a/v3_0/include/idt79rc233x.h	381;"	d
INT_PRIO_MSB	idt79s334a/v3_0/include/idt79rc233x.h	389;"	d
IOCON	vrc437x/v3_0/src/platform.S	/^#define IOCON             (N2_BASE + 0x0000)$/;"	d
IOPOL	vrc437x/v3_0/src/platform.S	/^#define IOPOL             (IOCON + 0x0434)$/;"	d
IOPROF_00	vrc437x/v3_0/src/platform.S	/^#define IOPROF_00         (IOCON + 0x0400)$/;"	d
IOPROF_00	vrc437x/v3_0/src/platform.S	/^#define IOPROF_00         (IOCON + 0x0402)$/;"	d
IOPROF_01	vrc437x/v3_0/src/platform.S	/^#define IOPROF_01         (IOCON + 0x0400)$/;"	d
IOPROF_01	vrc437x/v3_0/src/platform.S	/^#define IOPROF_01         (IOCON + 0x0402)$/;"	d
IOPROF_02	vrc437x/v3_0/src/platform.S	/^#define IOPROF_02         (IOCON + 0x0404)$/;"	d
IOPROF_02	vrc437x/v3_0/src/platform.S	/^#define IOPROF_02         (IOCON + 0x0406)$/;"	d
IOPROF_03	vrc437x/v3_0/src/platform.S	/^#define IOPROF_03         (IOCON + 0x0404)$/;"	d
IOPROF_03	vrc437x/v3_0/src/platform.S	/^#define IOPROF_03         (IOCON + 0x0406)$/;"	d
IOPROF_04	vrc437x/v3_0/src/platform.S	/^#define IOPROF_04         (IOCON + 0x0408)$/;"	d
IOPROF_04	vrc437x/v3_0/src/platform.S	/^#define IOPROF_04         (IOCON + 0x040A)$/;"	d
IOPROF_05	vrc437x/v3_0/src/platform.S	/^#define IOPROF_05         (IOCON + 0x0408)$/;"	d
IOPROF_05	vrc437x/v3_0/src/platform.S	/^#define IOPROF_05         (IOCON + 0x040A)$/;"	d
IOPROF_06	vrc437x/v3_0/src/platform.S	/^#define IOPROF_06         (IOCON + 0x040C)$/;"	d
IOPROF_06	vrc437x/v3_0/src/platform.S	/^#define IOPROF_06         (IOCON + 0x040E)$/;"	d
IOPROF_07	vrc437x/v3_0/src/platform.S	/^#define IOPROF_07         (IOCON + 0x040C)$/;"	d
IOPROF_07	vrc437x/v3_0/src/platform.S	/^#define IOPROF_07         (IOCON + 0x040E)$/;"	d
IOPROF_08	vrc437x/v3_0/src/platform.S	/^#define IOPROF_08         (IOCON + 0x0410)$/;"	d
IOPROF_08	vrc437x/v3_0/src/platform.S	/^#define IOPROF_08         (IOCON + 0x0412)$/;"	d
IOPROF_09	vrc437x/v3_0/src/platform.S	/^#define IOPROF_09         (IOCON + 0x0410)$/;"	d
IOPROF_09	vrc437x/v3_0/src/platform.S	/^#define IOPROF_09         (IOCON + 0x0412)$/;"	d
IOPROF_0A	vrc437x/v3_0/src/platform.S	/^#define IOPROF_0A         (IOCON + 0x0414)$/;"	d
IOPROF_0A	vrc437x/v3_0/src/platform.S	/^#define IOPROF_0A         (IOCON + 0x0416)$/;"	d
IOPROF_0B	vrc437x/v3_0/src/platform.S	/^#define IOPROF_0B         (IOCON + 0x0414)$/;"	d
IOPROF_0B	vrc437x/v3_0/src/platform.S	/^#define IOPROF_0B         (IOCON + 0x0416)$/;"	d
IOPROF_0C	vrc437x/v3_0/src/platform.S	/^#define IOPROF_0C         (IOCON + 0x0418)$/;"	d
IOPROF_0C	vrc437x/v3_0/src/platform.S	/^#define IOPROF_0C         (IOCON + 0x041a)$/;"	d
IOPROF_10	vrc437x/v3_0/src/platform.S	/^#define IOPROF_10         (IOCON + 0x0420)$/;"	d
IOPROF_10	vrc437x/v3_0/src/platform.S	/^#define IOPROF_10         (IOCON + 0x0422)$/;"	d
IOPROF_11	vrc437x/v3_0/src/platform.S	/^#define IOPROF_11         (IOCON + 0x0420)$/;"	d
IOPROF_11	vrc437x/v3_0/src/platform.S	/^#define IOPROF_11         (IOCON + 0x0422)$/;"	d
IOPROF_12	vrc437x/v3_0/src/platform.S	/^#define IOPROF_12         (IOCON + 0x0424)$/;"	d
IOPROF_12	vrc437x/v3_0/src/platform.S	/^#define IOPROF_12         (IOCON + 0x0426)$/;"	d
IOPROF_13	vrc437x/v3_0/src/platform.S	/^#define IOPROF_13         (IOCON + 0x0424)	$/;"	d
IOPROF_13	vrc437x/v3_0/src/platform.S	/^#define IOPROF_13         (IOCON + 0x0426)$/;"	d
IOTOUT	vrc437x/v3_0/src/platform.S	/^#define IOTOUT            (IOCON + 0x0430)$/;"	d
IO_PHYSICAL_BASE	vrc437x/v3_0/src/platform.S	/^#define IO_PHYSICAL_BASE 0x80000000$/;"	d
IO_VIRTUAL_BASE	vrc437x/v3_0/src/platform.S	/^#define IO_VIRTUAL_BASE  0xc0000000$/;"	d
IP_BERR_BS	idt79s334a/v3_0/include/idt79rc233x.h	367;"	d
IRS_Modem_Status	atlas/v3_0/src/ser16c550c.c	165;"	d	file:
IRS_Modem_Status	idt79s334a/v3_0/src/ser16c550c.c	167;"	d	file:
IRS_Modem_Status	malta/v3_0/src/ser16c550c.c	165;"	d	file:
ISA_BASE	tx39/v3_0/src/hal_diag.c	600;"	d	file:
ISR_None	atlas/v3_0/src/ser16c550c.c	160;"	d	file:
ISR_None	idt79s334a/v3_0/src/ser16c550c.c	162;"	d	file:
ISR_None	malta/v3_0/src/ser16c550c.c	160;"	d	file:
ISR_Rx	idt79s334a/v3_0/include/idt32334sio.h	86;"	d
ISR_Rx_Avail	atlas/v3_0/src/ser16c550c.c	162;"	d	file:
ISR_Rx_Avail	idt79s334a/v3_0/src/ser16c550c.c	164;"	d	file:
ISR_Rx_Avail	malta/v3_0/src/ser16c550c.c	162;"	d	file:
ISR_Rx_Char_Timeout	atlas/v3_0/src/ser16c550c.c	163;"	d	file:
ISR_Rx_Char_Timeout	idt79s334a/v3_0/src/ser16c550c.c	165;"	d	file:
ISR_Rx_Char_Timeout	malta/v3_0/src/ser16c550c.c	163;"	d	file:
ISR_Rx_Line_Status	atlas/v3_0/src/ser16c550c.c	161;"	d	file:
ISR_Rx_Line_Status	idt79s334a/v3_0/src/ser16c550c.c	163;"	d	file:
ISR_Rx_Line_Status	malta/v3_0/src/ser16c550c.c	161;"	d	file:
ISR_Tx	idt79s334a/v3_0/include/idt32334sio.h	85;"	d
ISR_Tx_Empty	atlas/v3_0/src/ser16c550c.c	164;"	d	file:
ISR_Tx_Empty	idt79s334a/v3_0/src/ser16c550c.c	166;"	d	file:
ISR_Tx_Empty	malta/v3_0/src/ser16c550c.c	164;"	d	file:
IS_KSEG0	idt79s334a/v3_0/include/idt79rc233x.h	84;"	d
IS_KSEG1	idt79s334a/v3_0/include/idt79rc233x.h	85;"	d
IS_KUSEG	idt79s334a/v3_0/include/idt79rc233x.h	86;"	d
ITCNTR	upd985xx/v3_0/include/var_arch.h	109;"	d
ITSETR	upd985xx/v3_0/include/var_arch.h	110;"	d
IType	arch/v3_0/include/mips_opcode.h	/^    } IType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon3
IType	arch/v3_0/include/mips_opcode.h	/^    } IType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon7
Index_Invalidate_I	idt79s334a/v3_0/include/idt79rc233x.h	264;"	d
Index_Load_Tag_D	idt79s334a/v3_0/include/idt79rc233x.h	267;"	d
Index_Load_Tag_I	idt79s334a/v3_0/include/idt79rc233x.h	266;"	d
Index_Store_Tag_D	idt79s334a/v3_0/include/idt79rc233x.h	269;"	d
Index_Store_Tag_I	idt79s334a/v3_0/include/idt79rc233x.h	268;"	d
Index_Writeback_Inv_D	idt79s334a/v3_0/include/idt79rc233x.h	265;"	d
InstFmt	arch/v3_0/include/mips_opcode.h	/^} InstFmt;$/;"	t	typeref:union:__anon2
JType	arch/v3_0/include/mips_opcode.h	/^    } JType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon4
JType	arch/v3_0/include/mips_opcode.h	/^    } JType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon8
K0	arch/v3_0/include/mips-regs.h	141;"	d
K0BASE	idt79s334a/v3_0/include/idt79rc233x.h	53;"	d
K0BASE	vrc437x/v3_0/src/platform.S	/^#define K0BASE           0x80000000$/;"	d
K0BASE	vrc437x/v3_0/src/pmon.S	/^#define K0BASE		0x80000000$/;"	d
K0SIZE	idt79s334a/v3_0/include/idt79rc233x.h	54;"	d
K0_TO_K1	idt79s334a/v3_0/include/idt79rc233x.h	73;"	d
K0_TO_PHYS	idt79s334a/v3_0/include/idt79rc233x.h	75;"	d
K1	arch/v3_0/include/mips-regs.h	142;"	d
K1BASE	idt79s334a/v3_0/include/idt79rc233x.h	55;"	d
K1BASE	vrc437x/v3_0/src/pmon.S	/^#define K1BASE		0xA0000000$/;"	d
K1BASE	vrc437x/v3_0/src/pmon.S	/^#define K1BASE		0xFFFFFFFFA0000000LL$/;"	d
K1SIZE	idt79s334a/v3_0/include/idt79rc233x.h	56;"	d
K1_TO_K0	idt79s334a/v3_0/include/idt79rc233x.h	74;"	d
K1_TO_PHYS	idt79s334a/v3_0/include/idt79rc233x.h	76;"	d
K2BASE	idt79s334a/v3_0/include/idt79rc233x.h	57;"	d
K2SIZE	idt79s334a/v3_0/include/idt79rc233x.h	58;"	d
LCDBUSY	tx39/v3_0/src/hal_diag.c	612;"	d	file:
LCD_CMD	tx39/v3_0/src/hal_diag.c	602;"	d	file:
LCD_DATA	tx39/v3_0/src/hal_diag.c	601;"	d	file:
LCD_LINE0	tx39/v3_0/src/hal_diag.c	657;"	d	file:
LCD_LINE1	tx39/v3_0/src/hal_diag.c	658;"	d	file:
LCD_LINE_LENGTH	tx39/v3_0/src/hal_diag.c	660;"	d	file:
LCR_DL	atlas/v3_0/src/ser16c550c.c	148;"	d	file:
LCR_DL	idt79s334a/v3_0/include/idt32334sio.h	73;"	d
LCR_DL	idt79s334a/v3_0/src/ser16c550c.c	150;"	d	file:
LCR_DL	malta/v3_0/src/ser16c550c.c	147;"	d	file:
LCR_PE	atlas/v3_0/src/ser16c550c.c	144;"	d	file:
LCR_PE	idt79s334a/v3_0/include/idt32334sio.h	69;"	d
LCR_PE	idt79s334a/v3_0/src/ser16c550c.c	146;"	d	file:
LCR_PE	malta/v3_0/src/ser16c550c.c	143;"	d	file:
LCR_PM	atlas/v3_0/src/ser16c550c.c	146;"	d	file:
LCR_PM	idt79s334a/v3_0/include/idt32334sio.h	71;"	d
LCR_PM	idt79s334a/v3_0/src/ser16c550c.c	148;"	d	file:
LCR_PM	malta/v3_0/src/ser16c550c.c	145;"	d	file:
LCR_PN	atlas/v3_0/src/ser16c550c.c	143;"	d	file:
LCR_PN	idt79s334a/v3_0/include/idt32334sio.h	68;"	d
LCR_PN	idt79s334a/v3_0/src/ser16c550c.c	145;"	d	file:
LCR_PN	malta/v3_0/src/ser16c550c.c	142;"	d	file:
LCR_PO	atlas/v3_0/src/ser16c550c.c	145;"	d	file:
LCR_PO	idt79s334a/v3_0/include/idt32334sio.h	70;"	d
LCR_PO	idt79s334a/v3_0/src/ser16c550c.c	147;"	d	file:
LCR_PO	malta/v3_0/src/ser16c550c.c	144;"	d	file:
LCR_PS	atlas/v3_0/src/ser16c550c.c	147;"	d	file:
LCR_PS	idt79s334a/v3_0/include/idt32334sio.h	72;"	d
LCR_PS	idt79s334a/v3_0/src/ser16c550c.c	149;"	d	file:
LCR_PS	malta/v3_0/src/ser16c550c.c	146;"	d	file:
LCR_SB1	atlas/v3_0/src/ser16c550c.c	140;"	d	file:
LCR_SB1	idt79s334a/v3_0/include/idt32334sio.h	65;"	d
LCR_SB1	idt79s334a/v3_0/src/ser16c550c.c	142;"	d	file:
LCR_SB1	malta/v3_0/src/ser16c550c.c	139;"	d	file:
LCR_SB1_5	atlas/v3_0/src/ser16c550c.c	141;"	d	file:
LCR_SB1_5	idt79s334a/v3_0/include/idt32334sio.h	66;"	d
LCR_SB1_5	idt79s334a/v3_0/src/ser16c550c.c	143;"	d	file:
LCR_SB1_5	malta/v3_0/src/ser16c550c.c	140;"	d	file:
LCR_SB2	atlas/v3_0/src/ser16c550c.c	142;"	d	file:
LCR_SB2	idt79s334a/v3_0/include/idt32334sio.h	67;"	d
LCR_SB2	idt79s334a/v3_0/src/ser16c550c.c	144;"	d	file:
LCR_SB2	malta/v3_0/src/ser16c550c.c	141;"	d	file:
LCR_WL5	atlas/v3_0/src/ser16c550c.c	136;"	d	file:
LCR_WL5	idt79s334a/v3_0/include/idt32334sio.h	61;"	d
LCR_WL5	idt79s334a/v3_0/src/ser16c550c.c	138;"	d	file:
LCR_WL5	malta/v3_0/src/ser16c550c.c	135;"	d	file:
LCR_WL6	atlas/v3_0/src/ser16c550c.c	137;"	d	file:
LCR_WL6	idt79s334a/v3_0/include/idt32334sio.h	62;"	d
LCR_WL6	idt79s334a/v3_0/src/ser16c550c.c	139;"	d	file:
LCR_WL6	malta/v3_0/src/ser16c550c.c	136;"	d	file:
LCR_WL7	atlas/v3_0/src/ser16c550c.c	138;"	d	file:
LCR_WL7	idt79s334a/v3_0/include/idt32334sio.h	63;"	d
LCR_WL7	idt79s334a/v3_0/src/ser16c550c.c	140;"	d	file:
LCR_WL7	malta/v3_0/src/ser16c550c.c	137;"	d	file:
LCR_WL8	atlas/v3_0/src/ser16c550c.c	139;"	d	file:
LCR_WL8	idt79s334a/v3_0/include/idt32334sio.h	64;"	d
LCR_WL8	idt79s334a/v3_0/src/ser16c550c.c	141;"	d	file:
LCR_WL8	malta/v3_0/src/ser16c550c.c	138;"	d	file:
LO	arch/v3_0/include/mips-regs.h	149;"	d
LSR_RSR	atlas/v3_0/src/ser16c550c.c	151;"	d	file:
LSR_RSR	idt79s334a/v3_0/include/idt32334sio.h	76;"	d
LSR_RSR	idt79s334a/v3_0/src/ser16c550c.c	153;"	d	file:
LSR_RSR	malta/v3_0/src/ser16c550c.c	150;"	d	file:
LSR_THE	atlas/v3_0/src/ser16c550c.c	152;"	d	file:
LSR_THE	idt79s334a/v3_0/include/idt32334sio.h	77;"	d
LSR_THE	idt79s334a/v3_0/src/ser16c550c.c	154;"	d	file:
LSR_THE	malta/v3_0/src/ser16c550c.c	151;"	d	file:
L_FORMAT	arch/v3_0/src/mipsfp.c	/^    L_FORMAT=21$/;"	e	enum:__anon26	file:
MACAR1	upd985xx/v3_0/include/var_arch.h	139;"	d
MACAR2	upd985xx/v3_0/include/var_arch.h	140;"	d
MACAR3	upd985xx/v3_0/include/var_arch.h	141;"	d
MALTA_SER_16550_BASE_A	malta/v3_0/src/ser16c550c.c	66;"	d	file:
MALTA_SER_16550_BASE_B	malta/v3_0/src/ser16c550c.c	67;"	d	file:
MALTA_SER_CLOCK	malta/v3_0/src/ser16c550c.c	65;"	d	file:
MAXCACHE	idt79s334a/v3_0/include/idt79rc233x.h	93;"	d
MBA_REG0	idt79s334a/v3_0/include/idt79rc233x.h	332;"	d
MBA_REG1	idt79s334a/v3_0/include/idt79rc233x.h	356;"	d
MBCR	upd985xx/v3_0/include/var_arch.h	153;"	d
MBCR_ADR	upd985xx/v3_0/include/var_arch.h	169;"	d
MBM_REG0	idt79s334a/v3_0/include/idt79rc233x.h	333;"	d
MBM_REG1	idt79s334a/v3_0/include/idt79rc233x.h	357;"	d
MBOXPCIADDR	vrc437x/v3_0/src/platform.S	/^#define MBOXPCIADDR    (N1PCIHEADER + 0x10)$/;"	d
MCR_AFE	malta/v3_0/src/ser16c550c.c	157;"	d	file:
MCR_CS0_BS	idt79s334a/v3_0/include/idt79rc233x.h	337;"	d
MCR_CS1_BS	idt79s334a/v3_0/include/idt79rc233x.h	338;"	d
MCR_CS2_BS	idt79s334a/v3_0/include/idt79rc233x.h	339;"	d
MCR_CS3_BS	idt79s334a/v3_0/include/idt79rc233x.h	340;"	d
MCR_CS4_BS	idt79s334a/v3_0/include/idt79rc233x.h	341;"	d
MCR_CS5_BS	idt79s334a/v3_0/include/idt79rc233x.h	342;"	d
MCR_DTR	atlas/v3_0/src/ser16c550c.c	155;"	d	file:
MCR_DTR	idt79s334a/v3_0/include/idt32334sio.h	80;"	d
MCR_DTR	idt79s334a/v3_0/src/ser16c550c.c	157;"	d	file:
MCR_DTR	malta/v3_0/src/ser16c550c.c	154;"	d	file:
MCR_INT	atlas/v3_0/src/ser16c550c.c	157;"	d	file:
MCR_INT	idt79s334a/v3_0/include/idt32334sio.h	82;"	d
MCR_INT	idt79s334a/v3_0/src/ser16c550c.c	159;"	d	file:
MCR_INT	malta/v3_0/src/ser16c550c.c	156;"	d	file:
MCR_RTS	atlas/v3_0/src/ser16c550c.c	156;"	d	file:
MCR_RTS	idt79s334a/v3_0/include/idt32334sio.h	81;"	d
MCR_RTS	idt79s334a/v3_0/src/ser16c550c.c	158;"	d	file:
MCR_RTS	malta/v3_0/src/ser16c550c.c	155;"	d	file:
MEAR	upd985xx/v3_0/include/var_arch.h	155;"	d
MEAR_ADR	upd985xx/v3_0/include/var_arch.h	171;"	d
MEM_BASE_BASE	idt79s334a/v3_0/include/idt79rc233x.h	331;"	d
MEM_CTL_BASE	idt79s334a/v3_0/include/idt79rc233x.h	336;"	d
MESR	upd985xx/v3_0/include/var_arch.h	154;"	d
MESR_ADR	upd985xx/v3_0/include/var_arch.h	170;"	d
MINCACHE	idt79s334a/v3_0/include/idt79rc233x.h	92;"	d
MIPS_IO_BASE	upd985xx/v3_0/include/var_arch.h	75;"	d
MIPS_KSEG0_BASE	upd985xx/v3_0/include/var_arch.h	70;"	d
MIPS_KSEG1_BASE	upd985xx/v3_0/include/var_arch.h	71;"	d
MMU_PAGE_DIRTY	idt79s334a/v3_0/include/idt79rc233x.h	458;"	d
MMU_PAGE_DIRTY	idt79s334a/v3_0/src/plf_misc.c	414;"	d	file:
MMU_PAGE_GLOBAL	idt79s334a/v3_0/include/idt79rc233x.h	460;"	d
MMU_PAGE_GLOBAL	idt79s334a/v3_0/src/plf_misc.c	416;"	d	file:
MMU_PAGE_UNCACHED	idt79s334a/v3_0/include/idt79rc233x.h	457;"	d
MMU_PAGE_UNCACHED	idt79s334a/v3_0/src/plf_misc.c	413;"	d	file:
MMU_PAGE_VALID	idt79s334a/v3_0/include/idt79rc233x.h	459;"	d
MMU_PAGE_VALID	idt79s334a/v3_0/src/plf_misc.c	415;"	d	file:
MOV_INSN	arch/v3_0/src/mipsfp.c	/^    MOV_INSN,$/;"	e	enum:__anon25	file:
MUL_INSN	arch/v3_0/src/mipsfp.c	/^    MUL_INSN,$/;"	e	enum:__anon25	file:
N1CLSIZE	vrc437x/v3_0/src/platform.S	/^#define N1CLSIZE       (N1PCIHEADER + 0x0c)  \/* Cache Line Size *\/$/;"	d
N1MBADD	vrc437x/v3_0/src/platform.S	/^#define N1MBADD        (N1PCIHEADER + 0x10)$/;"	d
N1MLTIM	vrc437x/v3_0/src/platform.S	/^#define N1MLTIM        (N1PCIHEADER + 0x0d)$/;"	d
N1PCICMD	vrc437x/v3_0/src/platform.S	/^#define N1PCICMD       (N1PCIHEADER + 0x04)$/;"	d
N1PCIHEADER	vrc437x/v3_0/src/platform.S	/^#define N1PCIHEADER    (N1_BASE + 0x100)$/;"	d
N1RSVD2	vrc437x/v3_0/src/platform.S	/^#define N1RSVD2        (N1PCIHEADER + 0x40)  \/* Word boundary *\/$/;"	d
N1RTYTIM	vrc437x/v3_0/src/platform.S	/^#define N1RTYTIM       (N1PCIHEADER + 0x41)$/;"	d
N1_BASE	vrc437x/v3_0/src/platform.S	/^#define N1_BASE		0xAF000000$/;"	d
N2CLSIZE	vrc437x/v3_0/src/platform.S	/^#define N2CLSIZE		( 0x0c)  \/* Cache Line Size *\/$/;"	d
N2DSCTIM	vrc437x/v3_0/src/platform.S	/^#define N2DSCTIM		( 0x40)$/;"	d
N2IOADD	vrc437x/v3_0/src/platform.S	/^#define N2IOADD			( 0x14)$/;"	d
N2_BASE	vrc437x/v3_0/src/platform.S	/^#define N2_BASE		0xBC000000$/;"	d
N3_ARB	vrc437x/v3_0/src/platform.S	/^#define N3_ARB		(N1_BASE + 0x80)$/;"	d
N3_EM	vrc437x/v3_0/src/platform.S	/^#define N3_EM		(N1_BASE + 0x7C)$/;"	d
N3_POM_INIT	vrc437x/v3_0/src/platform.S	/^#define N3_POM_INIT    (N1_BASE + 0x78)$/;"	d
NEG_INSN	arch/v3_0/src/mipsfp.c	/^    NEG_INSN,$/;"	e	enum:__anon25	file:
NOP_INSTR	arch/v3_0/include/mips_opcode.h	293;"	d
NO_ERROR_CHECK	atlas/v3_0/src/platform.S	/^#define NO_ERROR_CHECK 0$/;"	d
NO_ERROR_CHECK	malta/v3_0/src/platform.S	/^#define NO_ERROR_CHECK 0$/;"	d
NO_MASK	atlas/v3_0/src/platform.S	/^#define NO_MASK        0$/;"	d
NO_MASK	malta/v3_0/src/platform.S	/^#define NO_MASK        0$/;"	d
NS16550_XTAL_FREQ	idt79s334a/v3_0/include/idt32334sio.h	218;"	d
NS_CLOCK	rm7000/ocelot/v3_0/src/ns16552.c	75;"	d	file:
NS_EXTRA_INIT	rm7000/ocelot/v3_0/src/ns16552.c	78;"	d	file:
NS_SERIAL_A_BASE	rm7000/ocelot/v3_0/src/ns16552.c	70;"	d	file:
NS_SERIAL_A_IRQ	rm7000/ocelot/v3_0/src/ns16552.c	71;"	d	file:
NS_SERIAL_B_BASE	rm7000/ocelot/v3_0/src/ns16552.c	72;"	d	file:
NS_SERIAL_B_IRQ	rm7000/ocelot/v3_0/src/ns16552.c	73;"	d	file:
NTLBENTRIES	vrc437x/v3_0/src/platform.S	/^#define NTLBENTRIES      32 $/;"	d
NUMB_PG	vrc437x/v3_0/src/platform.S	/^#define NUMB_PG         8$/;"	d
NUMREGS	arch/v3_0/include/mips-stub.h	66;"	d
NUMREGS	arch/v3_0/include/mips-stub.h	68;"	d
NUM_REGS	arch/v3_0/include/mips-regs.h	62;"	d
NUM_REGS	arch/v3_0/include/mips-regs.h	64;"	d
NUM_VTAB_ENTRIES	tx39/v3_0/src/hal_diag.c	443;"	d	file:
OEA_DEV	sim/v3_0/include/hal_diag.h	81;"	d
OP_ADD	arch/v3_0/include/mips_opcode.h	220;"	d
OP_ADDI	arch/v3_0/include/mips_opcode.h	131;"	d
OP_ADDIU	arch/v3_0/include/mips_opcode.h	132;"	d
OP_ADDU	arch/v3_0/include/mips_opcode.h	221;"	d
OP_AND	arch/v3_0/include/mips_opcode.h	224;"	d
OP_ANDI	arch/v3_0/include/mips_opcode.h	135;"	d
OP_BC	arch/v3_0/include/mips_opcode.h	279;"	d
OP_BEQ	arch/v3_0/include/mips_opcode.h	126;"	d
OP_BEQL	arch/v3_0/include/mips_opcode.h	143;"	d
OP_BGEZ	arch/v3_0/include/mips_opcode.h	254;"	d
OP_BGEZAL	arch/v3_0/include/mips_opcode.h	266;"	d
OP_BGEZALL	arch/v3_0/include/mips_opcode.h	268;"	d
OP_BGEZL	arch/v3_0/include/mips_opcode.h	256;"	d
OP_BGTZ	arch/v3_0/include/mips_opcode.h	129;"	d
OP_BGTZL	arch/v3_0/include/mips_opcode.h	146;"	d
OP_BLEZ	arch/v3_0/include/mips_opcode.h	128;"	d
OP_BLEZL	arch/v3_0/include/mips_opcode.h	145;"	d
OP_BLTZ	arch/v3_0/include/mips_opcode.h	253;"	d
OP_BLTZAL	arch/v3_0/include/mips_opcode.h	265;"	d
OP_BLTZALL	arch/v3_0/include/mips_opcode.h	267;"	d
OP_BLTZL	arch/v3_0/include/mips_opcode.h	255;"	d
OP_BNE	arch/v3_0/include/mips_opcode.h	127;"	d
OP_BNEL	arch/v3_0/include/mips_opcode.h	144;"	d
OP_BREAK	arch/v3_0/include/mips_opcode.h	200;"	d
OP_CACHE	arch/v3_0/include/mips_opcode.h	169;"	d
OP_CF	arch/v3_0/include/mips_opcode.h	275;"	d
OP_COP0	arch/v3_0/include/mips_opcode.h	140;"	d
OP_COP1	arch/v3_0/include/mips_opcode.h	141;"	d
OP_COP2	arch/v3_0/include/mips_opcode.h	142;"	d
OP_CT	arch/v3_0/include/mips_opcode.h	278;"	d
OP_DADD	arch/v3_0/include/mips_opcode.h	231;"	d
OP_DADDI	arch/v3_0/include/mips_opcode.h	148;"	d
OP_DADDIU	arch/v3_0/include/mips_opcode.h	149;"	d
OP_DADDU	arch/v3_0/include/mips_opcode.h	232;"	d
OP_DDIV	arch/v3_0/include/mips_opcode.h	217;"	d
OP_DDIVU	arch/v3_0/include/mips_opcode.h	218;"	d
OP_DIV	arch/v3_0/include/mips_opcode.h	213;"	d
OP_DIVU	arch/v3_0/include/mips_opcode.h	214;"	d
OP_DMF	arch/v3_0/include/mips_opcode.h	274;"	d
OP_DMT	arch/v3_0/include/mips_opcode.h	277;"	d
OP_DMULT	arch/v3_0/include/mips_opcode.h	215;"	d
OP_DMULTU	arch/v3_0/include/mips_opcode.h	216;"	d
OP_DSLL	arch/v3_0/include/mips_opcode.h	243;"	d
OP_DSLL32	arch/v3_0/include/mips_opcode.h	246;"	d
OP_DSLLV	arch/v3_0/include/mips_opcode.h	207;"	d
OP_DSRA	arch/v3_0/include/mips_opcode.h	245;"	d
OP_DSRA32	arch/v3_0/include/mips_opcode.h	248;"	d
OP_DSRAV	arch/v3_0/include/mips_opcode.h	209;"	d
OP_DSRL	arch/v3_0/include/mips_opcode.h	244;"	d
OP_DSRL32	arch/v3_0/include/mips_opcode.h	247;"	d
OP_DSRLV	arch/v3_0/include/mips_opcode.h	208;"	d
OP_DSUB	arch/v3_0/include/mips_opcode.h	233;"	d
OP_DSUBU	arch/v3_0/include/mips_opcode.h	234;"	d
OP_J	arch/v3_0/include/mips_opcode.h	124;"	d
OP_JAL	arch/v3_0/include/mips_opcode.h	125;"	d
OP_JALR	arch/v3_0/include/mips_opcode.h	198;"	d
OP_JR	arch/v3_0/include/mips_opcode.h	197;"	d
OP_LB	arch/v3_0/include/mips_opcode.h	153;"	d
OP_LBU	arch/v3_0/include/mips_opcode.h	157;"	d
OP_LD	arch/v3_0/include/mips_opcode.h	177;"	d
OP_LDC1	arch/v3_0/include/mips_opcode.h	175;"	d
OP_LDC2	arch/v3_0/include/mips_opcode.h	176;"	d
OP_LDL	arch/v3_0/include/mips_opcode.h	150;"	d
OP_LDR	arch/v3_0/include/mips_opcode.h	151;"	d
OP_LH	arch/v3_0/include/mips_opcode.h	154;"	d
OP_LHU	arch/v3_0/include/mips_opcode.h	158;"	d
OP_LL	arch/v3_0/include/mips_opcode.h	171;"	d
OP_LLD	arch/v3_0/include/mips_opcode.h	174;"	d
OP_LUI	arch/v3_0/include/mips_opcode.h	138;"	d
OP_LW	arch/v3_0/include/mips_opcode.h	156;"	d
OP_LWC1	arch/v3_0/include/mips_opcode.h	172;"	d
OP_LWC2	arch/v3_0/include/mips_opcode.h	173;"	d
OP_LWL	arch/v3_0/include/mips_opcode.h	155;"	d
OP_LWR	arch/v3_0/include/mips_opcode.h	159;"	d
OP_LWU	arch/v3_0/include/mips_opcode.h	160;"	d
OP_MF	arch/v3_0/include/mips_opcode.h	273;"	d
OP_MFHI	arch/v3_0/include/mips_opcode.h	203;"	d
OP_MFLO	arch/v3_0/include/mips_opcode.h	205;"	d
OP_MT	arch/v3_0/include/mips_opcode.h	276;"	d
OP_MTHI	arch/v3_0/include/mips_opcode.h	204;"	d
OP_MTLO	arch/v3_0/include/mips_opcode.h	206;"	d
OP_MULT	arch/v3_0/include/mips_opcode.h	211;"	d
OP_MULTU	arch/v3_0/include/mips_opcode.h	212;"	d
OP_NOR	arch/v3_0/include/mips_opcode.h	227;"	d
OP_OR	arch/v3_0/include/mips_opcode.h	225;"	d
OP_ORI	arch/v3_0/include/mips_opcode.h	136;"	d
OP_REGIMM	arch/v3_0/include/mips_opcode.h	123;"	d
OP_SB	arch/v3_0/include/mips_opcode.h	162;"	d
OP_SC	arch/v3_0/include/mips_opcode.h	179;"	d
OP_SCD	arch/v3_0/include/mips_opcode.h	182;"	d
OP_SD	arch/v3_0/include/mips_opcode.h	185;"	d
OP_SDC1	arch/v3_0/include/mips_opcode.h	183;"	d
OP_SDC2	arch/v3_0/include/mips_opcode.h	184;"	d
OP_SDL	arch/v3_0/include/mips_opcode.h	166;"	d
OP_SDR	arch/v3_0/include/mips_opcode.h	167;"	d
OP_SH	arch/v3_0/include/mips_opcode.h	163;"	d
OP_SLL	arch/v3_0/include/mips_opcode.h	190;"	d
OP_SLLV	arch/v3_0/include/mips_opcode.h	193;"	d
OP_SLT	arch/v3_0/include/mips_opcode.h	229;"	d
OP_SLTI	arch/v3_0/include/mips_opcode.h	133;"	d
OP_SLTIU	arch/v3_0/include/mips_opcode.h	134;"	d
OP_SLTU	arch/v3_0/include/mips_opcode.h	230;"	d
OP_SPECIAL	arch/v3_0/include/mips_opcode.h	122;"	d
OP_SRA	arch/v3_0/include/mips_opcode.h	192;"	d
OP_SRAV	arch/v3_0/include/mips_opcode.h	195;"	d
OP_SRL	arch/v3_0/include/mips_opcode.h	191;"	d
OP_SRLV	arch/v3_0/include/mips_opcode.h	194;"	d
OP_SUB	arch/v3_0/include/mips_opcode.h	222;"	d
OP_SUBU	arch/v3_0/include/mips_opcode.h	223;"	d
OP_SW	arch/v3_0/include/mips_opcode.h	165;"	d
OP_SWC1	arch/v3_0/include/mips_opcode.h	180;"	d
OP_SWC2	arch/v3_0/include/mips_opcode.h	181;"	d
OP_SWL	arch/v3_0/include/mips_opcode.h	164;"	d
OP_SWR	arch/v3_0/include/mips_opcode.h	168;"	d
OP_SYNC	arch/v3_0/include/mips_opcode.h	201;"	d
OP_SYSCALL	arch/v3_0/include/mips_opcode.h	199;"	d
OP_TEQ	arch/v3_0/include/mips_opcode.h	240;"	d
OP_TEQI	arch/v3_0/include/mips_opcode.h	262;"	d
OP_TGE	arch/v3_0/include/mips_opcode.h	236;"	d
OP_TGEI	arch/v3_0/include/mips_opcode.h	258;"	d
OP_TGEIU	arch/v3_0/include/mips_opcode.h	259;"	d
OP_TGEU	arch/v3_0/include/mips_opcode.h	237;"	d
OP_TLT	arch/v3_0/include/mips_opcode.h	238;"	d
OP_TLTI	arch/v3_0/include/mips_opcode.h	260;"	d
OP_TLTIU	arch/v3_0/include/mips_opcode.h	261;"	d
OP_TLTU	arch/v3_0/include/mips_opcode.h	239;"	d
OP_TNE	arch/v3_0/include/mips_opcode.h	241;"	d
OP_TNEI	arch/v3_0/include/mips_opcode.h	263;"	d
OP_XOR	arch/v3_0/include/mips_opcode.h	226;"	d
OP_XORI	arch/v3_0/include/mips_opcode.h	137;"	d
PADDR_INC	vrc437x/v3_0/src/platform.S	/^#define PADDR_INC       0x02000000$/;"	d
PAGEMASK_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	469;"	d
PAGEMASK_SHIFT	idt79s334a/v3_0/src/plf_misc.c	410;"	d	file:
PAGE_SIZE	vrc437x/v3_0/src/platform.S	/^#define PAGE_SIZE       0x01000000$/;"	d
PAL_CPU_NR	sim/v3_0/include/hal_diag.h	72;"	d
PAL_INT	sim/v3_0/include/hal_diag.h	73;"	d
PAL_NR_CPU	sim/v3_0/include/hal_diag.h	74;"	d
PAL_READ_FIFO	sim/v3_0/include/hal_diag.h	76;"	d
PAL_READ_STATUS	sim/v3_0/include/hal_diag.h	77;"	d
PAL_RESET	sim/v3_0/include/hal_diag.h	71;"	d
PAL_WRITE_FIFO	sim/v3_0/include/hal_diag.h	78;"	d
PAL_WRITE_STATUS	sim/v3_0/include/hal_diag.h	79;"	d
PAUSE	malta/v3_0/src/platform.S	/^#define PAUSE                                                      \\$/;"	d
PC	arch/v3_0/include/mips-regs.h	153;"	d
PCIADR_REGNO	vrc437x/v3_0/src/platform.S	/^#define PCIADR_REGNO 	0x000000fc  \/* Register # mask 		 *\/$/;"	d
PCICNFGADDR	vrc437x/v3_0/src/platform.S	/^#define PCICNFGADDR    (N1_BASE + 0x2C)$/;"	d
PCICNFGDATA	vrc437x/v3_0/src/platform.S	/^#define PCICNFGDATA    (N1_BASE + 0x28)$/;"	d
PCIIO_SIZE	atlas/v3_0/src/plf_misc.c	176;"	d	file:
PCIIO_SIZE	malta/v3_0/src/plf_misc.c	203;"	d	file:
PCIIO_START	atlas/v3_0/src/plf_misc.c	175;"	d	file:
PCIIO_START	malta/v3_0/src/plf_misc.c	202;"	d	file:
PCIMBOX1	vrc437x/v3_0/src/platform.S	/^#define PCIMBOX1       (N1_BASE + 0x30)$/;"	d
PCIMBOX2	vrc437x/v3_0/src/platform.S	/^#define PCIMBOX2       (N1_BASE + 0x34)$/;"	d
PCIMEM_SIZE	atlas/v3_0/src/plf_misc.c	174;"	d	file:
PCIMEM_SIZE	malta/v3_0/src/plf_misc.c	201;"	d	file:
PCIMEM_START	atlas/v3_0/src/plf_misc.c	173;"	d	file:
PCIMEM_START	malta/v3_0/src/plf_misc.c	200;"	d	file:
PCIMSTRADDR1	vrc437x/v3_0/src/platform.S	/^#define PCIMSTRADDR1   (N1_BASE + 0x14)$/;"	d
PCIMSTRADDR2	vrc437x/v3_0/src/platform.S	/^#define PCIMSTRADDR2   (N1_BASE + 0x18)$/;"	d
PCIMSTRIO	vrc437x/v3_0/src/platform.S	/^#define PCIMSTRIO      (N1_BASE + 0x24)$/;"	d
PCISLAVADDR1	vrc437x/v3_0/src/platform.S	/^#define PCISLAVADDR1   (N1_BASE + 0x1C)$/;"	d
PCISLAVADDR2	vrc437x/v3_0/src/platform.S	/^#define PCISLAVADDR2   (N1_BASE + 0x20)$/;"	d
PCITOCPU_BASE_REG1_VAL	idt79s334a/v3_0/src/plf_misc.c	224;"	d	file:
PCITOCPU_BASE_REG2_VAL	idt79s334a/v3_0/src/plf_misc.c	240;"	d	file:
PCITOCPU_BASE_REG3_VAL	idt79s334a/v3_0/src/plf_misc.c	252;"	d	file:
PCITOCPU_BASE_REG4_VAL	idt79s334a/v3_0/src/plf_misc.c	258;"	d	file:
PCITOCPU_EN_SWAP	idt79s334a/v3_0/src/plf_misc.c	195;"	d	file:
PCITOCPU_MEM_BASE	idt79s334a/v3_0/src/plf_misc.c	193;"	d	file:
PCITOCPU_SIZE	idt79s334a/v3_0/src/plf_misc.c	194;"	d	file:
PCI_ARB_REG_VAL	idt79s334a/v3_0/src/plf_misc.c	263;"	d	file:
PCI_BUS	idt79s334a/v3_0/include/idt79rc233x.h	520;"	d
PCI_CFG_BAR0	idt79s334a/v3_0/src/plf_misc.c	113;"	d	file:
PCI_CFG_BAR1	idt79s334a/v3_0/src/plf_misc.c	114;"	d	file:
PCI_CFG_BAR2	idt79s334a/v3_0/src/plf_misc.c	115;"	d	file:
PCI_CFG_BAR3	idt79s334a/v3_0/src/plf_misc.c	116;"	d	file:
PCI_CFG_BAR4	idt79s334a/v3_0/src/plf_misc.c	117;"	d	file:
PCI_CFG_BAR5	idt79s334a/v3_0/src/plf_misc.c	118;"	d	file:
PCI_CFG_BIST	idt79s334a/v3_0/src/plf_misc.c	112;"	d	file:
PCI_CFG_CACHELINE	idt79s334a/v3_0/src/plf_misc.c	109;"	d	file:
PCI_CFG_CAPABILITIES	idt79s334a/v3_0/src/plf_misc.c	123;"	d	file:
PCI_CFG_CIS_POINTER	idt79s334a/v3_0/src/plf_misc.c	119;"	d	file:
PCI_CFG_CLASS_CODE	idt79s334a/v3_0/src/plf_misc.c	108;"	d	file:
PCI_CFG_COMMAND	idt79s334a/v3_0/src/plf_misc.c	105;"	d	file:
PCI_CFG_DEVICEID	idt79s334a/v3_0/src/plf_misc.c	104;"	d	file:
PCI_CFG_EXP_ROM	idt79s334a/v3_0/src/plf_misc.c	122;"	d	file:
PCI_CFG_HEADER_TYPE	idt79s334a/v3_0/src/plf_misc.c	111;"	d	file:
PCI_CFG_INT_LINE	idt79s334a/v3_0/src/plf_misc.c	126;"	d	file:
PCI_CFG_INT_PIN	idt79s334a/v3_0/src/plf_misc.c	127;"	d	file:
PCI_CFG_LATENCY_TIMER	idt79s334a/v3_0/src/plf_misc.c	110;"	d	file:
PCI_CFG_MAX_LATENCY	idt79s334a/v3_0/src/plf_misc.c	129;"	d	file:
PCI_CFG_MIN_GRANT	idt79s334a/v3_0/src/plf_misc.c	128;"	d	file:
PCI_CFG_RESERVED1	idt79s334a/v3_0/src/plf_misc.c	124;"	d	file:
PCI_CFG_RESERVED2	idt79s334a/v3_0/src/plf_misc.c	125;"	d	file:
PCI_CFG_RETRY_TIMEOUT	idt79s334a/v3_0/src/plf_misc.c	131;"	d	file:
PCI_CFG_REVID	idt79s334a/v3_0/src/plf_misc.c	107;"	d	file:
PCI_CFG_STATUS	idt79s334a/v3_0/src/plf_misc.c	106;"	d	file:
PCI_CFG_SUB_SYSTEMID	idt79s334a/v3_0/src/plf_misc.c	121;"	d	file:
PCI_CFG_SUB_VENDORID	idt79s334a/v3_0/src/plf_misc.c	120;"	d	file:
PCI_CFG_TRDY_TIMEOUT	idt79s334a/v3_0/src/plf_misc.c	130;"	d	file:
PCI_CFG_TYPE	idt79s334a/v3_0/include/idt79rc233x.h	547;"	d
PCI_CFG_VENDORID	idt79s334a/v3_0/src/plf_misc.c	103;"	d	file:
PCI_COMMAND_STATUS_REG	vrc437x/v3_0/src/platform.S	/^#define	PCI_COMMAND_STATUS_REG		0x04$/;"	d
PCI_CONFIG	vrc437x/v3_0/src/platform.S	/^#define PCI_CONFIG( dev, func, reg ) ( dev | ( reg  & PCIADR_REGNO) ) 	$/;"	d
PCI_CONFIG_ADDR_REG	idt79s334a/v3_0/include/idt79rc233x.h	474;"	d
PCI_CONFIG_ADDR_REG	idt79s334a/v3_0/src/plf_misc.c	266;"	d	file:
PCI_CONFIG_BASE	idt79s334a/v3_0/include/plf_io.h	80;"	d
PCI_CONFIG_DATA_REG	idt79s334a/v3_0/include/idt79rc233x.h	475;"	d
PCI_CONFIG_DATA_REG	idt79s334a/v3_0/src/plf_misc.c	267;"	d	file:
PCI_DEVICE_MAX_LATENCY	idt79s334a/v3_0/include/idt79rc233x.h	528;"	d
PCI_DEVICE_U20	idt79s334a/v3_0/include/idt79rc233x.h	523;"	d
PCI_DEVICE_U28	idt79s334a/v3_0/include/idt79rc233x.h	521;"	d
PCI_DEVICE_U29	idt79s334a/v3_0/include/idt79rc233x.h	522;"	d
PCI_ENABLE_REG	vrc437x/v3_0/src/platform.S	/^#define PCI_ENABLE_REG (N1_BASE + 0x74)$/;"	d
PCI_EXCL_ACC	vrc437x/v3_0/src/platform.S	/^#define PCI_EXCL_ACC   (N1_BASE + 0x60)$/;"	d
PCI_FUNC	idt79s334a/v3_0/include/idt79rc233x.h	524;"	d
PCI_INTERRUPT_REG	vrc437x/v3_0/src/platform.S	/^#define	PCI_INTERRUPT_REG		0x3c$/;"	d
PCI_IOSPACE_BASE	vrc437x/v3_0/src/platform.S	/^#define PCI_IOSPACE_BASE	0x0c		\/* PCI I\/O Space Adr *\/$/;"	d
PCI_IO_BASE	idt79s334a/v3_0/include/plf_io.h	79;"	d
PCI_IO_SPACE	idt79s334a/v3_0/include/idt79rc233x.h	465;"	d
PCI_IO_SPACE	idt79s334a/v3_0/src/plf_misc.c	421;"	d	file:
PCI_MAP_REG_START	vrc437x/v3_0/src/platform.S	/^#define	PCI_MAP_REG_START		0x10$/;"	d
PCI_MEMORY_SPACE1	idt79s334a/v3_0/include/idt79rc233x.h	463;"	d
PCI_MEMORY_SPACE1	idt79s334a/v3_0/src/plf_misc.c	419;"	d	file:
PCI_MEMORY_SPACE2	idt79s334a/v3_0/include/idt79rc233x.h	464;"	d
PCI_MEMORY_SPACE2	idt79s334a/v3_0/src/plf_misc.c	420;"	d	file:
PCI_MEM_BASE	idt79s334a/v3_0/include/plf_io.h	78;"	d
PCI_MMU_PAGEATTRIB	idt79s334a/v3_0/include/idt79rc233x.h	461;"	d
PCI_MMU_PAGEATTRIB	idt79s334a/v3_0/src/plf_misc.c	418;"	d	file:
PCI_MMU_PAGEMASK	idt79s334a/v3_0/include/idt79rc233x.h	456;"	d
PCI_MMU_PAGEMASK	idt79s334a/v3_0/src/plf_misc.c	417;"	d	file:
PCI_N2_DEV	vrc437x/v3_0/src/platform.S	/^#define PCI_N2_DEV		0x00010000 	\/* PCI Device # - Nile 2 *\/$/;"	d
PCI_N2_DEV	vrc437x/v3_0/src/platform.S	/^#define PCI_N2_DEV		0x00080000 	\/* PCI Device # - Nile 2 *\/$/;"	d
PCI_PAGE_SIZE	idt79s334a/v3_0/include/idt79rc233x.h	466;"	d
PCI_PAGE_SIZE	idt79s334a/v3_0/src/plf_misc.c	412;"	d	file:
PCI_TARGET_CONTROL_REG	idt79s334a/v3_0/src/plf_misc.c	210;"	d	file:
PCI_TARGET_CONTROL_REG_VAL	idt79s334a/v3_0/src/plf_misc.c	211;"	d	file:
PCI_TO_CPU_IO_BASE	idt79s334a/v3_0/include/idt79rc233x.h	554;"	d
PCI_TO_CPU_MEM_BASE	idt79s334a/v3_0/include/idt79rc233x.h	553;"	d
PHYS_TO_K0	idt79s334a/v3_0/include/idt79rc233x.h	77;"	d
PHYS_TO_K1	idt79s334a/v3_0/include/idt79rc233x.h	78;"	d
PHYS_TO_K1	vrc437x/v3_0/src/pmon.S	/^#define PHYS_TO_K1(a)   ((unsigned)(a) | K1BASE)$/;"	d
PIO_BASE_ADDR	idt79s334a/v3_0/src/platform.S	/^#define PIO_BASE_ADDR     0xb8000600$/;"	d
PIO_DATA_REG0	idt79s334a/v3_0/include/idt79rc233x.h	396;"	d
PIO_DATA_REG1	idt79s334a/v3_0/include/idt79rc233x.h	398;"	d
PIO_DC_MASK	idt79s334a/v3_0/src/platform.S	/^#define PIO_DC_MASK       0xff0fff0f$/;"	d
PIO_DC_SET	idt79s334a/v3_0/src/platform.S	/^#define PIO_DC_SET        0x00500050$/;"	d
PIO_DIRCNTL_MASK	idt79s334a/v3_0/include/idt79rc233x.h	415;"	d
PIO_DIRCNTL_REG	idt79s334a/v3_0/include/idt79rc233x.h	413;"	d
PIO_DIRCNTL_REG	idt79s334a/v3_0/src/plf_stub.c	70;"	d	file:
PIO_DIRCNTL_REG1	idt79s334a/v3_0/include/idt79rc233x.h	399;"	d
PIO_DIRCNTL_VAL	idt79s334a/v3_0/include/idt79rc233x.h	416;"	d
PIO_FUNCSEL_MASK	idt79s334a/v3_0/include/idt79rc233x.h	414;"	d
PIO_FUNC_SELECT_REG0	idt79s334a/v3_0/include/idt79rc233x.h	397;"	d
PIO_FUNC_SELECT_REG1	idt79s334a/v3_0/include/idt79rc233x.h	400;"	d
PLD_BOARD_STAT	rm7000/ocelot/v3_0/src/platform.S	/^#define PLD_BOARD_STAT       0xbc000004$/;"	d
PLD_INT_CLEAR	rm7000/ocelot/v3_0/src/platform.S	/^#define PLD_INT_CLEAR        0xbc00000d$/;"	d
PLD_INT_SET	rm7000/ocelot/v3_0/src/platform.S	/^#define PLD_INT_SET          0xbc00000c$/;"	d
PLD_INT_SET_USER_LED	rm7000/ocelot/v3_0/src/platform.S	/^#define PLD_INT_SET_USER_LED 0x40$/;"	d
PORT_WIDTH_CNTL_REG	idt79s334a/v3_0/include/idt79rc233x.h	319;"	d
PORT_WIDTH_CNTL_VAL	idt79s334a/v3_0/include/idt79rc233x.h	327;"	d
PRId_COMPANY_ID_MASK	mips32/v3_0/include/var_arch.h	181;"	d
PRId_COMPANY_ID_MASK	mips64/v3_0/include/var_arch.h	161;"	d
PRId_COMPANY_MIPS_TECHNOLOGIES	mips32/v3_0/include/var_arch.h	182;"	d
PRId_COMPANY_MIPS_TECHNOLOGIES	mips64/v3_0/include/var_arch.h	162;"	d
PRId_PROCESSOR_4Kc	mips32/v3_0/include/var_arch.h	184;"	d
PRId_PROCESSOR_4Kc	mips64/v3_0/include/var_arch.h	164;"	d
PRId_PROCESSOR_4Kp_4Km	mips32/v3_0/include/var_arch.h	185;"	d
PRId_PROCESSOR_4Kp_4Km	mips64/v3_0/include/var_arch.h	165;"	d
PRId_PROCESSOR_ID_MASK	mips32/v3_0/include/var_arch.h	183;"	d
PRId_PROCESSOR_ID_MASK	mips64/v3_0/include/var_arch.h	163;"	d
PRId_REVISION	mips32/v3_0/include/var_arch.h	186;"	d
PRId_REVISION	mips64/v3_0/include/var_arch.h	166;"	d
RA	arch/v3_0/include/mips-regs.h	146;"	d
RC32334_INT_REG_BASE	idt79s334a/v3_0/src/plf_misc.c	201;"	d	file:
RC32364_SR	idt79s334a/v3_0/include/idt79rc233x.h	384;"	d
RC334_BUS_ERR_CNTL_REG	idt79s334a/v3_0/src/plf_misc.c	292;"	d	file:
RC334_CONFIG0	idt79s334a/v3_0/src/plf_misc.c	133;"	d	file:
RC334_CPUTOPCI_BASE_REG1	idt79s334a/v3_0/src/plf_misc.c	168;"	d	file:
RC334_CPUTOPCI_BASE_REG2	idt79s334a/v3_0/src/plf_misc.c	169;"	d	file:
RC334_CPUTOPCI_BASE_REG3	idt79s334a/v3_0/src/plf_misc.c	170;"	d	file:
RC334_CPUTOPCI_BASE_REG4	idt79s334a/v3_0/src/plf_misc.c	171;"	d	file:
RC334_PCITOCPU_BASE_REG1	idt79s334a/v3_0/src/plf_misc.c	188;"	d	file:
RC334_PCITOCPU_BASE_REG2	idt79s334a/v3_0/src/plf_misc.c	189;"	d	file:
RC334_PCITOCPU_BASE_REG3	idt79s334a/v3_0/src/plf_misc.c	190;"	d	file:
RC334_PCITOCPU_BASE_REG4	idt79s334a/v3_0/src/plf_misc.c	191;"	d	file:
RC334_PCITOCPU__BASE_REG1	idt79s334a/v3_0/src/plf_misc.c	174;"	d	file:
RC334_PCITOCPU__BASE_REG2	idt79s334a/v3_0/src/plf_misc.c	175;"	d	file:
RC334_PCITOCPU__BASE_REG3	idt79s334a/v3_0/src/plf_misc.c	176;"	d	file:
RC334_PCITOCPU__BASE_REG4	idt79s334a/v3_0/src/plf_misc.c	177;"	d	file:
RC334_PCI_ARB_REG	idt79s334a/v3_0/src/plf_misc.c	173;"	d	file:
RC334_PCI_CONFIG0	idt79s334a/v3_0/src/plf_misc.c	135;"	d	file:
RC334_PCI_CONFIG1	idt79s334a/v3_0/src/plf_misc.c	136;"	d	file:
RC334_PCI_CONFIG10	idt79s334a/v3_0/src/plf_misc.c	150;"	d	file:
RC334_PCI_CONFIG11	idt79s334a/v3_0/src/plf_misc.c	153;"	d	file:
RC334_PCI_CONFIG12	idt79s334a/v3_0/src/plf_misc.c	156;"	d	file:
RC334_PCI_CONFIG13	idt79s334a/v3_0/src/plf_misc.c	157;"	d	file:
RC334_PCI_CONFIG14	idt79s334a/v3_0/src/plf_misc.c	158;"	d	file:
RC334_PCI_CONFIG15	idt79s334a/v3_0/src/plf_misc.c	161;"	d	file:
RC334_PCI_CONFIG16	idt79s334a/v3_0/src/plf_misc.c	164;"	d	file:
RC334_PCI_CONFIG2	idt79s334a/v3_0/src/plf_misc.c	138;"	d	file:
RC334_PCI_CONFIG3	idt79s334a/v3_0/src/plf_misc.c	139;"	d	file:
RC334_PCI_CONFIG4	idt79s334a/v3_0/src/plf_misc.c	141;"	d	file:
RC334_PCI_CONFIG5	idt79s334a/v3_0/src/plf_misc.c	142;"	d	file:
RC334_PCI_CONFIG6	idt79s334a/v3_0/src/plf_misc.c	143;"	d	file:
RC334_PCI_CONFIG7	idt79s334a/v3_0/src/plf_misc.c	144;"	d	file:
RC334_PCI_CONFIG8	idt79s334a/v3_0/src/plf_misc.c	148;"	d	file:
RC334_PCI_CONFIG9	idt79s334a/v3_0/src/plf_misc.c	149;"	d	file:
RC334_PCI_REG_BASE	idt79s334a/v3_0/src/plf_misc.c	167;"	d	file:
REFRESHRATE	vrc437x/v3_0/src/platform.S	/^#define REFRESHRATE    (N1_BASE + 0x58)$/;"	d
REGSIZE	arch/v3_0/include/mips-stub.h	101;"	d
REGSIZE	arch/v3_0/include/mips-stub.h	108;"	d
REGSIZE	arch/v3_0/include/mips-stub.h	115;"	d
REGSIZE	arch/v3_0/include/mips-stub.h	123;"	d
REGSIZE	arch/v3_0/include/mips-stub.h	74;"	d
REGSIZE	arch/v3_0/include/mips-stub.h	85;"	d
REGSIZE	arch/v3_0/include/mips-stub.h	95;"	d
REG_A0	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
REG_A1	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
REG_A2	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
REG_A3	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
REG_AT	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
REG_BAD	arch/v3_0/include/mips-stub.h	/^        REG_SR,     REG_LO,     REG_HI,     REG_BAD,    REG_CAUSE,  REG_PC,$/;"	e	enum:regnames
REG_CACHE	arch/v3_0/include/mips-stub.h	/^        REG_CONFIG = 84,    REG_CACHE,  REG_DEBUG,  REG_DEPC,   REG_EPC$/;"	e	enum:regnames
REG_CAUSE	arch/v3_0/include/mips-stub.h	/^        REG_SR,     REG_LO,     REG_HI,     REG_BAD,    REG_CAUSE,  REG_PC,$/;"	e	enum:regnames
REG_CONFIG	arch/v3_0/include/mips-stub.h	/^        REG_CONFIG = 84,    REG_CACHE,  REG_DEBUG,  REG_DEPC,   REG_EPC$/;"	e	enum:regnames
REG_DEBUG	arch/v3_0/include/mips-stub.h	/^        REG_CONFIG = 84,    REG_CACHE,  REG_DEBUG,  REG_DEPC,   REG_EPC$/;"	e	enum:regnames
REG_DEPC	arch/v3_0/include/mips-stub.h	/^        REG_CONFIG = 84,    REG_CACHE,  REG_DEBUG,  REG_DEPC,   REG_EPC$/;"	e	enum:regnames
REG_EPC	arch/v3_0/include/mips-stub.h	/^        REG_CONFIG = 84,    REG_CACHE,  REG_DEBUG,  REG_DEPC,   REG_EPC$/;"	e	enum:regnames
REG_GP	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_HI	arch/v3_0/include/mips-stub.h	/^        REG_SR,     REG_LO,     REG_HI,     REG_BAD,    REG_CAUSE,  REG_PC,$/;"	e	enum:regnames
REG_K0	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_K1	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_LO	arch/v3_0/include/mips-stub.h	/^        REG_SR,     REG_LO,     REG_HI,     REG_BAD,    REG_CAUSE,  REG_PC,$/;"	e	enum:regnames
REG_PC	arch/v3_0/include/mips-stub.h	/^        REG_SR,     REG_LO,     REG_HI,     REG_BAD,    REG_CAUSE,  REG_PC,$/;"	e	enum:regnames
REG_RA	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_S0	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S1	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S2	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S3	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S4	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S5	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S6	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S7	arch/v3_0/include/mips-stub.h	/^        REG_S0,     REG_S1,     REG_S2,     REG_S3,     REG_S4,     REG_S5,     REG_S6,     REG_S7,$/;"	e	enum:regnames
REG_S8	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_SIZE	arch/v3_0/include/mips-regs.h	68;"	d
REG_SIZE	arch/v3_0/include/mips-regs.h	70;"	d
REG_SP	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_SR	arch/v3_0/include/mips-stub.h	/^        REG_SR,     REG_LO,     REG_HI,     REG_BAD,    REG_CAUSE,  REG_PC,$/;"	e	enum:regnames
REG_T0	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T1	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T2	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T3	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T4	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T5	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T6	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T7	arch/v3_0/include/mips-stub.h	/^        REG_T0,     REG_T1,     REG_T2,     REG_T3,     REG_T4,     REG_T5,     REG_T6,     REG_T7,$/;"	e	enum:regnames
REG_T8	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_T9	arch/v3_0/include/mips-stub.h	/^        REG_T8,     REG_T9,     REG_K0,     REG_K1,     REG_GP,     REG_SP,     REG_S8,     REG_RA,$/;"	e	enum:regnames
REG_V0	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
REG_V1	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
REG_ZERO	arch/v3_0/include/mips-stub.h	/^        REG_ZERO,   REG_AT,     REG_V0,     REG_V1,     REG_A0,     REG_A1,     REG_A2,     REG_A3,$/;"	e	enum:regnames
RHEA_CONFIG0_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	479;"	d
RHEA_CONFIG10_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	489;"	d
RHEA_CONFIG11_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	490;"	d
RHEA_CONFIG12_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	491;"	d
RHEA_CONFIG13_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	492;"	d
RHEA_CONFIG14_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	493;"	d
RHEA_CONFIG15_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	494;"	d
RHEA_CONFIG16_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	495;"	d
RHEA_CONFIG1_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	480;"	d
RHEA_CONFIG2_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	481;"	d
RHEA_CONFIG3_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	482;"	d
RHEA_CONFIG4_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	483;"	d
RHEA_CONFIG5_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	484;"	d
RHEA_CONFIG6_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	485;"	d
RHEA_CONFIG7_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	486;"	d
RHEA_CONFIG8_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	487;"	d
RHEA_CONFIG9_ADDR	idt79s334a/v3_0/include/idt79rc233x.h	488;"	d
RHEA_IREG_BASE	idt79s334a/v3_0/include/idt79rc233x.h	345;"	d
RHEA_PCI_CONFIG0	idt79s334a/v3_0/include/idt79rc233x.h	499;"	d
RHEA_PCI_CONFIG1	idt79s334a/v3_0/include/idt79rc233x.h	500;"	d
RHEA_PCI_CONFIG10	idt79s334a/v3_0/include/idt79rc233x.h	509;"	d
RHEA_PCI_CONFIG11	idt79s334a/v3_0/include/idt79rc233x.h	510;"	d
RHEA_PCI_CONFIG12	idt79s334a/v3_0/include/idt79rc233x.h	511;"	d
RHEA_PCI_CONFIG13	idt79s334a/v3_0/include/idt79rc233x.h	512;"	d
RHEA_PCI_CONFIG14	idt79s334a/v3_0/include/idt79rc233x.h	513;"	d
RHEA_PCI_CONFIG15	idt79s334a/v3_0/include/idt79rc233x.h	514;"	d
RHEA_PCI_CONFIG2	idt79s334a/v3_0/include/idt79rc233x.h	501;"	d
RHEA_PCI_CONFIG3	idt79s334a/v3_0/include/idt79rc233x.h	502;"	d
RHEA_PCI_CONFIG4	idt79s334a/v3_0/include/idt79rc233x.h	503;"	d
RHEA_PCI_CONFIG5	idt79s334a/v3_0/include/idt79rc233x.h	504;"	d
RHEA_PCI_CONFIG6	idt79s334a/v3_0/include/idt79rc233x.h	505;"	d
RHEA_PCI_CONFIG7	idt79s334a/v3_0/include/idt79rc233x.h	506;"	d
RHEA_PCI_CONFIG8	idt79s334a/v3_0/include/idt79rc233x.h	507;"	d
RHEA_PCI_CONFIG9	idt79s334a/v3_0/include/idt79rc233x.h	508;"	d
RMATR	upd985xx/v3_0/include/var_arch.h	145;"	d
RMATR_28F320	upd985xx/v3_0/include/var_arch.h	341;"	d
RMATR_28F640	upd985xx/v3_0/include/var_arch.h	340;"	d
RMATR_29LV160_120	upd985xx/v3_0/include/var_arch.h	342;"	d
RMATR_29LV160_70	upd985xx/v3_0/include/var_arch.h	344;"	d
RMATR_29LV160_90	upd985xx/v3_0/include/var_arch.h	343;"	d
RMATR_ADR	upd985xx/v3_0/include/var_arch.h	162;"	d
RMMDR	upd985xx/v3_0/include/var_arch.h	144;"	d
RMMDR_28F320	upd985xx/v3_0/include/var_arch.h	335;"	d
RMMDR_28F640	upd985xx/v3_0/include/var_arch.h	334;"	d
RMMDR_29LV160_120	upd985xx/v3_0/include/var_arch.h	336;"	d
RMMDR_29LV160_70	upd985xx/v3_0/include/var_arch.h	338;"	d
RMMDR_29LV160_90	upd985xx/v3_0/include/var_arch.h	337;"	d
RMMDR_ADR	upd985xx/v3_0/include/var_arch.h	161;"	d
RMMDR_FLASH_WRITE_ENABLE	upd985xx/v3_0/include/var_arch.h	332;"	d
ROUNDL_INSN	arch/v3_0/src/mipsfp.c	/^    ROUNDL_INSN,$/;"	e	enum:__anon25	file:
ROUNDW_INSN	arch/v3_0/src/mipsfp.c	/^    ROUNDW_INSN,$/;"	e	enum:__anon25	file:
RType	arch/v3_0/include/mips_opcode.h	/^    } RType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon5
RType	arch/v3_0/include/mips_opcode.h	/^    } RType;$/;"	m	union:__anon2	typeref:struct:__anon2::__anon9
R_VEC	idt79s334a/v3_0/include/idt79rc233x.h	67;"	d
S0	arch/v3_0/include/mips-regs.h	130;"	d
S1	arch/v3_0/include/mips-regs.h	131;"	d
S1CTRL	vrc437x/v3_0/src/platform.S	/^#define S1CTRL         (N1_BASE + 0x04)$/;"	d
S2	arch/v3_0/include/mips-regs.h	132;"	d
S2CTRL	vrc437x/v3_0/src/platform.S	/^#define S2CTRL         (N1_BASE + 0x08)$/;"	d
S3	arch/v3_0/include/mips-regs.h	133;"	d
S3CTRL	vrc437x/v3_0/src/platform.S	/^#define S3CTRL         (N1_BASE + 0x0C)$/;"	d
S4	arch/v3_0/include/mips-regs.h	134;"	d
S4CTRL	vrc437x/v3_0/src/platform.S	/^#define S4CTRL         (N1_BASE + 0x10)$/;"	d
S5	arch/v3_0/include/mips-regs.h	135;"	d
S6	arch/v3_0/include/mips-regs.h	136;"	d
S7	arch/v3_0/include/mips-regs.h	137;"	d
S8	arch/v3_0/include/mips-regs.h	145;"	d
SCC_CLKMODE_TC	vrc437x/v3_0/src/plf_serial.c	87;"	d	file:
SDMDR	upd985xx/v3_0/include/var_arch.h	146;"	d
SDMDR_ADR	upd985xx/v3_0/include/var_arch.h	163;"	d
SDMDR_INIT	upd985xx/v3_0/include/var_arch.h	354;"	d
SDMDR_INIT	upd985xx/v3_0/include/var_arch.h	360;"	d
SDPTR	upd985xx/v3_0/include/var_arch.h	148;"	d
SDPTR_ADR	upd985xx/v3_0/include/var_arch.h	165;"	d
SDPTR_INIT	upd985xx/v3_0/include/var_arch.h	356;"	d
SDPTR_INIT	upd985xx/v3_0/include/var_arch.h	362;"	d
SDRAM_CR_BS	idt79s334a/v3_0/include/idt79rc233x.h	358;"	d
SDRAM_CSEL_PARK	idt79s334a/v3_0/include/idt79rc233x.h	362;"	d
SDRAM_MODE_REG	idt79s334a/v3_0/include/idt79rc233x.h	361;"	d
SDRAM_PC_VAL	idt79s334a/v3_0/include/idt79rc233x.h	359;"	d
SDRAM_RFRSH_CMD	idt79s334a/v3_0/include/idt79rc233x.h	360;"	d
SDRAM_TEST_PATTERN	idt79s334a/v3_0/include/idt79rc233x.h	328;"	d
SDRCR	upd985xx/v3_0/include/var_arch.h	152;"	d
SDRCR_ADR	upd985xx/v3_0/include/var_arch.h	168;"	d
SDRMR	upd985xx/v3_0/include/var_arch.h	151;"	d
SDRMR_ADR	upd985xx/v3_0/include/var_arch.h	167;"	d
SDRMR_INIT	upd985xx/v3_0/include/var_arch.h	357;"	d
SDRMR_INIT	upd985xx/v3_0/include/var_arch.h	363;"	d
SDTSR	upd985xx/v3_0/include/var_arch.h	147;"	d
SDTSR_ADR	upd985xx/v3_0/include/var_arch.h	164;"	d
SDTSR_INIT	upd985xx/v3_0/include/var_arch.h	355;"	d
SDTSR_INIT	upd985xx/v3_0/include/var_arch.h	361;"	d
SERIAL_PORT0_GROUP	idt79s334a/v3_0/include/idt79rc233x.h	421;"	d
SERIAL_PORT1_GROUP	idt79s334a/v3_0/include/idt79rc233x.h	422;"	d
SER_16550_AFR	atlas/v3_0/src/ser16c550c.c	76;"	d	file:
SER_16550_AFR	idt79s334a/v3_0/include/idt32334sio.h	114;"	d
SER_16550_AFR	idt79s334a/v3_0/src/ser16c550c.c	78;"	d	file:
SER_16550_AFR	malta/v3_0/src/ser16c550c.c	75;"	d	file:
SER_16550_BASE	idt79s334a/v3_0/include/idt32334sio.h	102;"	d
SER_16550_DLL	atlas/v3_0/src/ser16c550c.c	71;"	d	file:
SER_16550_DLL	idt79s334a/v3_0/include/idt32334sio.h	109;"	d
SER_16550_DLL	idt79s334a/v3_0/src/ser16c550c.c	73;"	d	file:
SER_16550_DLL	malta/v3_0/src/ser16c550c.c	70;"	d	file:
SER_16550_DLM	atlas/v3_0/src/ser16c550c.c	73;"	d	file:
SER_16550_DLM	idt79s334a/v3_0/include/idt32334sio.h	111;"	d
SER_16550_DLM	idt79s334a/v3_0/src/ser16c550c.c	75;"	d	file:
SER_16550_DLM	malta/v3_0/src/ser16c550c.c	72;"	d	file:
SER_16550_FCR	atlas/v3_0/src/ser16c550c.c	75;"	d	file:
SER_16550_FCR	idt79s334a/v3_0/include/idt32334sio.h	113;"	d
SER_16550_FCR	idt79s334a/v3_0/src/ser16c550c.c	77;"	d	file:
SER_16550_FCR	malta/v3_0/src/ser16c550c.c	74;"	d	file:
SER_16550_IER	atlas/v3_0/src/ser16c550c.c	72;"	d	file:
SER_16550_IER	idt79s334a/v3_0/include/idt32334sio.h	110;"	d
SER_16550_IER	idt79s334a/v3_0/src/ser16c550c.c	74;"	d	file:
SER_16550_IER	malta/v3_0/src/ser16c550c.c	71;"	d	file:
SER_16550_IIR	atlas/v3_0/src/ser16c550c.c	74;"	d	file:
SER_16550_IIR	idt79s334a/v3_0/include/idt32334sio.h	112;"	d
SER_16550_IIR	idt79s334a/v3_0/src/ser16c550c.c	76;"	d	file:
SER_16550_IIR	malta/v3_0/src/ser16c550c.c	73;"	d	file:
SER_16550_LCR	atlas/v3_0/src/ser16c550c.c	77;"	d	file:
SER_16550_LCR	idt79s334a/v3_0/include/idt32334sio.h	115;"	d
SER_16550_LCR	idt79s334a/v3_0/src/ser16c550c.c	79;"	d	file:
SER_16550_LCR	malta/v3_0/src/ser16c550c.c	76;"	d	file:
SER_16550_LSR	atlas/v3_0/src/ser16c550c.c	79;"	d	file:
SER_16550_LSR	idt79s334a/v3_0/include/idt32334sio.h	117;"	d
SER_16550_LSR	idt79s334a/v3_0/src/ser16c550c.c	81;"	d	file:
SER_16550_LSR	malta/v3_0/src/ser16c550c.c	78;"	d	file:
SER_16550_MCR	atlas/v3_0/src/ser16c550c.c	78;"	d	file:
SER_16550_MCR	idt79s334a/v3_0/include/idt32334sio.h	116;"	d
SER_16550_MCR	idt79s334a/v3_0/src/ser16c550c.c	80;"	d	file:
SER_16550_MCR	malta/v3_0/src/ser16c550c.c	77;"	d	file:
SER_16550_MSR	atlas/v3_0/src/ser16c550c.c	80;"	d	file:
SER_16550_MSR	idt79s334a/v3_0/include/idt32334sio.h	118;"	d
SER_16550_MSR	idt79s334a/v3_0/src/ser16c550c.c	82;"	d	file:
SER_16550_MSR	malta/v3_0/src/ser16c550c.c	79;"	d	file:
SER_16550_RBR	atlas/v3_0/src/ser16c550c.c	69;"	d	file:
SER_16550_RBR	idt79s334a/v3_0/include/idt32334sio.h	107;"	d
SER_16550_RBR	idt79s334a/v3_0/src/ser16c550c.c	71;"	d	file:
SER_16550_RBR	malta/v3_0/src/ser16c550c.c	68;"	d	file:
SER_16550_SCR	atlas/v3_0/src/ser16c550c.c	81;"	d	file:
SER_16550_SCR	idt79s334a/v3_0/include/idt32334sio.h	119;"	d
SER_16550_SCR	idt79s334a/v3_0/src/ser16c550c.c	83;"	d	file:
SER_16550_SCR	malta/v3_0/src/ser16c550c.c	80;"	d	file:
SER_16550_THR	atlas/v3_0/src/ser16c550c.c	70;"	d	file:
SER_16550_THR	idt79s334a/v3_0/include/idt32334sio.h	108;"	d
SER_16550_THR	idt79s334a/v3_0/src/ser16c550c.c	72;"	d	file:
SER_16550_THR	malta/v3_0/src/ser16c550c.c	69;"	d	file:
SET_PC_PROTOTYPE_EXISTS	arch/v3_0/include/mips-stub.h	154;"	d
SIGSYSCALL	atlas/v3_0/include/plf_stub.h	85;"	d
SIO_FCR_FCR0	atlas/v3_0/src/ser16c550c.c	124;"	d	file:
SIO_FCR_FCR0	idt79s334a/v3_0/include/idt32334sio.h	162;"	d
SIO_FCR_FCR0	idt79s334a/v3_0/src/ser16c550c.c	126;"	d	file:
SIO_FCR_FCR0	malta/v3_0/src/ser16c550c.c	123;"	d	file:
SIO_FCR_FCR1	atlas/v3_0/src/ser16c550c.c	125;"	d	file:
SIO_FCR_FCR1	idt79s334a/v3_0/include/idt32334sio.h	163;"	d
SIO_FCR_FCR1	idt79s334a/v3_0/src/ser16c550c.c	127;"	d	file:
SIO_FCR_FCR1	malta/v3_0/src/ser16c550c.c	124;"	d	file:
SIO_FCR_FCR2	atlas/v3_0/src/ser16c550c.c	126;"	d	file:
SIO_FCR_FCR2	idt79s334a/v3_0/include/idt32334sio.h	164;"	d
SIO_FCR_FCR2	idt79s334a/v3_0/src/ser16c550c.c	128;"	d	file:
SIO_FCR_FCR2	malta/v3_0/src/ser16c550c.c	125;"	d	file:
SIO_IER_ELSI	atlas/v3_0/src/ser16c550c.c	86;"	d	file:
SIO_IER_ELSI	idt79s334a/v3_0/include/idt32334sio.h	124;"	d
SIO_IER_ELSI	idt79s334a/v3_0/src/ser16c550c.c	88;"	d	file:
SIO_IER_ELSI	malta/v3_0/src/ser16c550c.c	85;"	d	file:
SIO_IER_EMSI	atlas/v3_0/src/ser16c550c.c	87;"	d	file:
SIO_IER_EMSI	idt79s334a/v3_0/include/idt32334sio.h	125;"	d
SIO_IER_EMSI	idt79s334a/v3_0/src/ser16c550c.c	89;"	d	file:
SIO_IER_EMSI	malta/v3_0/src/ser16c550c.c	86;"	d	file:
SIO_IER_ERDAI	atlas/v3_0/src/ser16c550c.c	84;"	d	file:
SIO_IER_ERDAI	idt79s334a/v3_0/include/idt32334sio.h	122;"	d
SIO_IER_ERDAI	idt79s334a/v3_0/src/ser16c550c.c	86;"	d	file:
SIO_IER_ERDAI	malta/v3_0/src/ser16c550c.c	83;"	d	file:
SIO_IER_ETHREI	atlas/v3_0/src/ser16c550c.c	85;"	d	file:
SIO_IER_ETHREI	idt79s334a/v3_0/include/idt32334sio.h	123;"	d
SIO_IER_ETHREI	idt79s334a/v3_0/src/ser16c550c.c	87;"	d	file:
SIO_IER_ETHREI	malta/v3_0/src/ser16c550c.c	84;"	d	file:
SIO_IER_LS	rm7000/ocelot/v3_0/src/ns16552.c	104;"	d	file:
SIO_IER_MS	rm7000/ocelot/v3_0/src/ns16552.c	105;"	d	file:
SIO_IER_RCV	rm7000/ocelot/v3_0/src/ns16552.c	102;"	d	file:
SIO_IER_XMT	rm7000/ocelot/v3_0/src/ns16552.c	103;"	d	file:
SIO_IIR_ID_MASK	atlas/v3_0/src/ser16c550c.c	91;"	d	file:
SIO_IIR_ID_MASK	idt79s334a/v3_0/include/idt32334sio.h	129;"	d
SIO_IIR_ID_MASK	idt79s334a/v3_0/src/ser16c550c.c	93;"	d	file:
SIO_IIR_ID_MASK	malta/v3_0/src/ser16c550c.c	90;"	d	file:
SIO_IIR_IP	atlas/v3_0/src/ser16c550c.c	90;"	d	file:
SIO_IIR_IP	idt79s334a/v3_0/include/idt32334sio.h	128;"	d
SIO_IIR_IP	idt79s334a/v3_0/src/ser16c550c.c	92;"	d	file:
SIO_IIR_IP	malta/v3_0/src/ser16c550c.c	89;"	d	file:
SIO_LCR_DLAB	atlas/v3_0/src/ser16c550c.c	121;"	d	file:
SIO_LCR_DLAB	idt79s334a/v3_0/include/idt32334sio.h	159;"	d
SIO_LCR_DLAB	idt79s334a/v3_0/src/ser16c550c.c	123;"	d	file:
SIO_LCR_DLAB	malta/v3_0/src/ser16c550c.c	120;"	d	file:
SIO_LCR_DLAB	rm7000/ocelot/v3_0/src/ns16552.c	135;"	d	file:
SIO_LCR_EPS	atlas/v3_0/src/ser16c550c.c	118;"	d	file:
SIO_LCR_EPS	idt79s334a/v3_0/include/idt32334sio.h	156;"	d
SIO_LCR_EPS	idt79s334a/v3_0/src/ser16c550c.c	120;"	d	file:
SIO_LCR_EPS	malta/v3_0/src/ser16c550c.c	117;"	d	file:
SIO_LCR_EPS	rm7000/ocelot/v3_0/src/ns16552.c	132;"	d	file:
SIO_LCR_PEN	atlas/v3_0/src/ser16c550c.c	117;"	d	file:
SIO_LCR_PEN	idt79s334a/v3_0/include/idt32334sio.h	155;"	d
SIO_LCR_PEN	idt79s334a/v3_0/src/ser16c550c.c	119;"	d	file:
SIO_LCR_PEN	malta/v3_0/src/ser16c550c.c	116;"	d	file:
SIO_LCR_PEN	rm7000/ocelot/v3_0/src/ns16552.c	131;"	d	file:
SIO_LCR_SB	atlas/v3_0/src/ser16c550c.c	120;"	d	file:
SIO_LCR_SB	idt79s334a/v3_0/include/idt32334sio.h	158;"	d
SIO_LCR_SB	idt79s334a/v3_0/src/ser16c550c.c	122;"	d	file:
SIO_LCR_SB	malta/v3_0/src/ser16c550c.c	119;"	d	file:
SIO_LCR_SB	rm7000/ocelot/v3_0/src/ns16552.c	134;"	d	file:
SIO_LCR_SP	atlas/v3_0/src/ser16c550c.c	119;"	d	file:
SIO_LCR_SP	idt79s334a/v3_0/include/idt32334sio.h	157;"	d
SIO_LCR_SP	idt79s334a/v3_0/src/ser16c550c.c	121;"	d	file:
SIO_LCR_SP	malta/v3_0/src/ser16c550c.c	118;"	d	file:
SIO_LCR_SP	rm7000/ocelot/v3_0/src/ns16552.c	133;"	d	file:
SIO_LCR_STB	atlas/v3_0/src/ser16c550c.c	116;"	d	file:
SIO_LCR_STB	idt79s334a/v3_0/include/idt32334sio.h	154;"	d
SIO_LCR_STB	idt79s334a/v3_0/src/ser16c550c.c	118;"	d	file:
SIO_LCR_STB	malta/v3_0/src/ser16c550c.c	115;"	d	file:
SIO_LCR_STB	rm7000/ocelot/v3_0/src/ns16552.c	130;"	d	file:
SIO_LCR_WLS0	atlas/v3_0/src/ser16c550c.c	114;"	d	file:
SIO_LCR_WLS0	idt79s334a/v3_0/include/idt32334sio.h	152;"	d
SIO_LCR_WLS0	idt79s334a/v3_0/src/ser16c550c.c	116;"	d	file:
SIO_LCR_WLS0	malta/v3_0/src/ser16c550c.c	113;"	d	file:
SIO_LCR_WLS0	rm7000/ocelot/v3_0/src/ns16552.c	128;"	d	file:
SIO_LCR_WLS1	atlas/v3_0/src/ser16c550c.c	115;"	d	file:
SIO_LCR_WLS1	idt79s334a/v3_0/include/idt32334sio.h	153;"	d
SIO_LCR_WLS1	idt79s334a/v3_0/src/ser16c550c.c	117;"	d	file:
SIO_LCR_WLS1	malta/v3_0/src/ser16c550c.c	114;"	d	file:
SIO_LCR_WLS1	rm7000/ocelot/v3_0/src/ns16552.c	129;"	d	file:
SIO_LSR_BI	atlas/v3_0/src/ser16c550c.c	98;"	d	file:
SIO_LSR_BI	idt79s334a/v3_0/include/idt32334sio.h	136;"	d
SIO_LSR_BI	idt79s334a/v3_0/src/ser16c550c.c	100;"	d	file:
SIO_LSR_BI	malta/v3_0/src/ser16c550c.c	97;"	d	file:
SIO_LSR_BI	rm7000/ocelot/v3_0/src/ns16552.c	112;"	d	file:
SIO_LSR_DR	atlas/v3_0/src/ser16c550c.c	94;"	d	file:
SIO_LSR_DR	idt79s334a/v3_0/include/idt32334sio.h	132;"	d
SIO_LSR_DR	idt79s334a/v3_0/src/ser16c550c.c	96;"	d	file:
SIO_LSR_DR	malta/v3_0/src/ser16c550c.c	93;"	d	file:
SIO_LSR_DR	rm7000/ocelot/v3_0/src/ns16552.c	108;"	d	file:
SIO_LSR_ERR	atlas/v3_0/src/ser16c550c.c	101;"	d	file:
SIO_LSR_ERR	idt79s334a/v3_0/include/idt32334sio.h	139;"	d
SIO_LSR_ERR	idt79s334a/v3_0/src/ser16c550c.c	103;"	d	file:
SIO_LSR_ERR	malta/v3_0/src/ser16c550c.c	100;"	d	file:
SIO_LSR_ERR	rm7000/ocelot/v3_0/src/ns16552.c	115;"	d	file:
SIO_LSR_FE	atlas/v3_0/src/ser16c550c.c	97;"	d	file:
SIO_LSR_FE	idt79s334a/v3_0/include/idt32334sio.h	135;"	d
SIO_LSR_FE	idt79s334a/v3_0/src/ser16c550c.c	99;"	d	file:
SIO_LSR_FE	malta/v3_0/src/ser16c550c.c	96;"	d	file:
SIO_LSR_FE	rm7000/ocelot/v3_0/src/ns16552.c	111;"	d	file:
SIO_LSR_OE	atlas/v3_0/src/ser16c550c.c	95;"	d	file:
SIO_LSR_OE	idt79s334a/v3_0/include/idt32334sio.h	133;"	d
SIO_LSR_OE	idt79s334a/v3_0/src/ser16c550c.c	97;"	d	file:
SIO_LSR_OE	malta/v3_0/src/ser16c550c.c	94;"	d	file:
SIO_LSR_OE	rm7000/ocelot/v3_0/src/ns16552.c	109;"	d	file:
SIO_LSR_PE	atlas/v3_0/src/ser16c550c.c	96;"	d	file:
SIO_LSR_PE	idt79s334a/v3_0/include/idt32334sio.h	134;"	d
SIO_LSR_PE	idt79s334a/v3_0/src/ser16c550c.c	98;"	d	file:
SIO_LSR_PE	malta/v3_0/src/ser16c550c.c	95;"	d	file:
SIO_LSR_PE	rm7000/ocelot/v3_0/src/ns16552.c	110;"	d	file:
SIO_LSR_TEMT	atlas/v3_0/src/ser16c550c.c	100;"	d	file:
SIO_LSR_TEMT	idt79s334a/v3_0/include/idt32334sio.h	138;"	d
SIO_LSR_TEMT	idt79s334a/v3_0/src/ser16c550c.c	102;"	d	file:
SIO_LSR_TEMT	malta/v3_0/src/ser16c550c.c	99;"	d	file:
SIO_LSR_TEMT	rm7000/ocelot/v3_0/src/ns16552.c	114;"	d	file:
SIO_LSR_THRE	atlas/v3_0/src/ser16c550c.c	99;"	d	file:
SIO_LSR_THRE	idt79s334a/v3_0/include/idt32334sio.h	137;"	d
SIO_LSR_THRE	idt79s334a/v3_0/src/ser16c550c.c	101;"	d	file:
SIO_LSR_THRE	malta/v3_0/src/ser16c550c.c	98;"	d	file:
SIO_LSR_THRE	rm7000/ocelot/v3_0/src/ns16552.c	113;"	d	file:
SIO_MCR_DTR	rm7000/ocelot/v3_0/src/ns16552.c	138;"	d	file:
SIO_MCR_INT	rm7000/ocelot/v3_0/src/ns16552.c	140;"	d	file:
SIO_MCR_RTS	rm7000/ocelot/v3_0/src/ns16552.c	139;"	d	file:
SIO_MSR_CTS	atlas/v3_0/src/ser16c550c.c	108;"	d	file:
SIO_MSR_CTS	idt79s334a/v3_0/include/idt32334sio.h	146;"	d
SIO_MSR_CTS	idt79s334a/v3_0/src/ser16c550c.c	110;"	d	file:
SIO_MSR_CTS	malta/v3_0/src/ser16c550c.c	107;"	d	file:
SIO_MSR_CTS	rm7000/ocelot/v3_0/src/ns16552.c	122;"	d	file:
SIO_MSR_DCD	atlas/v3_0/src/ser16c550c.c	111;"	d	file:
SIO_MSR_DCD	idt79s334a/v3_0/include/idt32334sio.h	149;"	d
SIO_MSR_DCD	idt79s334a/v3_0/src/ser16c550c.c	113;"	d	file:
SIO_MSR_DCD	malta/v3_0/src/ser16c550c.c	110;"	d	file:
SIO_MSR_DCD	rm7000/ocelot/v3_0/src/ns16552.c	125;"	d	file:
SIO_MSR_DCTS	atlas/v3_0/src/ser16c550c.c	104;"	d	file:
SIO_MSR_DCTS	idt79s334a/v3_0/include/idt32334sio.h	142;"	d
SIO_MSR_DCTS	idt79s334a/v3_0/src/ser16c550c.c	106;"	d	file:
SIO_MSR_DCTS	malta/v3_0/src/ser16c550c.c	103;"	d	file:
SIO_MSR_DCTS	rm7000/ocelot/v3_0/src/ns16552.c	118;"	d	file:
SIO_MSR_DDCD	atlas/v3_0/src/ser16c550c.c	107;"	d	file:
SIO_MSR_DDCD	idt79s334a/v3_0/include/idt32334sio.h	145;"	d
SIO_MSR_DDCD	idt79s334a/v3_0/src/ser16c550c.c	109;"	d	file:
SIO_MSR_DDCD	malta/v3_0/src/ser16c550c.c	106;"	d	file:
SIO_MSR_DDCD	rm7000/ocelot/v3_0/src/ns16552.c	121;"	d	file:
SIO_MSR_DDSR	atlas/v3_0/src/ser16c550c.c	105;"	d	file:
SIO_MSR_DDSR	idt79s334a/v3_0/include/idt32334sio.h	143;"	d
SIO_MSR_DDSR	idt79s334a/v3_0/src/ser16c550c.c	107;"	d	file:
SIO_MSR_DDSR	malta/v3_0/src/ser16c550c.c	104;"	d	file:
SIO_MSR_DDSR	rm7000/ocelot/v3_0/src/ns16552.c	119;"	d	file:
SIO_MSR_DSR	atlas/v3_0/src/ser16c550c.c	109;"	d	file:
SIO_MSR_DSR	idt79s334a/v3_0/include/idt32334sio.h	147;"	d
SIO_MSR_DSR	idt79s334a/v3_0/src/ser16c550c.c	111;"	d	file:
SIO_MSR_DSR	malta/v3_0/src/ser16c550c.c	108;"	d	file:
SIO_MSR_DSR	rm7000/ocelot/v3_0/src/ns16552.c	123;"	d	file:
SIO_MSR_RI	atlas/v3_0/src/ser16c550c.c	110;"	d	file:
SIO_MSR_RI	idt79s334a/v3_0/include/idt32334sio.h	148;"	d
SIO_MSR_RI	idt79s334a/v3_0/src/ser16c550c.c	112;"	d	file:
SIO_MSR_RI	malta/v3_0/src/ser16c550c.c	109;"	d	file:
SIO_MSR_RI	rm7000/ocelot/v3_0/src/ns16552.c	124;"	d	file:
SIO_MSR_TERI	atlas/v3_0/src/ser16c550c.c	106;"	d	file:
SIO_MSR_TERI	idt79s334a/v3_0/include/idt32334sio.h	144;"	d
SIO_MSR_TERI	idt79s334a/v3_0/src/ser16c550c.c	108;"	d	file:
SIO_MSR_TERI	malta/v3_0/src/ser16c550c.c	105;"	d	file:
SIO_MSR_TERI	rm7000/ocelot/v3_0/src/ns16552.c	120;"	d	file:
SIZE_1MB	idt79s334a/v3_0/src/plf_misc.c	197;"	d	file:
SIZE_64MB	idt79s334a/v3_0/src/plf_misc.c	198;"	d	file:
SMSC_CONFIG	malta/v3_0/src/smsc37m81x.c	60;"	d	file:
SMSC_CONFIG_ACTIVATE	malta/v3_0/src/smsc37m81x.c	64;"	d	file:
SMSC_CONFIG_ACTIVATE_ENABLE	malta/v3_0/src/smsc37m81x.c	77;"	d	file:
SMSC_CONFIG_BASE_HIGH	malta/v3_0/src/smsc37m81x.c	66;"	d	file:
SMSC_CONFIG_BASE_LOW	malta/v3_0/src/smsc37m81x.c	67;"	d	file:
SMSC_CONFIG_DATA	malta/v3_0/src/smsc37m81x.c	61;"	d	file:
SMSC_CONFIG_DEV	malta/v3_0/src/smsc37m81x.c	63;"	d	file:
SMSC_CONFIG_DEV_COM1	malta/v3_0/src/smsc37m81x.c	72;"	d	file:
SMSC_CONFIG_DEV_COM2	malta/v3_0/src/smsc37m81x.c	73;"	d	file:
SMSC_CONFIG_ENTER	malta/v3_0/src/smsc37m81x.c	65;"	d	file:
SMSC_CONFIG_EXIT	malta/v3_0/src/smsc37m81x.c	69;"	d	file:
SMSC_CONFIG_IRQ	malta/v3_0/src/smsc37m81x.c	68;"	d	file:
SMSC_CONFIG_MODE	malta/v3_0/src/smsc37m81x.c	70;"	d	file:
SMSC_CONFIG_MODE_HIGH	malta/v3_0/src/smsc37m81x.c	75;"	d	file:
SODIMM	idt79s334a/v3_0/include/idt79rc233x.h	346;"	d
SP	arch/v3_0/include/mips-regs.h	144;"	d
SQRT_INSN	arch/v3_0/src/mipsfp.c	/^    SQRT_INSN,$/;"	e	enum:__anon25	file:
SR	arch/v3_0/include/mips-regs.h	148;"	d
SR_BEV	arch/v3_0/include/mips-regs.h	215;"	d
SR_BEV	idt79s334a/v3_0/include/idt79rc233x.h	141;"	d
SR_BEV	vrc437x/v3_0/src/pmon.S	/^#define SR_BEV		0x00400000	\/* Controls location of exception vectors *\/$/;"	d
SR_CE	arch/v3_0/include/mips-regs.h	220;"	d
SR_CE	idt79s334a/v3_0/include/idt79rc233x.h	143;"	d
SR_CH	arch/v3_0/include/mips-regs.h	219;"	d
SR_CU0	arch/v3_0/include/mips-regs.h	210;"	d
SR_CU0	idt79s334a/v3_0/include/idt79rc233x.h	135;"	d
SR_CU1	arch/v3_0/include/mips-regs.h	209;"	d
SR_CU1	idt79s334a/v3_0/include/idt79rc233x.h	134;"	d
SR_CU1	vrc437x/v3_0/src/pmon.S	/^#define SR_CU1		0x20000000	\/* Mark CP1 as usable *\/$/;"	d
SR_CU2	arch/v3_0/include/mips-regs.h	208;"	d
SR_CU2	idt79s334a/v3_0/include/idt79rc233x.h	133;"	d
SR_CU3	arch/v3_0/include/mips-regs.h	207;"	d
SR_CU3	idt79s334a/v3_0/include/idt79rc233x.h	132;"	d
SR_CUMASK	arch/v3_0/include/mips-regs.h	206;"	d
SR_CUMASK	idt79s334a/v3_0/include/idt79rc233x.h	131;"	d
SR_DE	arch/v3_0/include/mips-regs.h	221;"	d
SR_DE	idt79s334a/v3_0/include/idt79rc233x.h	144;"	d
SR_DL	idt79s334a/v3_0/include/idt79rc233x.h	138;"	d
SR_ERL	arch/v3_0/include/mips-regs.h	252;"	d
SR_ERL	idt79s334a/v3_0/include/idt79rc233x.h	167;"	d
SR_EXL	arch/v3_0/include/mips-regs.h	253;"	d
SR_EXL	idt79s334a/v3_0/include/idt79rc233x.h	168;"	d
SR_FR	arch/v3_0/include/mips-regs.h	212;"	d
SR_FR	vrc437x/v3_0/src/pmon.S	/^#define SR_FR		0x04000000	\/* Enable MIPS III FP registers *\/$/;"	d
SR_IBIT1	arch/v3_0/include/mips-regs.h	241;"	d
SR_IBIT1	idt79s334a/v3_0/include/idt79rc233x.h	163;"	d
SR_IBIT2	arch/v3_0/include/mips-regs.h	240;"	d
SR_IBIT2	idt79s334a/v3_0/include/idt79rc233x.h	162;"	d
SR_IBIT3	arch/v3_0/include/mips-regs.h	239;"	d
SR_IBIT3	idt79s334a/v3_0/include/idt79rc233x.h	161;"	d
SR_IBIT4	arch/v3_0/include/mips-regs.h	238;"	d
SR_IBIT4	idt79s334a/v3_0/include/idt79rc233x.h	160;"	d
SR_IBIT5	arch/v3_0/include/mips-regs.h	237;"	d
SR_IBIT5	idt79s334a/v3_0/include/idt79rc233x.h	159;"	d
SR_IBIT6	arch/v3_0/include/mips-regs.h	236;"	d
SR_IBIT6	idt79s334a/v3_0/include/idt79rc233x.h	158;"	d
SR_IBIT7	arch/v3_0/include/mips-regs.h	235;"	d
SR_IBIT7	idt79s334a/v3_0/include/idt79rc233x.h	157;"	d
SR_IBIT8	arch/v3_0/include/mips-regs.h	234;"	d
SR_IBIT8	idt79s334a/v3_0/include/idt79rc233x.h	156;"	d
SR_IE	arch/v3_0/include/mips-regs.h	254;"	d
SR_IE	idt79s334a/v3_0/include/idt79rc233x.h	169;"	d
SR_IL	idt79s334a/v3_0/include/idt79rc233x.h	139;"	d
SR_IMASK	arch/v3_0/include/mips-regs.h	223;"	d
SR_IMASK	idt79s334a/v3_0/include/idt79rc233x.h	145;"	d
SR_IMASK0	arch/v3_0/include/mips-regs.h	232;"	d
SR_IMASK0	idt79s334a/v3_0/include/idt79rc233x.h	154;"	d
SR_IMASK1	arch/v3_0/include/mips-regs.h	231;"	d
SR_IMASK1	idt79s334a/v3_0/include/idt79rc233x.h	153;"	d
SR_IMASK2	arch/v3_0/include/mips-regs.h	230;"	d
SR_IMASK2	idt79s334a/v3_0/include/idt79rc233x.h	152;"	d
SR_IMASK3	arch/v3_0/include/mips-regs.h	229;"	d
SR_IMASK3	idt79s334a/v3_0/include/idt79rc233x.h	151;"	d
SR_IMASK4	arch/v3_0/include/mips-regs.h	228;"	d
SR_IMASK4	idt79s334a/v3_0/include/idt79rc233x.h	150;"	d
SR_IMASK5	arch/v3_0/include/mips-regs.h	227;"	d
SR_IMASK5	idt79s334a/v3_0/include/idt79rc233x.h	149;"	d
SR_IMASK6	arch/v3_0/include/mips-regs.h	226;"	d
SR_IMASK6	idt79s334a/v3_0/include/idt79rc233x.h	148;"	d
SR_IMASK7	arch/v3_0/include/mips-regs.h	225;"	d
SR_IMASK7	idt79s334a/v3_0/include/idt79rc233x.h	147;"	d
SR_IMASK8	arch/v3_0/include/mips-regs.h	224;"	d
SR_IMASK8	idt79s334a/v3_0/include/idt79rc233x.h	146;"	d
SR_IMASKSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	171;"	d
SR_KSU_K	idt79s334a/v3_0/include/idt79rc233x.h	165;"	d
SR_KSU_KERN	arch/v3_0/include/mips-regs.h	250;"	d
SR_KSU_MASK	arch/v3_0/include/mips-regs.h	247;"	d
SR_KSU_SUPV	arch/v3_0/include/mips-regs.h	249;"	d
SR_KSU_U	idt79s334a/v3_0/include/idt79rc233x.h	166;"	d
SR_KSU_USER	arch/v3_0/include/mips-regs.h	248;"	d
SR_KX	arch/v3_0/include/mips-regs.h	243;"	d
SR_KX	vrc437x/v3_0/src/pmon.S	/^#define SR_KX		0x00000080	\/* Kernel extended addressing enabled *\/$/;"	d
SR_NBL	idt79s334a/v3_0/include/idt79rc233x.h	136;"	d
SR_NMI	mips32/v3_0/include/var_arch.h	152;"	d
SR_NMI	mips64/v3_0/include/var_arch.h	132;"	d
SR_PE	vrc437x/v3_0/src/pmon.S	/^#define SR_PE		0x00100000	\/* Mark soft reset (clear parity error) *\/$/;"	d
SR_RE	arch/v3_0/include/mips-regs.h	213;"	d
SR_RE	idt79s334a/v3_0/include/idt79rc233x.h	137;"	d
SR_RP	mips32/v3_0/include/var_arch.h	151;"	d
SR_RP	mips64/v3_0/include/var_arch.h	131;"	d
SR_SR	arch/v3_0/include/mips-regs.h	217;"	d
SR_SR	idt79s334a/v3_0/include/idt79rc233x.h	142;"	d
SR_SX	arch/v3_0/include/mips-regs.h	244;"	d
SR_SX	vrc437x/v3_0/src/pmon.S	/^#define SR_SX		0x00000040	\/* Supervisor extended addressing enabled *\/$/;"	d
SR_TS	arch/v3_0/include/mips-regs.h	216;"	d
SR_UX	arch/v3_0/include/mips-regs.h	245;"	d
SR_UX	vrc437x/v3_0/src/pmon.S	/^#define SR_UX		0x00000020	\/* User extended addressing enabled *\/$/;"	d
STORE_OP	arch/v3_0/src/vectors.S	/^#define STORE_OP        sd$/;"	d
STORE_OP	arch/v3_0/src/vectors.S	/^#define STORE_OP        sw$/;"	d
SUB_INSN	arch/v3_0/src/mipsfp.c	/^    SUB_INSN,$/;"	e	enum:__anon25	file:
SYS_MEM_BASE	idt79s334a/v3_0/src/plf_misc.c	200;"	d	file:
SYS_WB_FLUSH	idt79s334a/v3_0/include/idt79rc233x.h	376;"	d
SYS_exit	arch/v3_0/src/hal_syscall.c	76;"	d	file:
SYS_interrupt	arch/v3_0/src/hal_syscall.c	77;"	d	file:
SYS_interrupt	tx39/v3_0/src/hal_diag.c	448;"	d	file:
S_FORMAT	arch/v3_0/src/mipsfp.c	/^    S_FORMAT=16,$/;"	e	enum:__anon26	file:
S_GIOER	upd985xx/v3_0/include/var_arch.h	100;"	d
S_GIPR	upd985xx/v3_0/include/var_arch.h	102;"	d
S_GMR	upd985xx/v3_0/include/var_arch.h	92;"	d
S_GMR_CRST	upd985xx/v3_0/include/var_arch.h	178;"	d
S_GMR_HSWP	upd985xx/v3_0/include/var_arch.h	182;"	d
S_GMR_IAEN	upd985xx/v3_0/include/var_arch.h	179;"	d
S_GMR_MPFD	upd985xx/v3_0/include/var_arch.h	180;"	d
S_GMR_MSWP	upd985xx/v3_0/include/var_arch.h	183;"	d
S_GMR_UCSEL	upd985xx/v3_0/include/var_arch.h	181;"	d
S_GOPR	upd985xx/v3_0/include/var_arch.h	101;"	d
S_GSR	upd985xx/v3_0/include/var_arch.h	93;"	d
S_GSR_CCLKSEL	upd985xx/v3_0/include/var_arch.h	187;"	d
S_GSR_ENDCEN	upd985xx/v3_0/include/var_arch.h	186;"	d
S_IMR	upd985xx/v3_0/include/var_arch.h	95;"	d
S_IMR_ADR	upd985xx/v3_0/include/var_arch.h	159;"	d
S_ISR	upd985xx/v3_0/include/var_arch.h	94;"	d
S_ISR_ADR	upd985xx/v3_0/include/var_arch.h	158;"	d
S_ISR_EXTIS	upd985xx/v3_0/include/var_arch.h	193;"	d
S_ISR_TM0IS	upd985xx/v3_0/include/var_arch.h	190;"	d
S_ISR_TM1IS	upd985xx/v3_0/include/var_arch.h	191;"	d
S_ISR_UARTIS	upd985xx/v3_0/include/var_arch.h	192;"	d
S_ISR_WUIS	upd985xx/v3_0/include/var_arch.h	194;"	d
S_NMR	upd985xx/v3_0/include/var_arch.h	97;"	d
S_NSR	upd985xx/v3_0/include/var_arch.h	96;"	d
S_PWCR	upd985xx/v3_0/include/var_arch.h	106;"	d
S_PWSR	upd985xx/v3_0/include/var_arch.h	107;"	d
S_VER	upd985xx/v3_0/include/var_arch.h	98;"	d
S_WRCR	upd985xx/v3_0/include/var_arch.h	104;"	d
S_WRCR_MACWR	upd985xx/v3_0/include/var_arch.h	213;"	d
S_WRCR_UARTWR	upd985xx/v3_0/include/var_arch.h	214;"	d
S_WRCR_USBWR	upd985xx/v3_0/include/var_arch.h	212;"	d
S_WRSR	upd985xx/v3_0/include/var_arch.h	105;"	d
T0	arch/v3_0/include/mips-regs.h	121;"	d
T1	arch/v3_0/include/mips-regs.h	122;"	d
T2	arch/v3_0/include/mips-regs.h	123;"	d
T3	arch/v3_0/include/mips-regs.h	124;"	d
T4	arch/v3_0/include/mips-regs.h	125;"	d
T5	arch/v3_0/include/mips-regs.h	126;"	d
T6	arch/v3_0/include/mips-regs.h	127;"	d
T7	arch/v3_0/include/mips-regs.h	128;"	d
T8	arch/v3_0/include/mips-regs.h	139;"	d
T9	arch/v3_0/include/mips-regs.h	140;"	d
TAG_FIFO_REFILL	idt79s334a/v3_0/include/idt79rc233x.h	235;"	d
TAG_FIFO_REFILL_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	236;"	d
TAG_LOCK_BIT	idt79s334a/v3_0/include/idt79rc233x.h	233;"	d
TAG_LOCK_BIT_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	234;"	d
TAG_PARITY_MASK	idt79s334a/v3_0/include/idt79rc233x.h	237;"	d
TAG_PARITY_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	238;"	d
TAG_PSTATE_MASK	idt79s334a/v3_0/include/idt79rc233x.h	231;"	d
TAG_PSTATE_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	232;"	d
TAG_PTAG_MASK	idt79s334a/v3_0/include/idt79rc233x.h	229;"	d
TAG_PTAG_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	230;"	d
TARGET_S334	idt79s334a/v3_0/include/idt79rc233x.h	316;"	d
TIMER_BASE	idt79s334a/v3_0/include/idt79rc233x.h	363;"	d
TLBCTXT_BASEMASK	idt79s334a/v3_0/include/idt79rc233x.h	197;"	d
TLBCTXT_BASESHIFT	idt79s334a/v3_0/include/idt79rc233x.h	198;"	d
TLBCTXT_VPN2MASK	idt79s334a/v3_0/include/idt79rc233x.h	199;"	d
TLBCTXT_VPN2SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	200;"	d
TLBHI_NPID	idt79s334a/v3_0/include/idt79rc233x.h	191;"	d
TLBHI_PIDMASK	idt79s334a/v3_0/include/idt79rc233x.h	189;"	d
TLBHI_PIDSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	190;"	d
TLBHI_VPN2MASK	idt79s334a/v3_0/include/idt79rc233x.h	187;"	d
TLBHI_VPN2MASK	vrc437x/v3_0/src/platform.S	/^#define TLBHI_VPN2MASK	0xffffe000$/;"	d
TLBHI_VPN2SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	188;"	d
TLBHI_VPN2SHIFT	vrc437x/v3_0/src/platform.S	/^#define TLBHI_VPN2SHIFT	13$/;"	d
TLBHI_VPNMASK	vrc437x/v3_0/src/platform.S	/^#define TLBHI_VPNMASK	0xfffff000$/;"	d
TLBHI_VPNSHIFT	vrc437x/v3_0/src/platform.S	/^#define TLBHI_VPNSHIFT	12$/;"	d
TLBINX_INXMASK	idt79s334a/v3_0/include/idt79rc233x.h	193;"	d
TLBINX_INXMASK	vrc437x/v3_0/src/platform.S	/^#define TLBINX_INXMASK   0x0000003f$/;"	d
TLBINX_INXSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	194;"	d
TLBINX_PROBE	idt79s334a/v3_0/include/idt79rc233x.h	192;"	d
TLBLO_CMASK	idt79s334a/v3_0/include/idt79rc233x.h	180;"	d
TLBLO_CSHIFT	vrc437x/v3_0/src/platform.S	/^#define TLBLO_CSHIFT     3$/;"	d
TLBLO_D	idt79s334a/v3_0/include/idt79rc233x.h	183;"	d
TLBLO_D	vrc437x/v3_0/src/platform.S	/^#define TLBLO_D          0x00000004$/;"	d
TLBLO_G	idt79s334a/v3_0/include/idt79rc233x.h	185;"	d
TLBLO_G	vrc437x/v3_0/src/platform.S	/^#define TLBLO_G          0x00000001$/;"	d
TLBLO_NC	idt79s334a/v3_0/include/idt79rc233x.h	181;"	d
TLBLO_NONC	idt79s334a/v3_0/include/idt79rc233x.h	182;"	d
TLBLO_PFNMASK	idt79s334a/v3_0/include/idt79rc233x.h	178;"	d
TLBLO_PFNMASK	vrc437x/v3_0/src/platform.S	/^#define TLBLO_PFNMASK    0x3fffffc0$/;"	d
TLBLO_PFNSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	179;"	d
TLBLO_PFNSHIFT	vrc437x/v3_0/src/platform.S	/^#define TLBLO_PFNSHIFT   6$/;"	d
TLBLO_UNCACHED	vrc437x/v3_0/src/platform.S	/^#define TLBLO_UNCACHED  (CFG_C_UNCACHED<<TLBLO_CSHIFT)$/;"	d
TLBLO_V	idt79s334a/v3_0/include/idt79rc233x.h	184;"	d
TLBLO_V	vrc437x/v3_0/src/platform.S	/^#define TLBLO_V          0x00000002$/;"	d
TLBPGMASK_MASK	vrc437x/v3_0/src/platform.S	/^#define TLBPGMASK_MASK   0x01ffe000$/;"	d
TLBRAND_RANDMASK	idt79s334a/v3_0/include/idt79rc233x.h	195;"	d
TLBRAND_RANDSHIFT	idt79s334a/v3_0/include/idt79rc233x.h	196;"	d
TLB_ENTRIES	idt79s334a/v3_0/include/idt79rc233x.h	177;"	d
TLB_HI_MASK	idt79s334a/v3_0/include/idt79rc233x.h	467;"	d
TLB_HI_MASK	idt79s334a/v3_0/src/plf_misc.c	408;"	d	file:
TLB_LO_MASK	idt79s334a/v3_0/include/idt79rc233x.h	468;"	d
TLB_LO_MASK	idt79s334a/v3_0/src/plf_misc.c	409;"	d	file:
TLB_LO_SHIFT	idt79s334a/v3_0/include/idt79rc233x.h	470;"	d
TLB_LO_SHIFT	idt79s334a/v3_0/src/plf_misc.c	411;"	d	file:
TM0CCR	upd985xx/v3_0/include/var_arch.h	133;"	d
TM0CSR	upd985xx/v3_0/include/var_arch.h	131;"	d
TM1CCR	upd985xx/v3_0/include/var_arch.h	134;"	d
TM1CSR	upd985xx/v3_0/include/var_arch.h	132;"	d
TMMR	upd985xx/v3_0/include/var_arch.h	130;"	d
TRUNCL_INSN	arch/v3_0/src/mipsfp.c	/^    TRUNCL_INSN,$/;"	e	enum:__anon25	file:
TRUNCW_INSN	arch/v3_0/src/mipsfp.c	/^    TRUNCW_INSN,$/;"	e	enum:__anon25	file:
T_VEC	idt79s334a/v3_0/include/idt79rc233x.h	64;"	d
UARTCLOCK	upd985xx/v3_0/include/var_arch.h	235;"	d
UARTDLL	upd985xx/v3_0/include/var_arch.h	115;"	d
UARTDLL	vrc437x/v3_0/src/platform.S	/^#define UARTDLL		(N1_BASE + 0x84)$/;"	d
UARTDLL_VAL	upd985xx/v3_0/include/var_arch.h	236;"	d
UARTDLM	upd985xx/v3_0/include/var_arch.h	117;"	d
UARTDLM	vrc437x/v3_0/src/platform.S	/^#define UARTDLM		(N1_BASE + 0x88)$/;"	d
UARTDLM_ANY_BAUD	upd985xx/v3_0/include/var_arch.h	245;"	d
UARTDLM_VAL	upd985xx/v3_0/include/var_arch.h	246;"	d
UARTFCR	upd985xx/v3_0/include/var_arch.h	120;"	d
UARTFCR	vrc437x/v3_0/src/platform.S	/^#define UARTFCR		(N1_BASE + 0x8C)$/;"	d
UARTFCR_16550_MODE	upd985xx/v3_0/include/var_arch.h	262;"	d
UARTIER	upd985xx/v3_0/include/var_arch.h	116;"	d
UARTIER	vrc437x/v3_0/src/platform.S	/^#define UARTIER		(N1_BASE + 0x88)$/;"	d
UARTIER_ERBEI	upd985xx/v3_0/include/var_arch.h	240;"	d
UARTIER_ERBFI	upd985xx/v3_0/include/var_arch.h	239;"	d
UARTIER_ERBLI	upd985xx/v3_0/include/var_arch.h	241;"	d
UARTIER_ERBMI	upd985xx/v3_0/include/var_arch.h	242;"	d
UARTIIR	upd985xx/v3_0/include/var_arch.h	118;"	d
UARTIIR	vrc437x/v3_0/src/platform.S	/^#define UARTIIR		(N1_BASE + 0x8C)$/;"	d
UARTIIR_CHAR_TO	upd985xx/v3_0/include/var_arch.h	256;"	d
UARTIIR_INTPENDL	upd985xx/v3_0/include/var_arch.h	249;"	d
UARTIIR_MODEM	upd985xx/v3_0/include/var_arch.h	258;"	d
UARTIIR_RXD_AVAIL	upd985xx/v3_0/include/var_arch.h	255;"	d
UARTIIR_RXERROR	upd985xx/v3_0/include/var_arch.h	254;"	d
UARTIIR_TX_EMPTY	upd985xx/v3_0/include/var_arch.h	257;"	d
UARTIIR_UIID_MASK	upd985xx/v3_0/include/var_arch.h	252;"	d
UARTLCR	upd985xx/v3_0/include/var_arch.h	121;"	d
UARTLCR	vrc437x/v3_0/src/platform.S	/^#define UARTLCR		(N1_BASE + 0x90)$/;"	d
UARTLCR_7	upd985xx/v3_0/include/var_arch.h	267;"	d
UARTLCR_8	upd985xx/v3_0/include/var_arch.h	266;"	d
UARTLCR_8N1	upd985xx/v3_0/include/var_arch.h	277;"	d
UARTLCR_DLAB	upd985xx/v3_0/include/var_arch.h	280;"	d
UARTLCR_EP	upd985xx/v3_0/include/var_arch.h	273;"	d
UARTLCR_NOP	upd985xx/v3_0/include/var_arch.h	272;"	d
UARTLCR_OP	upd985xx/v3_0/include/var_arch.h	274;"	d
UARTLCR_STB1	upd985xx/v3_0/include/var_arch.h	269;"	d
UARTLCR_STB2	upd985xx/v3_0/include/var_arch.h	270;"	d
UARTLSR	upd985xx/v3_0/include/var_arch.h	123;"	d
UARTLSR	vrc437x/v3_0/src/platform.S	/^#define UARTLSR		(N1_BASE + 0x98)$/;"	d
UARTLSR_BI	upd985xx/v3_0/include/var_arch.h	291;"	d
UARTLSR_DR	upd985xx/v3_0/include/var_arch.h	287;"	d
UARTLSR_FE	upd985xx/v3_0/include/var_arch.h	290;"	d
UARTLSR_OE	upd985xx/v3_0/include/var_arch.h	288;"	d
UARTLSR_PE	upd985xx/v3_0/include/var_arch.h	289;"	d
UARTLSR_RFERR	upd985xx/v3_0/include/var_arch.h	294;"	d
UARTLSR_TEMT	upd985xx/v3_0/include/var_arch.h	293;"	d
UARTLSR_THRE	upd985xx/v3_0/include/var_arch.h	292;"	d
UARTMCR	upd985xx/v3_0/include/var_arch.h	122;"	d
UARTMCR	vrc437x/v3_0/src/platform.S	/^#define UARTMCR		(N1_BASE + 0x94)$/;"	d
UARTMCR_DTR	upd985xx/v3_0/include/var_arch.h	283;"	d
UARTMCR_RTS	upd985xx/v3_0/include/var_arch.h	284;"	d
UARTMSR	upd985xx/v3_0/include/var_arch.h	124;"	d
UARTMSR	vrc437x/v3_0/src/platform.S	/^#define UARTMSR		(N1_BASE + 0x9C)$/;"	d
UARTMSR_CTS	upd985xx/v3_0/include/var_arch.h	301;"	d
UARTMSR_DCD	upd985xx/v3_0/include/var_arch.h	304;"	d
UARTMSR_DCTS	upd985xx/v3_0/include/var_arch.h	297;"	d
UARTMSR_DDCD	upd985xx/v3_0/include/var_arch.h	300;"	d
UARTMSR_DDSR	upd985xx/v3_0/include/var_arch.h	298;"	d
UARTMSR_DSR	upd985xx/v3_0/include/var_arch.h	302;"	d
UARTMSR_RI	upd985xx/v3_0/include/var_arch.h	303;"	d
UARTMSR_TERI	upd985xx/v3_0/include/var_arch.h	299;"	d
UARTRBR	upd985xx/v3_0/include/var_arch.h	113;"	d
UARTRBR	vrc437x/v3_0/src/platform.S	/^#define UARTRBR		(N1_BASE + 0x84)$/;"	d
UARTSCR	upd985xx/v3_0/include/var_arch.h	125;"	d
UARTSCR	vrc437x/v3_0/src/platform.S	/^#define UARTSCR		(N1_BASE + 0xA0)$/;"	d
UARTTHR	upd985xx/v3_0/include/var_arch.h	114;"	d
UARTTHR	vrc437x/v3_0/src/platform.S	/^#define UARTTHR		(N1_BASE + 0x84)$/;"	d
UPD985XX_SYSCTL_ADDR	upd985xx/v3_0/include/var_arch.h	89;"	d
UPD985XX_SYSCTL_OFF	upd985xx/v3_0/include/var_arch.h	77;"	d
UPD985XX_SYSCTL_REG	upd985xx/v3_0/include/var_arch.h	81;"	d
UPD985XX_SYSETH_OFF	upd985xx/v3_0/include/var_arch.h	79;"	d
UPD985XX_SYSETH_REG	upd985xx/v3_0/include/var_arch.h	85;"	d
UPD985XX_SYSTEM_BASE	upd985xx/v3_0/include/var_arch.h	73;"	d
UPD985XX_SYSUSB_OFF	upd985xx/v3_0/include/var_arch.h	78;"	d
UPD985XX_SYSUSB_REG	upd985xx/v3_0/include/var_arch.h	83;"	d
USC_LB_BUS_CFG	ref4955/v3_0/src/platform.S	/^#define USC_LB_BUS_CFG    0xb800007c$/;"	d
USC_SDRAM_MA_CMD	ref4955/v3_0/src/platform.S	/^#define USC_SDRAM_MA_CMD  0xb8000088$/;"	d
USE_LONG_NAMES_FOR_ENUM_REGNAMES	arch/v3_0/include/mips-stub.h	135;"	d
V0	arch/v3_0/include/mips-regs.h	114;"	d
V1	arch/v3_0/include/mips-regs.h	115;"	d
WORD_SWAP	idt79s334a/v3_0/src/plf_misc.c	274;"	d	file:
WRITE16	ref4955/v3_0/src/platform.S	/^#define WRITE16         2       $/;"	d
WRITE16	rm7000/ocelot/v3_0/src/platform.S	/^#define WRITE16         2       $/;"	d
WRITE16	upd985xx/v3_0/src/variant.S	/^#define WRITE16		2	$/;"	d
WRITE16	vrc437x/v3_0/src/platform.S	/^#define WRITE16		2$/;"	d
WRITEREAD32	vrc437x/v3_0/src/platform.S	/^#define WRITEREAD32	3	$/;"	d
W_FORMAT	arch/v3_0/src/mipsfp.c	/^    W_FORMAT=20,$/;"	e	enum:__anon26	file:
ZDEL	vrc437x/v3_0/include/plf_z8530.h	75;"	d
ZERO	arch/v3_0/include/mips-regs.h	111;"	d
_DWAY	arch/v3_0/include/hal_cache.h	146;"	d
_DWAY	arch/v3_0/include/hal_cache.h	149;"	d
_HAL_ASM_DCACHE_ALL_WAYS	arch/v3_0/include/hal_cache.h	153;"	d
_HAL_ASM_DCACHE_ALL_WAYS	arch/v3_0/include/hal_cache.h	157;"	d
_HAL_ASM_DCACHE_ALL_WAYS	arch/v3_0/include/hal_cache.h	163;"	d
_HAL_ASM_ICACHE_ALL_WAYS	arch/v3_0/include/hal_cache.h	177;"	d
_HAL_ASM_ICACHE_ALL_WAYS	arch/v3_0/include/hal_cache.h	181;"	d
_HAL_ASM_ICACHE_ALL_WAYS	arch/v3_0/include/hal_cache.h	187;"	d
_HAL_ASM_SET_MIPS_ISA	arch/v3_0/include/hal_cache.h	70;"	d
_IWAY	arch/v3_0/include/hal_cache.h	145;"	d
_IWAY	arch/v3_0/include/hal_cache.h	148;"	d
_MIPS_OPCODE_H	arch/v3_0/include/mips_opcode.h	46;"	d
_PIIX4_BRIDGE	malta/v3_0/include/plf_io.h	93;"	d
_PIIX4_IDE	malta/v3_0/include/plf_io.h	94;"	d
_PIIX4_PCI_ID	malta/v3_0/include/plf_io.h	92;"	d
_PIIX4_POWER	malta/v3_0/include/plf_io.h	96;"	d
_PIIX4_USB	malta/v3_0/include/plf_io.h	95;"	d
__board_data	tx39/v3_0/src/hal_diag.c	/^    void *__board_data;$/;"	m	struct:__anon33	file:
__check_bar	atlas/v3_0/src/plf_misc.c	/^static int __check_bar(cyg_uint32 addr, cyg_uint32 size)$/;"	f	file:
__check_bar	malta/v3_0/src/plf_misc.c	/^static int __check_bar(cyg_uint32 addr, cyg_uint32 size)$/;"	f	file:
__check_bar	rm7000/ocelot/v3_0/src/plf_misc.c	/^static int __check_bar(cyg_uint32 addr, cyg_uint32 size)$/;"	f	file:
__clear_breakpoints	arch/v3_0/src/mips-stub.c	/^void __clear_breakpoints (void)$/;"	f
__clear_single_step	arch/v3_0/src/mips-stub.c	/^void __clear_single_step (void)$/;"	f
__computeSignal	arch/v3_0/src/mips-stub.c	/^int __computeSignal (unsigned int trap_number)$/;"	f
__console_interrupt_flag	tx39/v3_0/src/hal_diag.c	/^    int  __console_interrupt_flag;$/;"	m	struct:__anon33	file:
__console_procs	tx39/v3_0/src/hal_diag.c	/^    struct bsp_comm_procs *__console_procs;$/;"	m	struct:__anon33	typeref:struct:__anon33::bsp_comm_procs	file:
__control	tx39/v3_0/src/hal_diag.c	/^    int  (*__control)(void *ch_data, int func, ...);$/;"	m	struct:bsp_comm_procs	file:
__cpu_data	tx39/v3_0/src/hal_diag.c	/^    void *__cpu_data;$/;"	m	struct:__anon33	file:
__dbg_data	tx39/v3_0/src/hal_diag.c	/^    void *__dbg_data;$/;"	m	struct:__anon33	file:
__dbg_vector	tx39/v3_0/src/hal_diag.c	/^    void *__dbg_vector;$/;"	m	struct:__anon33	file:
__debug_procs	tx39/v3_0/src/hal_diag.c	/^    struct bsp_comm_procs *__debug_procs;$/;"	m	struct:__anon33	typeref:struct:__anon33::bsp_comm_procs	file:
__exc_table	tx39/v3_0/src/hal_diag.c	/^    void *__exc_table;$/;"	m	struct:__anon33	file:
__flush_dcache	tx39/v3_0/src/hal_diag.c	/^    void *__flush_dcache;$/;"	m	struct:__anon33	file:
__flush_icache	tx39/v3_0/src/hal_diag.c	/^    void *__flush_icache;$/;"	m	struct:__anon33	file:
__get_syscall_num	atlas/v3_0/src/plf_misc.c	/^int __get_syscall_num (void)$/;"	f
__get_trap_number	arch/v3_0/src/mips-stub.c	/^int __get_trap_number (void)$/;"	f
__getc	tx39/v3_0/src/hal_diag.c	/^    int  (*__getc)(void *ch_data);$/;"	m	struct:bsp_comm_procs	file:
__ictrl_table	tx39/v3_0/src/hal_diag.c	/^    void *__ictrl_table;$/;"	m	struct:__anon33	file:
__install_breakpoints	arch/v3_0/src/mips-stub.c	/^void __install_breakpoints ()$/;"	f
__interrupt_stack	arch/v3_0/src/vectors.S	/^__interrupt_stack:$/;"	l
__interrupt_stack_base	arch/v3_0/src/vectors.S	/^__interrupt_stack_base:$/;"	l
__is_breakpoint_function	arch/v3_0/src/mips-stub.c	/^__is_breakpoint_function ()$/;"	f
__is_bsp_syscall	arch/v3_0/src/mips-stub.c	/^int __is_bsp_syscall(void) $/;"	f
__kill_vector	tx39/v3_0/src/hal_diag.c	/^    void *__kill_vector;$/;"	m	struct:__anon33	file:
__mem_fault_handler	arch/v3_0/src/hal_misc.c	/^externC void* volatile __mem_fault_handler;$/;"	v
__putc	tx39/v3_0/src/hal_diag.c	/^    void (*__putc)(void *ch_data, char ch);$/;"	m	struct:bsp_comm_procs	file:
__read	tx39/v3_0/src/hal_diag.c	/^    int  (*__read)(void *ch_data, char *buf, int len);$/;"	m	struct:bsp_comm_procs	file:
__reset	tx39/v3_0/src/hal_diag.c	/^    void (*__reset)(void);$/;"	m	struct:__anon33	file:
__set_console_comm	tx39/v3_0/src/hal_diag.c	/^    int  (*__set_console_comm)(int __comm_id);$/;"	m	struct:__anon33	file:
__set_debug_comm	tx39/v3_0/src/hal_diag.c	/^    int  (*__set_debug_comm)(int __comm_id);$/;"	m	struct:__anon33	file:
__set_serial_baud	tx39/v3_0/src/hal_diag.c	/^    int  (*__set_serial_baud)(int __comm_id, int baud);$/;"	m	struct:__anon33	file:
__single_step	arch/v3_0/src/mips-stub.c	/^void __single_step (void)$/;"	f
__skipinst	arch/v3_0/src/mips-stub.c	/^void __skipinst (void)$/;"	f
__sysinfo	tx39/v3_0/src/hal_diag.c	/^    void *__sysinfo;$/;"	m	struct:__anon33	file:
__write	tx39/v3_0/src/hal_diag.c	/^    void (*__write)(void *ch_data, const char *buf, int len);$/;"	m	struct:bsp_comm_procs	file:
_arbitration_isr	upd985xx/v3_0/src/var_misc.c	/^static cyg_uint32 _arbitration_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data)$/;"	f	file:
_diag_init	vrc437x/v3_0/src/plf_serial.c	/^static unsigned char _diag_init[] = {$/;"	v	file:
_hal_asm_mips_cpp_stringize	arch/v3_0/include/hal_cache.h	69;"	d
_hal_registers	arch/v3_0/src/hal_misc.c	/^externC HAL_SavedRegisters *_hal_registers;$/;"	v
a0	arch/v3_0/include/mips-regs.h	80;"	d
a0	vrc437x/v3_0/src/pmon.S	/^#define a0	$4$/;"	d
a1	arch/v3_0/include/mips-regs.h	81;"	d
a1	vrc437x/v3_0/src/pmon.S	/^#define a1	$5$/;"	d
a2	arch/v3_0/include/mips-regs.h	82;"	d
a2	vrc437x/v3_0/src/pmon.S	/^#define a2	$6$/;"	d
a3	arch/v3_0/include/mips-regs.h	83;"	d
a3	vrc437x/v3_0/src/pmon.S	/^#define a3	$7$/;"	d
argv	arch/v3_0/src/redboot_linux_exec.c	/^	char *argv[2];$/;"	m	struct:parmblock	file:
asi32	arch/v3_0/src/mipsfp.c	/^    cyg_int32 asi32;$/;"	m	union:__anon15	file:
asi32	arch/v3_0/src/mipsfp.c	/^    cyg_int32 asi32;$/;"	m	union:__anon22	file:
asi32	arch/v3_0/src/mipsfp.c	/^    cyg_int32 asi32[2];$/;"	m	union:__anon11	file:
asi32	arch/v3_0/src/mipsfp.c	/^    cyg_int32 asi32[2];$/;"	m	union:__anon18	file:
asi64	arch/v3_0/src/mipsfp.c	/^    cyg_int64 asi64;$/;"	m	union:__anon11	file:
asi64	arch/v3_0/src/mipsfp.c	/^    cyg_int64 asi64;$/;"	m	union:__anon18	file:
asyncBuffer	arch/v3_0/src/mips-stub.c	/^} asyncBuffer;$/;"	v	typeref:struct:__anon28	file:
at	arch/v3_0/include/mips-regs.h	76;"	d
atmp	arch/v3_0/include/mips-regs.h	77;"	d
badvr	arch/v3_0/include/hal_arch.h	/^    CYG_HAL_MIPS_REG    badvr;          \/* Bad virtual address reg      *\/$/;"	m	struct:__anon1
base	atlas/v3_0/src/ser16c550c.c	/^    cyg_uint8* base;$/;"	m	struct:__anon37	file:
base	idt79s334a/v3_0/src/ser16c550c.c	/^    cyg_uint8* base;$/;"	m	struct:__anon32	file:
base	malta/v3_0/src/ser16c550c.c	/^    cyg_uint8* base;$/;"	m	struct:__anon34	file:
base	ref4955/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon30	file:
base	ref4955/v3_0/src/pc87338.c	/^    cyg_uint8* base;$/;"	m	struct:__anon31	file:
base	rm7000/ocelot/v3_0/src/ns16552.c	/^    cyg_uint8* base;$/;"	m	struct:__anon36	file:
base	vrc437x/v3_0/src/plf_serial.c	/^    cyg_uint32 base;$/;"	m	struct:__anon35	file:
bsp_comm_procs	tx39/v3_0/src/hal_diag.c	/^struct bsp_comm_procs {$/;"	s	file:
bsp_shared_t	tx39/v3_0/src/hal_diag.c	/^} bsp_shared_t;$/;"	t	typeref:struct:__anon33	file:
bsp_trap	tx39/v3_0/src/hal_diag.c	/^bsp_trap(int trap_num)$/;"	f	file:
cache	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          cache;          \/* Cache control register       *\/$/;"	m	struct:__anon1
cause	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          cause;          \/* Exception cause register     *\/$/;"	m	struct:__anon1
ch_data	tx39/v3_0/src/hal_diag.c	/^    void *ch_data;$/;"	m	struct:bsp_comm_procs	file:
chan__baud_rate	upd985xx/v3_0/src/hal_diag.c	/^static int chan__baud_rate = CYGHWR_HAL_MIPS_UPD985XX_DIAG_BAUD;$/;"	v	file:
chan__irq_state	upd985xx/v3_0/src/hal_diag.c	/^static int chan__irq_state = 0;$/;"	v	file:
chan__msec_timeout	upd985xx/v3_0/src/hal_diag.c	/^static int chan__msec_timeout = 0;$/;"	v	file:
channel	ref4955/v3_0/src/hal_diag.c	/^static channel_data_t channel = { BASE, 0, 0};$/;"	v	file:
channel_data_t	atlas/v3_0/src/ser16c550c.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon37	file:
channel_data_t	idt79s334a/v3_0/src/ser16c550c.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon32	file:
channel_data_t	malta/v3_0/src/ser16c550c.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon34	file:
channel_data_t	ref4955/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon30	file:
channel_data_t	ref4955/v3_0/src/pc87338.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon31	file:
channel_data_t	rm7000/ocelot/v3_0/src/ns16552.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon36	file:
channel_data_t	vrc437x/v3_0/src/plf_serial.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon35	file:
channels	atlas/v3_0/src/ser16c550c.c	/^static channel_data_t channels[1] = {$/;"	v	file:
channels	idt79s334a/v3_0/src/ser16c550c.c	/^static channel_data_t channels[1] = {$/;"	v	file:
channels	malta/v3_0/src/ser16c550c.c	/^static channel_data_t channels[2] = {$/;"	v	file:
channels	ref4955/v3_0/src/pc87338.c	/^static channel_data_t channels[2] = {$/;"	v	file:
channels	vrc437x/v3_0/src/plf_serial.c	/^static channel_data_t channels[2] = {$/;"	v	file:
config	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          config;         \/* Config register              *\/$/;"	m	struct:__anon1
cyg_ISR	idt32334/v3_0/src/var_intr.c	/^typedef cyg_uint32 cyg_ISR(cyg_uint32 vector, CYG_ADDRWORD data);$/;"	t	file:
cyg_hal_clock_period	arch/v3_0/include/hal_intr.h	/^externC CYG_WORD32 cyg_hal_clock_period;$/;"	v
cyg_hal_clock_period	arch/v3_0/src/hal_misc.c	/^CYG_WORD32 cyg_hal_clock_period;$/;"	v
cyg_hal_exception_handler	arch/v3_0/src/hal_misc.c	/^externC cyg_uint32 cyg_hal_exception_handler(HAL_SavedRegisters *regs)$/;"	f
cyg_hal_init_superIO	malta/v3_0/src/smsc37m81x.c	/^cyg_hal_init_superIO(void)$/;"	f
cyg_hal_interrupt_acknowledge	idt32334/v3_0/src/var_intr.c	/^void cyg_hal_interrupt_acknowledge (cyg_uint32 vector)$/;"	f
cyg_hal_interrupt_acknowledge	upd985xx/v3_0/src/var_misc.c	/^void cyg_hal_interrupt_acknowledge( int vec )$/;"	f
cyg_hal_interrupt_level	ref4955/v3_0/src/platform.S	/^cyg_hal_interrupt_level:$/;"	l
cyg_hal_interrupt_level	rm7000/ocelot/v3_0/src/platform.S	/^cyg_hal_interrupt_level:$/;"	l
cyg_hal_interrupt_level	vrc437x/v3_0/include/plf_intr.h	/^externC volatile CYG_BYTE cyg_hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
cyg_hal_interrupt_level	vrc437x/v3_0/src/platform.S	/^cyg_hal_interrupt_level:$/;"	l
cyg_hal_interrupt_mask	idt32334/v3_0/src/var_intr.c	/^void cyg_hal_interrupt_mask ( cyg_uint32 vector )$/;"	f
cyg_hal_interrupt_mask	upd985xx/v3_0/src/var_misc.c	/^void cyg_hal_interrupt_mask( int vec )$/;"	f
cyg_hal_interrupt_unmask	idt32334/v3_0/src/var_intr.c	/^void cyg_hal_interrupt_unmask( cyg_uint32 vector)$/;"	f
cyg_hal_interrupt_unmask	upd985xx/v3_0/src/var_misc.c	/^void cyg_hal_interrupt_unmask( int vec )$/;"	f
cyg_hal_invoke_constructors	arch/v3_0/src/hal_misc.c	/^cyg_hal_invoke_constructors(void)$/;"	f
cyg_hal_is_break	jmr3904/v3_0/src/plf_misc.c	/^cyg_bool cyg_hal_is_break(char *buf, int size)$/;"	f
cyg_hal_is_break	vrc437x/v3_0/src/plf_misc.c	/^cyg_bool cyg_hal_is_break(char *buf, int size)$/;"	f
cyg_hal_mips_process_fpe	arch/v3_0/src/mipsfp.c	/^cyg_hal_mips_process_fpe( HAL_SavedRegisters *regs )$/;"	f
cyg_hal_plf_comms_init	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_ide_init	malta/v3_0/src/plf_misc.c	/^cyg_hal_plf_ide_init(void)$/;"	f
cyg_hal_plf_pci_cfg_read_byte	atlas/v3_0/src/plf_misc.c	/^cyg_uint8 cyg_hal_plf_pci_cfg_read_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_byte	malta/v3_0/src/plf_misc.c	/^cyg_uint8 cyg_hal_plf_pci_cfg_read_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_byte	rm7000/ocelot/v3_0/src/plf_misc.c	/^cyg_uint8 cyg_hal_plf_pci_cfg_read_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_dword	atlas/v3_0/src/plf_misc.c	/^cyg_uint32 cyg_hal_plf_pci_cfg_read_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_dword	malta/v3_0/src/plf_misc.c	/^cyg_uint32 cyg_hal_plf_pci_cfg_read_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_dword	rm7000/ocelot/v3_0/src/plf_misc.c	/^cyg_uint32 cyg_hal_plf_pci_cfg_read_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_word	atlas/v3_0/src/plf_misc.c	/^cyg_uint16 cyg_hal_plf_pci_cfg_read_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_word	malta/v3_0/src/plf_misc.c	/^cyg_uint16 cyg_hal_plf_pci_cfg_read_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_word	rm7000/ocelot/v3_0/src/plf_misc.c	/^cyg_uint16 cyg_hal_plf_pci_cfg_read_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_byte	atlas/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_byte	malta/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_byte	rm7000/ocelot/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_dword	atlas/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_dword	malta/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_dword	rm7000/ocelot/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_word	atlas/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_word	malta/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_word	rm7000/ocelot/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_cfg_write_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_init	atlas/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_init	malta/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_init	rm7000/ocelot/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_init	vrc437x/v3_0/src/plf_misc.c	/^void cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_serial_control	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_getc	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_getc	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc_nonblock	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8 *pc)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_timeout	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_init	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init_channel	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f
cyg_hal_plf_serial_init_channel	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f
cyg_hal_plf_serial_init_channel	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f
cyg_hal_plf_serial_init_channel	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f
cyg_hal_plf_serial_init_channel	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f
cyg_hal_plf_serial_isr	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_putc	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 __ch)$/;"	f
cyg_hal_plf_serial_putc	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 __ch)$/;"	f
cyg_hal_plf_serial_putc	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 __ch)$/;"	f
cyg_hal_plf_serial_putc	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 __ch)$/;"	f
cyg_hal_plf_serial_putc	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 c)$/;"	f	file:
cyg_hal_plf_serial_putc	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 __ch)$/;"	f
cyg_hal_plf_serial_read	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_set_baud	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_set_baud(cyg_uint8* port, cyg_uint16 baud_divisor)$/;"	f	file:
cyg_hal_plf_serial_set_baud	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_set_baud(cyg_uint8* port, cyg_uint32 baud)$/;"	f	file:
cyg_hal_plf_serial_set_baud	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_set_baud(cyg_uint8* port, cyg_uint16 baud_divisor)$/;"	f	file:
cyg_hal_plf_serial_set_baud	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_set_baud(cyg_uint32 duart, cyg_uint16 baud_rate)$/;"	f	file:
cyg_hal_plf_serial_write	atlas/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	idt79s334a/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	malta/v3_0/src/ser16c550c.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	ref4955/v3_0/src/pc87338.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	rm7000/ocelot/v3_0/src/ns16552.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	upd985xx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	vrc437x/v3_0/src/plf_serial.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_stop_constructors	arch/v3_0/src/hal_misc.c	/^cyg_bool cyg_hal_stop_constructors;$/;"	v
cyg_hal_user_break	jmr3904/v3_0/src/plf_misc.c	/^void cyg_hal_user_break( CYG_ADDRWORD *regs )$/;"	f
cyg_hal_user_break	vrc437x/v3_0/src/plf_misc.c	/^void cyg_hal_user_break( CYG_ADDRWORD *regs )$/;"	f
cyg_interrupt_stack	arch/v3_0/src/vectors.S	/^cyg_interrupt_stack:$/;"	l
cyg_interrupt_stack_base	arch/v3_0/src/vectors.S	/^cyg_interrupt_stack_base:$/;"	l
d	arch/v3_0/include/hal_arch.h	/^    CYG_HAL_MIPS_REG    d[32];          \/* Data regs                    *\/$/;"	m	struct:__anon1
dbl2reg	arch/v3_0/src/mipsfp.c	/^dbl2reg( Cyg_libm_ieee_double_shape_type *flt, CYG_HAL_FPU_REG *fpu_reg_p )$/;"	f	file:
diag_bp	rm7000/ocelot/v3_0/src/ns16552.c	/^static int diag_bp = 0;$/;"	v	file:
diag_buffer	rm7000/ocelot/v3_0/src/ns16552.c	/^static char diag_buffer[DIAG_BUFSIZE];$/;"	v	file:
displayLED	idt79s334a/v3_0/src/plf_misc.c	/^void displayLED(char *str, int count)$/;"	f
do_exec	arch/v3_0/src/redboot_linux_exec.c	/^do_exec(int argc, char *argv[])$/;"	f	file:
ecosPciConfigInByte	idt79s334a/v3_0/src/plf_misc.c	/^unsigned char ecosPciConfigInByte$/;"	f
ecosPciConfigInHalfWord	idt79s334a/v3_0/src/plf_misc.c	/^unsigned short ecosPciConfigInHalfWord$/;"	f
ecosPciConfigInWord	idt79s334a/v3_0/src/plf_misc.c	/^unsigned int ecosPciConfigInWord$/;"	f
ecosPciConfigOutByte	idt79s334a/v3_0/src/plf_misc.c	/^ void   ecosPciConfigOutByte$/;"	f
ecosPciConfigOutHalfWord	idt79s334a/v3_0/src/plf_misc.c	/^void   ecosPciConfigOutHalfWord$/;"	f
ecosPciConfigOutWord	idt79s334a/v3_0/src/plf_misc.c	/^void   ecosPciConfigOutWord$/;"	f
env_end	arch/v3_0/src/redboot_linux_exec.c	/^	t_env_var env_end;$/;"	m	struct:parmblock	file:
error	atlas/v3_0/src/platform.S	/^error:$/;"	l
error	malta/v3_0/src/platform.S	/^error:$/;"	l
ethaddr	arch/v3_0/src/redboot_linux_exec.c	/^	t_env_var ethaddr;$/;"	m	struct:parmblock	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent :11;$/;"	m	struct:__anon18::__anon19	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent: 11;$/;"	m	struct:__anon11::__anon12	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent: 11;$/;"	m	struct:__anon11::__anon13	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent: 11;$/;"	m	struct:__anon18::__anon20	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent: 8;$/;"	m	struct:__anon15::__anon16	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent: 8;$/;"	m	struct:__anon22::__anon23	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent:8;$/;"	m	struct:__anon15::__anon17	file:
exponent	arch/v3_0/src/mipsfp.c	/^        unsigned int exponent:8;$/;"	m	struct:__anon22::__anon24	file:
f	arch/v3_0/include/hal_arch.h	/^    CYG_HAL_FPU_REG     f[32];          \/* FPU registers                *\/$/;"	m	struct:__anon1
fcr31	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          fcr31;          \/* FPU control\/status register  *\/$/;"	m	struct:__anon1
fd	arch/v3_0/include/mips_opcode.h	/^        unsigned fd: 5;$/;"	m	struct:__anon2::__anon10
fd	arch/v3_0/include/mips_opcode.h	/^        unsigned fd: 5;$/;"	m	struct:__anon2::__anon6
filter	ref4955/v3_0/misc/swap4.tcl	/^proc filter { input_file output_file } {$/;"	p
flt2reg	arch/v3_0/src/mipsfp.c	/^flt2reg( Cyg_libm_ieee_float_shape_type *flt, CYG_HAL_FPU_REG *fpu_reg_p )$/;"	f	file:
fmt	arch/v3_0/include/mips_opcode.h	/^        unsigned fmt: 4;$/;"	m	struct:__anon2::__anon10
fmt	arch/v3_0/include/mips_opcode.h	/^        unsigned fmt: 4;$/;"	m	struct:__anon2::__anon6
fp	arch/v3_0/include/mips-regs.h	107;"	d
fp	vrc437x/v3_0/src/pmon.S	/^#define fp	$30	\/* frame-pointer *\/$/;"	d
fp0	vrc437x/v3_0/src/pmon.S	/^#define fp0	$f0$/;"	d
fp1	vrc437x/v3_0/src/pmon.S	/^#define fp1	$f1$/;"	d
fp_format	arch/v3_0/src/mipsfp.c	/^} fp_format;$/;"	t	typeref:enum:__anon26	file:
fp_operation	arch/v3_0/src/mipsfp.c	/^} fp_operation;$/;"	t	typeref:enum:__anon25	file:
fppad	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          fppad;          \/* Dummy location to make this  *\/$/;"	m	struct:__anon1
fraction0	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction0: 4;$/;"	m	struct:__anon18::__anon19	file:
fraction0	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction0: 7;$/;"	m	struct:__anon15::__anon16	file:
fraction0	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction0: 7;$/;"	m	struct:__anon22::__anon23	file:
fraction0	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction0:4;$/;"	m	struct:__anon11::__anon12	file:
fraction1	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction1: 16;$/;"	m	struct:__anon15::__anon16	file:
fraction1	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction1: 16;$/;"	m	struct:__anon22::__anon23	file:
fraction1	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction1:16;$/;"	m	struct:__anon11::__anon12	file:
fraction1	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction1:16;$/;"	m	struct:__anon18::__anon19	file:
fraction2	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction2:16;$/;"	m	struct:__anon11::__anon12	file:
fraction2	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction2:16;$/;"	m	struct:__anon18::__anon19	file:
fraction3	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction3:16;$/;"	m	struct:__anon11::__anon12	file:
fraction3	arch/v3_0/src/mipsfp.c	/^        unsigned int fraction3:16;$/;"	m	struct:__anon18::__anon19	file:
fs	arch/v3_0/include/mips_opcode.h	/^        unsigned fs: 5;$/;"	m	struct:__anon2::__anon10
fs	arch/v3_0/include/mips_opcode.h	/^        unsigned fs: 5;$/;"	m	struct:__anon2::__anon6
ft	arch/v3_0/include/mips_opcode.h	/^        unsigned ft: 5;$/;"	m	struct:__anon2::__anon10
ft	arch/v3_0/include/mips_opcode.h	/^        unsigned ft: 5;$/;"	m	struct:__anon2::__anon6
func	arch/v3_0/include/mips_opcode.h	/^        unsigned func: 6;$/;"	m	struct:__anon2::__anon10
func	arch/v3_0/include/mips_opcode.h	/^        unsigned func: 6;$/;"	m	struct:__anon2::__anon5
func	arch/v3_0/include/mips_opcode.h	/^        unsigned func: 6;$/;"	m	struct:__anon2::__anon6
func	arch/v3_0/include/mips_opcode.h	/^        unsigned func: 6;$/;"	m	struct:__anon2::__anon9
function0	arch/v3_0/src/mipsfp.c	/^        unsigned int function0:3;$/;"	m	struct:__anon11::__anon13	file:
function0	arch/v3_0/src/mipsfp.c	/^        unsigned int function0:3;$/;"	m	struct:__anon18::__anon20	file:
function0	arch/v3_0/src/mipsfp.c	/^        unsigned int function0:6;$/;"	m	struct:__anon15::__anon17	file:
function0	arch/v3_0/src/mipsfp.c	/^        unsigned int function0:6;$/;"	m	struct:__anon22::__anon24	file:
function1	arch/v3_0/src/mipsfp.c	/^        unsigned int function1:16;$/;"	m	struct:__anon11::__anon13	file:
function1	arch/v3_0/src/mipsfp.c	/^        unsigned int function1:16;$/;"	m	struct:__anon15::__anon17	file:
function1	arch/v3_0/src/mipsfp.c	/^        unsigned int function1:16;$/;"	m	struct:__anon18::__anon20	file:
function1	arch/v3_0/src/mipsfp.c	/^        unsigned int function1:16;$/;"	m	struct:__anon22::__anon24	file:
function2	arch/v3_0/src/mipsfp.c	/^        unsigned int function2:16;$/;"	m	struct:__anon11::__anon13	file:
function2	arch/v3_0/src/mipsfp.c	/^        unsigned int function2:16;$/;"	m	struct:__anon18::__anon20	file:
function3	arch/v3_0/src/mipsfp.c	/^        unsigned int function3:16;$/;"	m	struct:__anon11::__anon13	file:
function3	arch/v3_0/src/mipsfp.c	/^        unsigned int function3:16;$/;"	m	struct:__anon18::__anon20	file:
gp	arch/v3_0/include/mips-regs.h	104;"	d
gp	vrc437x/v3_0/src/pmon.S	/^#define gp	$28	\/* global data pointer *\/$/;"	d
hal_IDT32334_chk_char	idt79s334a/v3_0/src/plf_stub.c	/^int hal_IDT32334_chk_char()$/;"	f
hal_IDT32334_get_char	idt79s334a/v3_0/src/plf_stub.c	/^int hal_IDT32334_get_char( void )$/;"	f
hal_IDT32334_init_serial	idt79s334a/v3_0/src/plf_stub.c	/^void hal_IDT32334_init_serial( void )$/;"	f
hal_IDT32334_init_serial_baud	idt79s334a/v3_0/src/plf_stub.c	/^void hal_IDT32334_init_serial_baud( int baud )$/;"	f
hal_IDT32334_put_char	idt79s334a/v3_0/src/plf_stub.c	/^void hal_IDT32334_put_char( int c )$/;"	f
hal_IRQ_init	idt32334/v3_0/src/var_intr.c	/^hal_IRQ_init(void)$/;"	f
hal_arch_default_isr	arch/v3_0/src/hal_misc.c	/^externC cyg_uint32 hal_arch_default_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data)$/;"	f
hal_arch_program_new_stack	arch/v3_0/src/hal_misc.c	/^void hal_arch_program_new_stack(void *_func)$/;"	f
hal_atlas_reset	atlas/v3_0/src/plf_misc.c	/^void hal_atlas_reset(void)$/;"	f
hal_breakpoint_springboard	vrc437x/v3_0/src/platform.S	/^hal_breakpoint_springboard:$/;"	l
hal_bsp_console_write	tx39/v3_0/src/hal_diag.c	/^hal_bsp_console_write(const void *p, int len)$/;"	f	file:
hal_bus_error_vsr	vrc437x/v3_0/src/platform.S	/^hal_bus_error_vsr:$/;"	l
hal_c_cache_init	idt32334/v3_0/src/var_misc.c	/^void hal_c_cache_init(unsigned long config1_val)$/;"	f
hal_c_cache_init	mips32/v3_0/src/var_misc.c	/^void hal_c_cache_init(unsigned long config1_val)$/;"	f
hal_c_cache_init	mips64/v3_0/src/var_misc.c	/^void hal_c_cache_init(unsigned long config1_val)$/;"	f
hal_call_isr	idt32334/v3_0/src/var_intr.c	/^hal_call_isr (cyg_uint32 vector)$/;"	f	file:
hal_copy_data	arch/v3_0/src/hal_misc.c	/^void hal_copy_data(void)$/;"	f
hal_ctrlc_isr	jmr3904/v3_0/src/plf_misc.c	/^cyg_uint32 hal_ctrlc_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data)$/;"	f
hal_ctrlc_isr	vrc437x/v3_0/src/plf_misc.c	/^cyg_uint32 hal_ctrlc_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data)$/;"	f
hal_ctrlc_isr_init	jmr3904/v3_0/src/plf_misc.c	/^void hal_ctrlc_isr_init(void)$/;"	f
hal_ctrlc_isr_init	vrc437x/v3_0/src/plf_misc.c	/^void hal_ctrlc_isr_init(void)$/;"	f
hal_dcache_sync	idt32334/v3_0/src/var_misc.c	/^void hal_dcache_sync(void)$/;"	f
hal_dcache_sync	mips32/v3_0/src/var_misc.c	/^void hal_dcache_sync(void)$/;"	f
hal_dcache_sync	mips64/v3_0/src/var_misc.c	/^void hal_dcache_sync(void)$/;"	f
hal_default_isr	arch/v3_0/src/hal_misc.c	/^externC cyg_uint32 hal_default_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data)$/;"	f
hal_delay_us	arch/v3_0/src/hal_misc.c	/^hal_delay_us(int us)$/;"	f
hal_diag_clear_lcd	atlas/v3_0/src/hal_diag.c	/^static void hal_diag_clear_lcd(void)$/;"	f	file:
hal_diag_clear_lcd	idt79s334a/v3_0/src/hal_diag.c	/^static void hal_diag_clear_lcd(void)$/;"	f	file:
hal_diag_clear_lcd	malta/v3_0/src/hal_diag.c	/^static void hal_diag_clear_lcd(void)$/;"	f	file:
hal_diag_drain_serial0	tx39/v3_0/src/hal_diag.c	/^void hal_diag_drain_serial0(void)$/;"	f
hal_diag_dumb_write_char	tx39/v3_0/src/hal_diag.c	/^void hal_diag_dumb_write_char(char c)$/;"	f
hal_diag_init	atlas/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	idt79s334a/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	malta/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	ref4955/v3_0/src/hal_diag.c	/^hal_diag_init(void)$/;"	f
hal_diag_init	rm7000/ocelot/v3_0/src/ns16552.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	tx39/v3_0/src/hal_diag.c	/^void hal_diag_init()$/;"	f
hal_diag_init	upd985xx/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	vrc437x/v3_0/src/hal_diag.c	/^void hal_diag_init()$/;"	f
hal_diag_irq_check	tx39/v3_0/src/hal_diag.c	/^hal_diag_irq_check(int vector)$/;"	f
hal_diag_led	atlas/v3_0/src/hal_diag.c	/^void hal_diag_led(int x)$/;"	f
hal_diag_led	idt79s334a/v3_0/src/hal_diag.c	/^void hal_diag_led(int x)$/;"	f
hal_diag_led	malta/v3_0/src/hal_diag.c	/^void hal_diag_led(int x)$/;"	f
hal_diag_led	tx39/v3_0/src/hal_diag.c	/^void hal_diag_led(int x)$/;"	f
hal_diag_read_char	atlas/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char* c)$/;"	f
hal_diag_read_char	idt79s334a/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char* c)$/;"	f
hal_diag_read_char	malta/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char* c)$/;"	f
hal_diag_read_char	ref4955/v3_0/src/hal_diag.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	rm7000/ocelot/v3_0/src/ns16552.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	rm7000/ocelot/v3_0/src/ns16552.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	tx39/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	upd985xx/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	vrc437x/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char_serial0	tx39/v3_0/src/hal_diag.c	/^void hal_diag_read_char_serial0(char *c)$/;"	f
hal_diag_read_serial	rm7000/ocelot/v3_0/src/ns16552.c	/^hal_diag_read_serial(char *c)$/;"	f	file:
hal_diag_write_char	atlas/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	idt79s334a/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	malta/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	ref4955/v3_0/src/hal_diag.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	rm7000/ocelot/v3_0/src/ns16552.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	rm7000/ocelot/v3_0/src/ns16552.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	tx39/v3_0/src/hal_diag.c	/^void hal_diag_write_char( char c)$/;"	f
hal_diag_write_char	tx39/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	upd985xx/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	vrc437x/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char_serial	rm7000/ocelot/v3_0/src/ns16552.c	/^hal_diag_write_char_serial(char c)$/;"	f	file:
hal_diag_write_char_serial0	tx39/v3_0/src/hal_diag.c	/^void hal_diag_write_char_serial0( char c)$/;"	f
hal_dumb_serial_write	tx39/v3_0/src/hal_diag.c	/^hal_dumb_serial_write(const char *p, int len)$/;"	f	file:
hal_extended_isr	idt32334/v3_0/src/var_intr.c	/^hal_extended_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data)$/;"	f
hal_icache_sync	idt32334/v3_0/src/var_misc.c	/^void hal_icache_sync(void)$/;"	f
hal_icache_sync	mips32/v3_0/src/var_misc.c	/^void hal_icache_sync(void)$/;"	f
hal_icache_sync	mips64/v3_0/src/var_misc.c	/^void hal_icache_sync(void)$/;"	f
hal_idle_thread_action	arch/v3_0/src/hal_misc.c	/^void hal_idle_thread_action( cyg_uint32 count )$/;"	f
hal_init_dcache	mips32/v3_0/src/var_misc.c	/^int hal_init_dcache(unsigned long config1_val)$/;"	f
hal_init_dcache	mips64/v3_0/src/var_misc.c	/^int hal_init_dcache(unsigned long config1_val)$/;"	f
hal_init_icache	mips32/v3_0/src/var_misc.c	/^int hal_init_icache(unsigned long config1_val)$/;"	f
hal_init_icache	mips64/v3_0/src/var_misc.c	/^int hal_init_icache(unsigned long config1_val)$/;"	f
hal_init_irq	malta/v3_0/src/plf_misc.c	/^hal_init_irq(void)$/;"	f	file:
hal_int0_count	vrc437x/v3_0/src/plf_misc.c	/^static cyg_uint32 hal_int0_count = 0;$/;"	v	file:
hal_int0_isr	vrc437x/v3_0/src/plf_misc.c	/^static cyg_uint32 hal_int0_isr( cyg_uint32 vector, cyg_uint32 data )$/;"	f	file:
hal_interrupt_data	arch/v3_0/include/hal_intr.h	/^externC volatile CYG_ADDRWORD   hal_interrupt_data[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_data	arch/v3_0/src/vectors.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_data	atlas/v3_0/src/platform.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_data	idt79s334a/v3_0/src/platform.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_data	malta/v3_0/src/platform.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_data	ref4955/v3_0/src/platform.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_data	rm7000/ocelot/v3_0/src/platform.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_data	tx39/v3_0/src/variant.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_data	upd985xx/v3_0/src/var_misc.c	/^volatile CYG_ADDRWORD   hal_interrupt_data[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_data	vrc437x/v3_0/src/platform.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_handlers	arch/v3_0/include/hal_intr.h	/^externC volatile CYG_ADDRESS    hal_interrupt_handlers[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_handlers	arch/v3_0/src/vectors.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_handlers	atlas/v3_0/src/platform.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_handlers	idt79s334a/v3_0/src/platform.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_handlers	malta/v3_0/src/platform.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_handlers	ref4955/v3_0/src/platform.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_handlers	rm7000/ocelot/v3_0/src/platform.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_handlers	tx39/v3_0/src/variant.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_handlers	upd985xx/v3_0/src/var_misc.c	/^volatile CYG_ADDRESS    hal_interrupt_handlers[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_handlers	vrc437x/v3_0/src/platform.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_level	atlas/v3_0/include/plf_intr.h	/^externC volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	idt32334/v3_0/src/var_misc.c	/^volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	malta/v3_0/include/plf_intr.h	/^externC volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	mips32/v3_0/src/var_misc.c	/^volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	mips64/v3_0/src/var_misc.c	/^volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	rm7000/var/v3_0/src/var_misc.c	/^volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	tx39/v3_0/include/var_intr.h	/^externC volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	tx39/v3_0/src/var_misc.c	/^volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_level	tx49/v3_0/src/var_misc.c	/^volatile CYG_BYTE hal_interrupt_level[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_objects	arch/v3_0/include/hal_intr.h	/^externC volatile CYG_ADDRESS    hal_interrupt_objects[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_objects	arch/v3_0/src/vectors.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_objects	atlas/v3_0/src/platform.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_objects	idt79s334a/v3_0/src/platform.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_objects	malta/v3_0/src/platform.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_objects	ref4955/v3_0/src/platform.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_objects	rm7000/ocelot/v3_0/src/platform.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_objects	tx39/v3_0/src/variant.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_objects	upd985xx/v3_0/src/var_misc.c	/^volatile CYG_ADDRESS    hal_interrupt_objects[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_objects	vrc437x/v3_0/src/platform.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_sr_mask_shadow	upd985xx/v3_0/include/var_intr.h	129;"	d
hal_interrupt_sr_mask_shadow_base	upd985xx/v3_0/include/var_intr.h	/^externC volatile cyg_uint32 hal_interrupt_sr_mask_shadow_base[];$/;"	v
hal_isr_springboard	vrc437x/v3_0/src/platform.S	/^hal_isr_springboard:$/;"	l
hal_isr_springboard_chaining	malta/v3_0/src/platform.S	/^hal_isr_springboard_chaining:$/;"	l
hal_isr_springboard_chaining	ref4955/v3_0/src/platform.S	/^hal_isr_springboard_chaining:$/;"	l
hal_isr_springboard_table	malta/v3_0/src/platform.S	/^hal_isr_springboard_table:      $/;"	l
hal_isr_springboard_table	ref4955/v3_0/src/platform.S	/^hal_isr_springboard_table:      $/;"	l
hal_isr_springboard_table	vrc437x/v3_0/src/platform.S	/^hal_isr_springboard_table:	$/;"	l
hal_isr_springboard_v320usc	ref4955/v3_0/src/platform.S	/^hal_isr_springboard_v320usc:$/;"	l
hal_jmp_buf	arch/v3_0/include/hal_arch.h	/^typedef cyg_uint32 hal_jmp_buf[CYGARC_JMP_BUF_SIZE];$/;"	t
hal_jmr_get_char	jmr3904/v3_0/src/plf_stub.c	/^int hal_jmr_get_char( void )$/;"	f
hal_jmr_init_serial	jmr3904/v3_0/src/plf_stub.c	/^void hal_jmr_init_serial( void )$/;"	f
hal_jmr_put_char	jmr3904/v3_0/src/plf_stub.c	/^void hal_jmr_put_char( int c )$/;"	f
hal_longjmp	arch/v3_0/src/context.S	/^hal_longjmp:	$/;"	l
hal_lsbit_index	arch/v3_0/src/hal_misc.c	/^cyg_uint32 hal_lsbit_index(cyg_uint32 mask)$/;"	f
hal_malta_reset	malta/v3_0/src/plf_misc.c	/^void hal_malta_reset(void)$/;"	f
hal_memc_setup_table	ref4955/v3_0/src/platform.S	/^hal_memc_setup_table:$/;"	l
hal_memc_setup_table	rm7000/ocelot/v3_0/src/platform.S	/^hal_memc_setup_table:$/;"	l
hal_memc_setup_table	upd985xx/v3_0/src/variant.S	/^hal_memc_setup_table:	$/;"	l
hal_memc_setup_table	vrc437x/v3_0/src/platform.S	/^hal_memc_setup_table:	$/;"	l
hal_msbit_index	arch/v3_0/src/hal_misc.c	/^cyg_uint32 hal_msbit_index(cyg_uint32 mask)$/;"	f
hal_pci_config_read_load	vrc437x/v3_0/src/platform.S	/^hal_pci_config_read_load:$/;"	l
hal_platform_init	atlas/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_platform_init	idt79s334a/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_platform_init	jmr3904/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_platform_init	malta/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_platform_init	ref4955/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_platform_init	rm7000/ocelot/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_platform_init	sim/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_platform_init	vrc437x/v3_0/src/plf_misc.c	/^void hal_platform_init(void)$/;"	f
hal_plf_stub_init	ref4955/v3_0/src/plf_stub.c	/^hal_plf_stub_init(void)$/;"	f
hal_plf_stub_init	rm7000/ocelot/v3_0/src/plf_stub.c	/^hal_plf_stub_init(void)$/;"	f
hal_plf_stub_init	vrc437x/v3_0/src/plf_stub.c	/^void hal_plf_stub_init(void)$/;"	f
hal_rc334PciInit	idt79s334a/v3_0/src/plf_misc.c	/^void hal_rc334PciInit ( ) $/;"	f
hal_saved_interrupt_state	jmr3904/v3_0/src/plf_misc.c	/^struct Hal_SavedRegisters *hal_saved_interrupt_state;$/;"	v	typeref:struct:Hal_SavedRegisters
hal_saved_interrupt_state	sim/v3_0/src/plf_misc.c	/^struct Hal_SavedRegisters *hal_saved_interrupt_state;$/;"	v	typeref:struct:Hal_SavedRegisters
hal_saved_interrupt_state	vrc437x/v3_0/src/plf_misc.c	/^struct Hal_SavedRegisters *hal_saved_interrupt_state;$/;"	v	typeref:struct:Hal_SavedRegisters
hal_setjmp	arch/v3_0/src/context.S	/^hal_setjmp:$/;"	l
hal_syscall_handler	arch/v3_0/src/hal_syscall.c	/^hal_syscall_handler(void)$/;"	f
hal_thread_load_context	arch/v3_0/src/context.S	/^hal_thread_load_context:$/;"	l
hal_thread_switch_context	arch/v3_0/src/context.S	/^hal_thread_switch_context:		$/;"	l
hal_uart_init	upd985xx/v3_0/src/hal_diag.c	/^void hal_uart_init(void)$/;"	f
hal_uart_read_char	upd985xx/v3_0/src/hal_diag.c	/^void hal_uart_read_char(char *c)$/;"	f
hal_uart_read_char_nonblock	upd985xx/v3_0/src/hal_diag.c	/^int hal_uart_read_char_nonblock(char *c)$/;"	f
hal_uart_setbaud	upd985xx/v3_0/src/hal_diag.c	/^void hal_uart_setbaud( int baud )$/;"	f	file:
hal_uart_write_char	upd985xx/v3_0/src/hal_diag.c	/^void hal_uart_write_char(char c)$/;"	f
hal_variant_IRQ_init	idt32334/v3_0/src/var_intr.c	/^hal_variant_IRQ_init(void)$/;"	f
hal_variant_init	idt32334/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_variant_init	mips32/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_variant_init	mips64/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_variant_init	rm7000/var/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_variant_init	tx39/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_variant_init	tx49/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_variant_init	upd985xx/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_variant_init	vr4300/v3_0/src/var_misc.c	/^void hal_variant_init(void)$/;"	f
hal_vsr_table	arch/v3_0/include/hal_intr.h	/^externC volatile CYG_ADDRESS    hal_vsr_table[CYGNUM_HAL_VSR_MAX+1];$/;"	v
hal_vsr_table	arch/v3_0/src/vectors.S	/^hal_vsr_table:	$/;"	l
hi	arch/v3_0/include/hal_arch.h	/^    CYG_HAL_MIPS_REG    hi;             \/* hi word of mpy\/div reg       *\/$/;"	m	struct:__anon1
i2c_error	malta/v3_0/src/platform.S	/^i2c_error:$/;"	l
imm	arch/v3_0/include/mips_opcode.h	/^        unsigned imm: 16;$/;"	m	struct:__anon2::__anon3
imm	arch/v3_0/include/mips_opcode.h	/^        unsigned imm: 16;$/;"	m	struct:__anon2::__anon7
install_async_breakpoint	arch/v3_0/src/mips-stub.c	/^install_async_breakpoint(void *epc)$/;"	f
instrBuffer	arch/v3_0/src/mips-stub.c	/^} instrBuffer;$/;"	v	typeref:struct:__anon29	file:
isr_vector	atlas/v3_0/src/ser16c550c.c	/^    int isr_vector;$/;"	m	struct:__anon37	file:
isr_vector	idt79s334a/v3_0/src/ser16c550c.c	/^    int isr_vector;$/;"	m	struct:__anon32	file:
isr_vector	malta/v3_0/src/ser16c550c.c	/^    int isr_vector;$/;"	m	struct:__anon34	file:
isr_vector	ref4955/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon30	file:
isr_vector	ref4955/v3_0/src/pc87338.c	/^    int isr_vector;$/;"	m	struct:__anon31	file:
isr_vector	rm7000/ocelot/v3_0/src/ns16552.c	/^    int isr_vector;$/;"	m	struct:__anon36	file:
isr_vector	vrc437x/v3_0/src/plf_serial.c	/^    int isr_vector;$/;"	m	struct:__anon35	file:
issubnormal	arch/v3_0/src/mipsfp.c	296;"	d	file:
ix	vrc437x/v3_0/src/platform.S	/^#define ix              k1$/;"	d
jmpbuf_regsize	arch/v3_0/src/context.S	/^#define jmpbuf_regsize 4$/;"	d
k0	arch/v3_0/include/mips-regs.h	102;"	d
k0	vrc437x/v3_0/src/pmon.S	/^#define k0	$26	\/* kernel private register 0 *\/$/;"	d
k1	arch/v3_0/include/mips-regs.h	103;"	d
k1	vrc437x/v3_0/src/pmon.S	/^#define k1	$27	\/* kernel private register 1 *\/$/;"	d
lcd_curline	tx39/v3_0/src/hal_diag.c	/^static int lcd_curline = 0;$/;"	v	file:
lcd_dis	tx39/v3_0/src/hal_diag.c	/^static void lcd_dis(int add, char *string)$/;"	f	file:
lcd_line	tx39/v3_0/src/hal_diag.c	/^static char *lcd_line[2] = { lcd_line0, lcd_line1 };$/;"	v	file:
lcd_line0	tx39/v3_0/src/hal_diag.c	/^static char lcd_line0[LCD_LINE_LENGTH+1];$/;"	v	file:
lcd_line1	tx39/v3_0/src/hal_diag.c	/^static char lcd_line1[LCD_LINE_LENGTH+1];$/;"	v	file:
lcd_linepos	tx39/v3_0/src/hal_diag.c	/^static int lcd_linepos = 0;$/;"	v	file:
leds	tx39/v3_0/src/hal_diag.c	/^static cyg_uint8 leds = 0;$/;"	v	file:
lo	arch/v3_0/include/hal_arch.h	/^    CYG_HAL_MIPS_REG    lo;             \/* lo word of mpy\/div reg       *\/$/;"	m	struct:__anon1
loop	vrc437x/v3_0/src/platform.S	/^loop:$/;"	l
lsw	arch/v3_0/src/mipsfp.c	/^        cyg_uint32 lsw;$/;"	m	struct:__anon11::__anon14	file:
lsw	arch/v3_0/src/mipsfp.c	/^        cyg_uint32 lsw;$/;"	m	struct:__anon18::__anon21	file:
main	malta/v3_0/src/plf_mk_defs.c	/^main(void)$/;"	f
main	ref4955/v3_0/src/plf_mk_defs.c	/^main(void)$/;"	f
main	rm7000/ocelot/v3_0/src/plf_mk_defs.c	/^main(void)$/;"	f
main	rm7000/var/v3_0/src/var_mk_defs.c	/^main(void)$/;"	f
memsize	arch/v3_0/src/redboot_linux_exec.c	/^	t_env_var memsize;$/;"	m	struct:parmblock	file:
mmuInit	idt79s334a/v3_0/src/plf_misc.c	/^static void mmuInit (  ) {$/;"	f	file:
modetty0	arch/v3_0/src/redboot_linux_exec.c	/^	t_env_var modetty0;$/;"	m	struct:parmblock	file:
msec_timeout	atlas/v3_0/src/ser16c550c.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon37	file:
msec_timeout	idt79s334a/v3_0/src/ser16c550c.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon32	file:
msec_timeout	malta/v3_0/src/ser16c550c.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon34	file:
msec_timeout	ref4955/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon30	file:
msec_timeout	ref4955/v3_0/src/pc87338.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon31	file:
msec_timeout	rm7000/ocelot/v3_0/src/ns16552.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon36	file:
msec_timeout	vrc437x/v3_0/src/plf_serial.c	/^    cyg_uint32 msec_timeout;$/;"	m	struct:__anon35	file:
msw	arch/v3_0/src/mipsfp.c	/^        cyg_uint32 msw;$/;"	m	struct:__anon11::__anon14	file:
msw	arch/v3_0/src/mipsfp.c	/^        cyg_uint32 msw;$/;"	m	struct:__anon18::__anon21	file:
name	arch/v3_0/src/redboot_linux_exec.c	/^	char *name;$/;"	m	struct:__anon27	file:
name	vrc437x/v3_0/src/pmon.S	/^name:	la	$2,+(PMON_VECTOR+((index)*4));		\\$/;"	l
nan	arch/v3_0/src/mipsfp.c	/^    } nan;$/;"	m	union:__anon11	typeref:struct:__anon11::__anon13	file:
nan	arch/v3_0/src/mipsfp.c	/^    } nan;$/;"	m	union:__anon15	typeref:struct:__anon15::__anon17	file:
nan	arch/v3_0/src/mipsfp.c	/^    } nan;$/;"	m	union:__anon18	typeref:struct:__anon18::__anon20	file:
nan	arch/v3_0/src/mipsfp.c	/^    } nan;$/;"	m	union:__anon22	typeref:struct:__anon22::__anon24	file:
noerror	atlas/v3_0/src/platform.S	/^noerror:$/;"	l
noerror	malta/v3_0/src/platform.S	/^noerror:$/;"	l
ns_ser_channel	rm7000/ocelot/v3_0/src/ns16552.c	/^static channel_data_t ns_ser_channel = {$/;"	v	file:
ns_ser_channels	rm7000/ocelot/v3_0/src/ns16552.c	/^static channel_data_t ns_ser_channels[2] = {$/;"	v	file:
number	arch/v3_0/src/mipsfp.c	/^    } number;$/;"	m	union:__anon11	typeref:struct:__anon11::__anon12	file:
number	arch/v3_0/src/mipsfp.c	/^    } number;$/;"	m	union:__anon15	typeref:struct:__anon15::__anon16	file:
number	arch/v3_0/src/mipsfp.c	/^    } number;$/;"	m	union:__anon18	typeref:struct:__anon18::__anon19	file:
number	arch/v3_0/src/mipsfp.c	/^    } number;$/;"	m	union:__anon22	typeref:struct:__anon22::__anon23	file:
once_mask	upd985xx/v3_0/src/var_misc.c	/^static int once_mask = 0; \/\/ Those unmasked ever$/;"	v	file:
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;         \/* always '0x11' *\/$/;"	m	struct:__anon2::__anon10
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;         \/* always '0x11' *\/$/;"	m	struct:__anon2::__anon6
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;$/;"	m	struct:__anon2::__anon3
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;$/;"	m	struct:__anon2::__anon4
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;$/;"	m	struct:__anon2::__anon5
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;$/;"	m	struct:__anon2::__anon7
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;$/;"	m	struct:__anon2::__anon8
op	arch/v3_0/include/mips_opcode.h	/^        unsigned op: 6;$/;"	m	struct:__anon2::__anon9
outLCD	tx39/v3_0/src/hal_diag.c	/^static void outLCD(unsigned char d){$/;"	f	file:
outLCD_CMD	tx39/v3_0/src/hal_diag.c	/^static void outLCD_CMD(unsigned char d){$/;"	f	file:
paddr0	vrc437x/v3_0/src/platform.S	/^#define paddr0          s3$/;"	d
paddr1	vrc437x/v3_0/src/platform.S	/^#define paddr1          s4$/;"	d
parmblock	arch/v3_0/src/redboot_linux_exec.c	/^struct parmblock {$/;"	s	file:
parts	arch/v3_0/src/mipsfp.c	/^    } parts;$/;"	m	union:__anon11	typeref:struct:__anon11::__anon14	file:
parts	arch/v3_0/src/mipsfp.c	/^    } parts;$/;"	m	union:__anon18	typeref:struct:__anon18::__anon21	file:
pc	arch/v3_0/include/hal_arch.h	/^    CYG_HAL_MIPS_REG    pc;             \/* Program Counter              *\/$/;"	m	struct:__anon1
pc	vrc437x/v3_0/src/pmon.S	/^#define pc	$pc	\/* pc, used on mips16 *\/$/;"	d
pci_config_errcheck	atlas/v3_0/src/plf_misc.c	/^static int pci_config_errcheck(void)$/;"	f	file:
pci_config_errcheck	malta/v3_0/src/plf_misc.c	/^static int pci_config_errcheck(void)$/;"	f	file:
pci_config_errcheck	rm7000/ocelot/v3_0/src/plf_misc.c	/^static int pci_config_errcheck(void)$/;"	f	file:
pent_mask	upd985xx/v3_0/src/var_misc.c	/^static int pent_mask = 0; \/\/ Those pending right now$/;"	v	file:
pfunc	arch/v3_0/src/hal_misc.c	/^typedef void (*pfunc) (void);$/;"	t	file:
pmask	vrc437x/v3_0/src/platform.S	/^#define pmask           s5$/;"	d
pmon_outbyte	vrc437x/v3_0/src/pmon.S	/^pmon_outbyte:$/;"	l
prid	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          prid;           \/* Processor Version            *\/$/;"	m	struct:__anon1
quiet	arch/v3_0/src/mipsfp.c	/^        unsigned int quiet:1;$/;"	m	struct:__anon11::__anon13	file:
quiet	arch/v3_0/src/mipsfp.c	/^        unsigned int quiet:1;$/;"	m	struct:__anon15::__anon17	file:
quiet	arch/v3_0/src/mipsfp.c	/^        unsigned int quiet:1;$/;"	m	struct:__anon18::__anon20	file:
quiet	arch/v3_0/src/mipsfp.c	/^        unsigned int quiet:1;$/;"	m	struct:__anon22::__anon24	file:
ra	arch/v3_0/include/mips-regs.h	108;"	d
ra	vrc437x/v3_0/src/pmon.S	/^#define ra	$31	\/* return address *\/$/;"	d
rd	arch/v3_0/include/mips_opcode.h	/^        unsigned rd: 5;$/;"	m	struct:__anon2::__anon5
rd	arch/v3_0/include/mips_opcode.h	/^        unsigned rd: 5;$/;"	m	struct:__anon2::__anon9
readyLCD	tx39/v3_0/src/hal_diag.c	/^static void readyLCD(){$/;"	f	file:
reg2dbl	arch/v3_0/src/mipsfp.c	/^reg2dbl( CYG_HAL_FPU_REG *fpu_reg_p, Cyg_libm_ieee_double_shape_type *flt)$/;"	f	file:
reg2flt	arch/v3_0/src/mipsfp.c	/^reg2flt( CYG_HAL_FPU_REG *fpu_reg_p, Cyg_libm_ieee_float_shape_type *flt)$/;"	f	file:
regnames	arch/v3_0/include/mips-stub.h	/^enum regnames {$/;"	g
regnames_t	arch/v3_0/include/mips-stub.h	/^typedef enum regnames regnames_t;$/;"	t	typeref:enum:regnames
restore_state	arch/v3_0/src/vectors.S	/^restore_state:$/;"	l
rs	arch/v3_0/include/mips_opcode.h	/^        unsigned rs: 5;$/;"	m	struct:__anon2::__anon3
rs	arch/v3_0/include/mips_opcode.h	/^        unsigned rs: 5;$/;"	m	struct:__anon2::__anon5
rs	arch/v3_0/include/mips_opcode.h	/^        unsigned rs: 5;$/;"	m	struct:__anon2::__anon7
rs	arch/v3_0/include/mips_opcode.h	/^        unsigned rs: 5;$/;"	m	struct:__anon2::__anon9
rt	arch/v3_0/include/mips_opcode.h	/^        unsigned rt: 5;$/;"	m	struct:__anon2::__anon3
rt	arch/v3_0/include/mips_opcode.h	/^        unsigned rt: 5;$/;"	m	struct:__anon2::__anon5
rt	arch/v3_0/include/mips_opcode.h	/^        unsigned rt: 5;$/;"	m	struct:__anon2::__anon7
rt	arch/v3_0/include/mips_opcode.h	/^        unsigned rt: 5;$/;"	m	struct:__anon2::__anon9
s0	arch/v3_0/include/mips-regs.h	92;"	d
s0	vrc437x/v3_0/src/pmon.S	/^#define s0	$16$/;"	d
s1	arch/v3_0/include/mips-regs.h	93;"	d
s1	vrc437x/v3_0/src/pmon.S	/^#define s1	$17$/;"	d
s2	arch/v3_0/include/mips-regs.h	94;"	d
s2	vrc437x/v3_0/src/pmon.S	/^#define s2	$18$/;"	d
s3	arch/v3_0/include/mips-regs.h	95;"	d
s3	vrc437x/v3_0/src/pmon.S	/^#define s3	$19$/;"	d
s4	arch/v3_0/include/mips-regs.h	96;"	d
s4	vrc437x/v3_0/src/pmon.S	/^#define s4	$20$/;"	d
s5	arch/v3_0/include/mips-regs.h	97;"	d
s5	vrc437x/v3_0/src/pmon.S	/^#define s5	$21$/;"	d
s6	arch/v3_0/include/mips-regs.h	98;"	d
s6	vrc437x/v3_0/src/pmon.S	/^#define s6	$22$/;"	d
s7	arch/v3_0/include/mips-regs.h	99;"	d
s7	vrc437x/v3_0/src/pmon.S	/^#define s7	$23$/;"	d
s8	arch/v3_0/include/mips-regs.h	106;"	d
savedInstr	arch/v3_0/src/mips-stub.c	/^  t_inst savedInstr;$/;"	m	struct:__anon28	file:
savedInstr	arch/v3_0/src/mips-stub.c	/^  t_inst savedInstr;$/;"	m	struct:__anon29	file:
select_baud	idt79s334a/v3_0/include/idt32334sio.h	/^static unsigned short select_baud[] = {$/;"	v
select_parity	idt79s334a/v3_0/include/idt32334sio.h	/^static unsigned char select_parity[] = {$/;"	v
select_stop_bits	idt79s334a/v3_0/include/idt32334sio.h	/^static unsigned char select_stop_bits[] = {$/;"	v
select_word_length	idt79s334a/v3_0/include/idt32334sio.h	/^static unsigned char select_word_length[] = {$/;"	v
set_pc	arch/v3_0/src/mips-stub.c	/^void set_pc (target_register_t pc)$/;"	f
shamt	arch/v3_0/include/mips_opcode.h	/^        unsigned shamt: 5;$/;"	m	struct:__anon2::__anon5
shamt	arch/v3_0/include/mips_opcode.h	/^        unsigned shamt: 5;$/;"	m	struct:__anon2::__anon9
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign     : 1;$/;"	m	struct:__anon18::__anon19	file:
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign : 1;$/;"	m	struct:__anon11::__anon12	file:
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign : 1;$/;"	m	struct:__anon11::__anon13	file:
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign : 1;$/;"	m	struct:__anon15::__anon16	file:
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign : 1;$/;"	m	struct:__anon18::__anon20	file:
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign : 1;$/;"	m	struct:__anon22::__anon23	file:
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign:1;$/;"	m	struct:__anon15::__anon17	file:
sign	arch/v3_0/src/mipsfp.c	/^        unsigned int sign:1;$/;"	m	struct:__anon22::__anon24	file:
soft_mask	upd985xx/v3_0/src/var_misc.c	/^static int soft_mask = 0; \/\/ Those unmasked right now$/;"	v	file:
sp	arch/v3_0/include/mips-regs.h	105;"	d
sp	vrc437x/v3_0/src/pmon.S	/^#define sp 	$29	\/* stack-pointer *\/$/;"	d
sr	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          sr;             \/* Status Reg                   *\/$/;"	m	struct:__anon1
str	arch/v3_0/src/redboot_linux_exec.c	63;"	d	file:
swap	rm7000/ocelot/v3_0/src/platform.S	/^#define swap(v, t1, t2, t3)			\\$/;"	d
sysConfigInByte	idt79s334a/v3_0/src/platform.S	/^sysConfigInByte:$/;"	l
sysConfigInHalfWord	idt79s334a/v3_0/src/platform.S	/^sysConfigInHalfWord:$/;"	l
sysDisableBusError	idt79s334a/v3_0/src/plf_misc.c	/^static void sysDisableBusError (  ) {$/;"	f	file:
sysEnableBusError	idt79s334a/v3_0/src/plf_misc.c	/^static void sysEnableBusError (  ) {$/;"	f	file:
t0	arch/v3_0/include/mips-regs.h	84;"	d
t0	vrc437x/v3_0/src/pmon.S	/^#define t0	$8$/;"	d
t1	arch/v3_0/include/mips-regs.h	85;"	d
t1	vrc437x/v3_0/src/pmon.S	/^#define t1	$9$/;"	d
t2	arch/v3_0/include/mips-regs.h	86;"	d
t2	vrc437x/v3_0/src/pmon.S	/^#define t2	$10$/;"	d
t3	arch/v3_0/include/mips-regs.h	87;"	d
t3	vrc437x/v3_0/src/pmon.S	/^#define t3	$11$/;"	d
t4	arch/v3_0/include/mips-regs.h	88;"	d
t4	vrc437x/v3_0/src/pmon.S	/^#define t4	$12$/;"	d
t5	arch/v3_0/include/mips-regs.h	89;"	d
t5	vrc437x/v3_0/src/pmon.S	/^#define t5	$13$/;"	d
t6	arch/v3_0/include/mips-regs.h	90;"	d
t6	vrc437x/v3_0/src/pmon.S	/^#define t6	$14$/;"	d
t7	arch/v3_0/include/mips-regs.h	91;"	d
t7	vrc437x/v3_0/src/pmon.S	/^#define t7	$15$/;"	d
t8	arch/v3_0/include/mips-regs.h	100;"	d
t8	vrc437x/v3_0/src/pmon.S	/^#define t8	$24$/;"	d
t9	arch/v3_0/include/mips-regs.h	101;"	d
t9	vrc437x/v3_0/src/pmon.S	/^#define t9	$25$/;"	d
t_env_var	arch/v3_0/src/redboot_linux_exec.c	/^} t_env_var;$/;"	t	typeref:struct:__anon27	file:
t_inst	arch/v3_0/src/mips-stub.c	/^typedef unsigned long t_inst;$/;"	t	file:
target	arch/v3_0/include/mips_opcode.h	/^        unsigned target: 26;$/;"	m	struct:__anon2::__anon4
target	arch/v3_0/include/mips_opcode.h	/^        unsigned target: 26;$/;"	m	struct:__anon2::__anon8
targetAddr	arch/v3_0/src/mips-stub.c	/^  t_inst *targetAddr;$/;"	m	struct:__anon28	file:
targetAddr	arch/v3_0/src/mips-stub.c	/^  t_inst *targetAddr;$/;"	m	struct:__anon29	file:
target_register_t	arch/v3_0/include/mips-stub.h	/^  typedef unsigned long long target_register_t;$/;"	t
target_register_t	arch/v3_0/include/mips-stub.h	/^  typedef unsigned long target_register_t;$/;"	t
target_register_t	arch/v3_0/include/mips-stub.h	/^typedef unsigned long target_register_t;$/;"	t
text	arch/v3_0/src/redboot_linux_exec.c	/^	char text[0];$/;"	m	struct:parmblock	file:
tlblo_even	vrc437x/v3_0/src/platform.S	/^#define tlblo_even	s0$/;"	d
tlblo_odd	vrc437x/v3_0/src/platform.S	/^#define tlblo_odd	s1$/;"	d
tmp	vrc437x/v3_0/src/platform.S	/^#define tmp	        s6$/;"	d
v0	arch/v3_0/include/mips-regs.h	78;"	d
v0	vrc437x/v3_0/src/pmon.S	/^#define v0	$2$/;"	d
v1	arch/v3_0/include/mips-regs.h	79;"	d
v1	vrc437x/v3_0/src/pmon.S	/^#define v1	$3$/;"	d
vaddr	vrc437x/v3_0/src/platform.S	/^#define vaddr           s2$/;"	d
val	arch/v3_0/src/redboot_linux_exec.c	/^	char *val;$/;"	m	struct:__anon27	file:
value	arch/v3_0/src/mipsfp.c	/^    double value;$/;"	m	union:__anon11	file:
value	arch/v3_0/src/mipsfp.c	/^    double value;$/;"	m	union:__anon18	file:
value	arch/v3_0/src/mipsfp.c	/^    float value;$/;"	m	union:__anon15	file:
value	arch/v3_0/src/mipsfp.c	/^    float value;$/;"	m	union:__anon22	file:
vector	arch/v3_0/include/hal_arch.h	/^    CYG_WORD32          vector;         \/* Vector number                *\/$/;"	m	struct:__anon1
version	tx39/v3_0/src/hal_diag.c	/^    int  version;       \/* version number for future expansion *\/$/;"	m	struct:__anon33	file:
word	arch/v3_0/include/mips_opcode.h	/^    unsigned word;$/;"	m	union:__anon2
write_super_io	ref4955/v3_0/src/plf_misc.c	/^static void write_super_io(cyg_uint8 offset, cyg_uint8 data)$/;"	f	file:
xstr	arch/v3_0/src/redboot_linux_exec.c	62;"	d	file:
z0	vrc437x/v3_0/src/pmon.S	/^#define z0	$0$/;"	d
zero	arch/v3_0/include/mips-regs.h	75;"	d
zero	vrc437x/v3_0/src/pmon.S	/^#define zero	$0$/;"	d
