In file included from /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/top.cpp:174:
/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/dcl.h:4:10: fatal error: 'cstdint' file not found
#include <cstdint>
         ^~~~~~~~~
