###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        29406   # Number of WRITE/WRITEP commands
num_reads_done                 =       800204   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       618169   # Number of read row buffer hits
num_read_cmds                  =       800199   # Number of READ/READP commands
num_writes_done                =        29410   # Number of read requests issued
num_write_row_hits             =        16990   # Number of write row buffer hits
num_act_cmds                   =       195309   # Number of ACT commands
num_pre_cmds                   =       195282   # Number of PRE commands
num_ondemand_pres              =       172997   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9372291   # Cyles of rank active rank.0
rank_active_cycles.1           =      9023104   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       627709   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       976896   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       774570   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11754   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6080   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8668   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2411   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1272   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3096   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1801   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          377   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17917   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           20   # Write cmd latency (cycles)
write_latency[80-99]           =           30   # Write cmd latency (cycles)
write_latency[100-119]         =           66   # Write cmd latency (cycles)
write_latency[120-139]         =           68   # Write cmd latency (cycles)
write_latency[140-159]         =          121   # Write cmd latency (cycles)
write_latency[160-179]         =          220   # Write cmd latency (cycles)
write_latency[180-199]         =          343   # Write cmd latency (cycles)
write_latency[200-]            =        28526   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       262359   # Read request latency (cycles)
read_latency[40-59]            =        97267   # Read request latency (cycles)
read_latency[60-79]            =        98759   # Read request latency (cycles)
read_latency[80-99]            =        51594   # Read request latency (cycles)
read_latency[100-119]          =        40772   # Read request latency (cycles)
read_latency[120-139]          =        39290   # Read request latency (cycles)
read_latency[140-159]          =        27379   # Read request latency (cycles)
read_latency[160-179]          =        22517   # Read request latency (cycles)
read_latency[180-199]          =        18482   # Read request latency (cycles)
read_latency[200-]             =       141780   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.46795e+08   # Write energy
read_energy                    =   3.2264e+09   # Read energy
act_energy                     =  5.34365e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    3.013e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.6891e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84831e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63042e+09   # Active standby energy rank.1
average_read_latency           =      132.049   # Average read request latency (cycles)
average_interarrival           =      12.0535   # Average request interarrival latency (cycles)
total_energy                   =  1.68611e+10   # Total energy (pJ)
average_power                  =      1686.11   # Average power (mW)
average_bandwidth              =      7.07937   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        28080   # Number of WRITE/WRITEP commands
num_reads_done                 =       799280   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       651526   # Number of read row buffer hits
num_read_cmds                  =       799279   # Number of READ/READP commands
num_writes_done                =        28086   # Number of read requests issued
num_write_row_hits             =        16389   # Number of write row buffer hits
num_act_cmds                   =       160119   # Number of ACT commands
num_pre_cmds                   =       160090   # Number of PRE commands
num_ondemand_pres              =       138001   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9192024   # Cyles of rank active rank.0
rank_active_cycles.1           =      9135435   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       807976   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       864565   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       771656   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11993   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6221   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8867   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2365   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1303   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1790   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3097   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1764   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          368   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17942   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           59   # Write cmd latency (cycles)
write_latency[100-119]         =           84   # Write cmd latency (cycles)
write_latency[120-139]         =          133   # Write cmd latency (cycles)
write_latency[140-159]         =          182   # Write cmd latency (cycles)
write_latency[160-179]         =          236   # Write cmd latency (cycles)
write_latency[180-199]         =          357   # Write cmd latency (cycles)
write_latency[200-]            =        26996   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       294926   # Read request latency (cycles)
read_latency[40-59]            =       107260   # Read request latency (cycles)
read_latency[60-79]            =        94665   # Read request latency (cycles)
read_latency[80-99]            =        50259   # Read request latency (cycles)
read_latency[100-119]          =        38169   # Read request latency (cycles)
read_latency[120-139]          =        34402   # Read request latency (cycles)
read_latency[140-159]          =        24402   # Read request latency (cycles)
read_latency[160-179]          =        19518   # Read request latency (cycles)
read_latency[180-199]          =        16213   # Read request latency (cycles)
read_latency[200-]             =       119465   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40175e+08   # Write energy
read_energy                    =  3.22269e+09   # Read energy
act_energy                     =  4.38086e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.87828e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.14991e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73582e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70051e+09   # Active standby energy rank.1
average_read_latency           =       118.57   # Average read request latency (cycles)
average_interarrival           =      12.0863   # Average request interarrival latency (cycles)
total_energy                   =  1.67448e+10   # Total energy (pJ)
average_power                  =      1674.48   # Average power (mW)
average_bandwidth              =      7.06019   # Average bandwidth
