0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/name/548_project/improved_modules.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_node/axi_node_wrap_with_slices.sv,1525550178,systemVerilog,,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_node/defines.v,axi_node_wrap_with_slices,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_node/defines.v,1525550178,verilog,,,,,,,,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_ar_buffer.sv,1525550179,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_aw_buffer.sv,,axi_ar_buffer,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_aw_buffer.sv,1525550179,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_b_buffer.sv,,axi_aw_buffer,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_b_buffer.sv,1525550179,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_r_buffer.sv,,axi_b_buffer,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_r_buffer.sv,1525550179,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_slice.sv,,axi_r_buffer,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_slice.sv,1525550179,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_slice_wrap.sv,,axi_slice,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_slice_wrap.sv,1525550179,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_w_buffer.sv,,axi_slice_wrap,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_slice/axi_w_buffer.sv,1525550179,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/util/cluster_clock_gating.sv,,axi_w_buffer,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/util/cluster_clock_gating.sv,1525550027,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/util/generic_fifo.sv,,cluster_clock_gating,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/util/generic_fifo.sv,1525550027,systemVerilog,,C:/Users/name/548_project/improved_modules.srcs/sources_1/imports/548_project/src/axi_node/axi_node_wrap_with_slices.sv,,generic_fifo,,xil_defaultlib,../../../../improved_modules.srcs/sources_1/imports/548_project/include;../../../../improved_modules.srcs/sources_1/imports/548_project/src/util;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
