

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S'
================================================================
* Date:           Tue Jan 18 00:19:33 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       57|      119| 0.570 us | 1.190 us |   55|   64| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                    |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |              Instance              |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |runSysArr_U0                        |runSysArr                        |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
        |runWeight2Reg_U0                    |runWeight2Reg                    |       21|       21|  0.210 us | 0.210 us |   21|   21|   none  |
        |runL2toL1_U0                        |runL2toL1                        |       54|       54|  0.540 us | 0.540 us |   54|   54|   none  |
        |dataflow_in_loop_LOOP_S_entry18_U0  |dataflow_in_loop_LOOP_S_entry18  |        0|        0|    0 ns   |   0 ns   |    0|    0|   none  |
        +------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      129|    -|
|FIFO                 |        -|     -|     2970|     2010|    -|
|Instance             |        8|    26|     2700|     3125|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      234|    -|
|Register             |        -|     -|       29|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|    26|     5699|     5498|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_LOOP_S_entry18_U0  |dataflow_in_loop_LOOP_S_entry18  |        0|   0|     2|   119|    0|
    |runL2toL1_U0                        |runL2toL1                        |        0|   6|   426|   545|    0|
    |runSysArr_U0                        |runSysArr                        |        8|  19|  1929|  1323|    0|
    |runWeight2Reg_U0                    |runWeight2Reg                    |        0|   1|   343|  1138|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                               |                                 |        8|  26|  2700|  3125|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_l1buf_0_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    |data_l1buf_1_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    |data_l1buf_2_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    |data_l1buf_3_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                      |        8|  0|   0|    0|  2048|   32|     4|        16384|
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |co_1_c2_U             |        0|  99|   0|    -|     2|   10|       20|
    |co_1_c_U              |        0|  99|   0|    -|     2|    7|       14|
    |ko_2_c_U              |        0|  99|   0|    -|     2|    9|       18|
    |p_c1_U                |        0|  99|   0|    -|     2|    9|       18|
    |p_c5_U                |        0|  99|   0|    -|     2|   32|       64|
    |p_c6_U                |        0|  99|   0|    -|     3|   32|       96|
    |p_c7_U                |        0|  99|   0|    -|     2|   10|       20|
    |p_c_U                 |        0|  99|   0|    -|     2|    9|       18|
    |r_c3_U                |        0|  99|   0|    -|     2|   10|       20|
    |r_c8_U                |        0|  99|   0|    -|     2|   32|       64|
    |r_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |s_c4_U                |        0|  99|   0|    -|     2|   10|       20|
    |s_c9_U                |        0|  99|   0|    -|     2|   32|       64|
    |s_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |weight_regfile_0_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_3_U  |        0|  99|   0|    -|     2|    8|       16|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0|2970|   0|    0|    61|  394|      820|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |runL2toL1_U0_ap_ready_count                          |     +    |   0|  0|   9|           2|           1|
    |runWeight2Reg_U0_ap_ready_count                      |     +    |   0|  0|   9|           2|           1|
    |ap_channel_done_data_l1buf_0                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1buf_1                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1buf_2                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1buf_3                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                              |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                                        |    and   |   0|  0|   2|           1|           1|
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |runL2toL1_U0_ap_continue                             |    and   |   0|  0|   2|           1|           1|
    |runL2toL1_U0_ap_start                                |    and   |   0|  0|   2|           1|           1|
    |runSysArr_U0_ap_start                                |    and   |   0|  0|   2|           1|           1|
    |runWeight2Reg_U0_ap_continue                         |    and   |   0|  0|   2|           1|           1|
    |runWeight2Reg_U0_ap_start                            |    and   |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_0                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_1                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_2                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_3                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_dataflow_in_loop_LOOP_S_entry18_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |ap_sync_runL2toL1_U0_ap_ready                        |    or    |   0|  0|   2|           1|           1|
    |ap_sync_runWeight2Reg_U0_ap_ready                    |    or    |   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0| 129|          57|          54|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data_l1buf_0                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1buf_1                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1buf_2                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1buf_3                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_3             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_3             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_3             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_3             |   9|          2|    1|          2|
    |ap_sync_reg_dataflow_in_loop_LOOP_S_entry18_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_runL2toL1_U0_ap_ready                        |   9|          2|    1|          2|
    |ap_sync_reg_runWeight2Reg_U0_ap_ready                    |   9|          2|    1|          2|
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_ready_count        |   9|          2|    2|          4|
    |runL2toL1_U0_ap_ready_count                              |   9|          2|    2|          4|
    |runWeight2Reg_U0_ap_ready_count                          |   9|          2|    2|          4|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 234|         52|   29|         58|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data_l1buf_0                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1buf_1                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1buf_2                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1buf_3                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_3             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_3             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_3             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_3             |  1|   0|    1|          0|
    |ap_sync_reg_dataflow_in_loop_LOOP_S_entry18_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_runL2toL1_U0_ap_ready                        |  1|   0|    1|          0|
    |ap_sync_reg_runWeight2Reg_U0_ap_ready                    |  1|   0|    1|          0|
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_ready_count        |  2|   0|    2|          0|
    |runL2toL1_U0_ap_ready_count                              |  2|   0|    2|          0|
    |runWeight2Reg_U0_ap_ready_count                          |  2|   0|    2|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 29|   0|   29|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_done                    | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|weight_l2_0_address0       | out |    9|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_ce0            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_d0             | out |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_q0             |  in |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_we0            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_address1       | out |    9|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_ce1            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_d1             | out |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_q1             |  in |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_we1            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_1_address0       | out |    9|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_ce0            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_d0             | out |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_q0             |  in |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_we0            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_address1       | out |    9|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_ce1            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_d1             | out |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_q1             |  in |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_we1            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_2_address0       | out |    9|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_ce0            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_d0             | out |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_q0             |  in |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_we0            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_address1       | out |    9|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_ce1            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_d1             | out |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_q1             |  in |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_we1            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_3_address0       | out |    9|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_ce0            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_d0             | out |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_q0             |  in |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_we0            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_address1       | out |    9|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_ce1            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_d1             | out |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_q1             |  in |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_we1            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|p_read                     |  in |    9|   ap_none  |          p_read         |    scalar    |
|p_read_ap_vld              |  in |    1|   ap_none  |          p_read         |    scalar    |
|p_read1                    |  in |    9|   ap_none  |         p_read1         |    scalar    |
|p_read1_ap_vld             |  in |    1|   ap_none  |         p_read1         |    scalar    |
|ko_2                       |  in |    9|   ap_none  |           ko_2          |    scalar    |
|ko_2_ap_vld                |  in |    1|   ap_none  |           ko_2          |    scalar    |
|co_1                       |  in |   10|   ap_none  |           co_1          |    scalar    |
|co_1_ap_vld                |  in |    1|   ap_none  |           co_1          |    scalar    |
|r                          |  in |   32|   ap_none  |            r            |    scalar    |
|r_ap_vld                   |  in |    1|   ap_none  |            r            |    scalar    |
|s                          |  in |   32|   ap_none  |            s            |    scalar    |
|s_ap_vld                   |  in |    1|   ap_none  |            s            |    scalar    |
|data_l2_0_address0         | out |   10|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_ce0              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_d0               | out |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_q0               |  in |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_we0              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_address1         | out |   10|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_ce1              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_d1               | out |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_q1               |  in |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_we1              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_1_address0         | out |   10|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_ce0              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_d0               | out |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_q0               |  in |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_we0              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_address1         | out |   10|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_ce1              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_d1               | out |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_q1               |  in |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_we1              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_2_address0         | out |   10|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_ce0              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_d0               | out |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_q0               |  in |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_we0              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_address1         | out |   10|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_ce1              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_d1               | out |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_q1               |  in |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_we1              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_3_address0         | out |   10|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_ce0              | out |    1|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_d0               | out |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_q0               |  in |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_we0              | out |    1|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_address1         | out |   10|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_ce1              | out |    1|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_d1               | out |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_q1               |  in |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_we1              | out |    1|  ap_memory |        data_l2_3        |     array    |
|p_read2                    |  in |   32|   ap_none  |         p_read2         |    scalar    |
|p_read2_ap_vld             |  in |    1|   ap_none  |         p_read2         |    scalar    |
|p_read3                    |  in |   10|   ap_none  |         p_read3         |    scalar    |
|p_read3_ap_vld             |  in |    1|   ap_none  |         p_read3         |    scalar    |
|output_l1_pass_0_address0  | out |   10|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_ce0       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_d0        | out |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_q0        |  in |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_we0       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_address1  | out |   10|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_ce1       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_d1        | out |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_q1        |  in |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_we1       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_1_address0  | out |   10|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_ce0       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_d0        | out |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_q0        |  in |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_we0       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_address1  | out |   10|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_ce1       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_d1        | out |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_q1        |  in |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_we1       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_2_address0  | out |   10|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_ce0       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_d0        | out |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_q0        |  in |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_we0       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_address1  | out |   10|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_ce1       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_d1        | out |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_q1        |  in |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_we1       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_3_address0  | out |   10|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_ce0       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_d0        | out |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_q0        |  in |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_we0       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_address1  | out |   10|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_ce1       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_d1        | out |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_q1        |  in |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_we1       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
+---------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read311 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 6 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read210 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 7 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 8 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 9 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%co_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 10 'read' 'co_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 11 'read' 'ko_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read15 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 12 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_19 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 13 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_c9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 14 'alloca' 's_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_c8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 15 'alloca' 'r_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_c7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 16 'alloca' 'p_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_c6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 17 'alloca' 'p_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_c5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 18 'alloca' 'p_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%s_c4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 19 'alloca' 's_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 20 'alloca' 's_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_c3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 21 'alloca' 'r_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 22 'alloca' 'r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%co_1_c2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 23 'alloca' 'co_1_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%co_1_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 24 'alloca' 'co_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ko_2_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 25 'alloca' 'ko_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_c1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 26 'alloca' 'p_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 27 'alloca' 'p_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.15ns)   --->   "%data_l1buf_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:376]   --->   Operation 28 'alloca' 'data_l1buf_0' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 29 [1/1] (1.15ns)   --->   "%data_l1buf_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:376]   --->   Operation 29 'alloca' 'data_l1buf_1' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 30 [1/1] (1.15ns)   --->   "%data_l1buf_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:376]   --->   Operation 30 'alloca' 'data_l1buf_2' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 31 [1/1] (1.15ns)   --->   "%data_l1buf_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:376]   --->   Operation 31 'alloca' 'data_l1buf_3' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 32 [1/1] (1.45ns)   --->   "%call_ln368 = call void @dataflow_in_loop_LOOP_S.entry18, i9 %p_read_19, i9 %p_read15, i9 %ko_2_read, i10 %co_1_read, i32 %r_read, i32 %s_read, i32 %p_read210, i10 %p_read311, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i10 %co_1_c2, i32 %r_c, i10 %r_c3, i32 %s_c, i10 %s_c4, i32 %p_c5, i32 %p_c6, i10 %p_c7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 32 'call' 'call_ln368' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i32 %r_c, i32 %s_c, i32 %r_c8, i32 %s_c9, void %call_ln368, void %call_ln368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 33 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln397 = call void @runL2toL1, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_c5, i10 %co_1_c2, i10 %r_c3, i10 %s_c4, i10 %p_c7, void %call_ln368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:397]   --->   Operation 34 'call' 'call_ln397' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %p_c, i9 %p_c1, i9 %ko_2_c, i7 %co_1_c, i32 %r_c, i32 %s_c, i32 %r_c8, i32 %s_c9, void %call_ln368, void %call_ln368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 35 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_0_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 36 'extractvalue' 'weight_regfile_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%weight_regfile_0_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 37 'extractvalue' 'weight_regfile_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%weight_regfile_0_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 38 'extractvalue' 'weight_regfile_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weight_regfile_0_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 39 'extractvalue' 'weight_regfile_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%weight_regfile_1_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 40 'extractvalue' 'weight_regfile_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weight_regfile_1_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 41 'extractvalue' 'weight_regfile_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%weight_regfile_1_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 42 'extractvalue' 'weight_regfile_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%weight_regfile_1_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 43 'extractvalue' 'weight_regfile_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%weight_regfile_2_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 44 'extractvalue' 'weight_regfile_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%weight_regfile_2_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 45 'extractvalue' 'weight_regfile_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%weight_regfile_2_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 46 'extractvalue' 'weight_regfile_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%weight_regfile_2_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 47 'extractvalue' 'weight_regfile_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weight_regfile_3_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 48 'extractvalue' 'weight_regfile_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%weight_regfile_3_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 49 'extractvalue' 'weight_regfile_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%weight_regfile_3_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 50 'extractvalue' 'weight_regfile_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weight_regfile_3_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:392]   --->   Operation 51 'extractvalue' 'weight_regfile_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln397 = call void @runL2toL1, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %p_c5, i10 %co_1_c2, i10 %r_c3, i10 %s_c4, i10 %p_c7, void %call_ln368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:397]   --->   Operation 52 'call' 'call_ln397' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln404 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %p_c6, i32 %s_c9, i32 %r_c8, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0, void %call_ln397, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404]   --->   Operation 53 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln368 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 54 'specdataflowpipeline' 'specdataflowpipeline_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c, i9 %p_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 55 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 56 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c1_str, i32, void @p_str, void @p_str, i32, i32, i9 %p_c1, i9 %p_c1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 57 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i9 %p_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 58 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_2_c_str, i32, void @p_str, void @p_str, i32, i32, i9 %ko_2_c, i9 %ko_2_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 59 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 60 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @co_OC_1_c_str, i32, void @p_str, void @p_str, i32, i32, i7 %co_1_c, i7 %co_1_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 61 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i7 %co_1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 62 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @co_OC_1_c2_str, i32, void @p_str, void @p_str, i32, i32, i10 %co_1_c2, i10 %co_1_c2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 63 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i10 %co_1_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 64 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @r_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %r_c, i32 %r_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 65 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i32 %r_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 66 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @r_c3_str, i32, void @p_str, void @p_str, i32, i32, i10 %r_c3, i10 %r_c3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 67 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i10 %r_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 68 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @s_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %s_c, i32 %s_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 69 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i32 %s_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 70 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @s_c4_str, i32, void @p_str, void @p_str, i32, i32, i10 %s_c4, i10 %s_c4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 71 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i10 %s_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 72 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c5_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c5, i32 %p_c5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 73 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 74 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c6_str, i32, void @p_str, void @p_str, i32, i32, i32 %p_c6, i32 %p_c6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 75 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 76 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @p_c7_str, i32, void @p_str, void @p_str, i32, i32, i10 %p_c7, i10 %p_c7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 77 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i10 %p_c7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 78 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @r_c8_str, i32, void @p_str, void @p_str, i32, i32, i32 %r_c8, i32 %r_c8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 79 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i32 %r_c8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 80 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @s_c9_str, i32, void @p_str, void @p_str, i32, i32, i32 %s_c9, i32 %s_c9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 81 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln368 = specinterface void @_ssdm_op_SpecInterface, i32 %s_c9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 82 'specinterface' 'specinterface_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln404 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1buf_0, i8 %data_l1buf_1, i8 %data_l1buf_2, i8 %data_l1buf_3, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %p_c6, i32 %s_c9, i32 %r_c8, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0, void %call_ln397, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404]   --->   Operation 83 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln404 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404]   --->   Operation 84 'ret' 'ret_ln404' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_l1_pass_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read311                  (read                ) [ 000000]
p_read210                  (read                ) [ 000000]
s_read                     (read                ) [ 000000]
r_read                     (read                ) [ 000000]
co_1_read                  (read                ) [ 000000]
ko_2_read                  (read                ) [ 000000]
p_read15                   (read                ) [ 000000]
p_read_19                  (read                ) [ 000000]
s_c9                       (alloca              ) [ 001111]
r_c8                       (alloca              ) [ 001111]
p_c7                       (alloca              ) [ 011111]
p_c6                       (alloca              ) [ 011111]
p_c5                       (alloca              ) [ 011111]
s_c4                       (alloca              ) [ 011111]
s_c                        (alloca              ) [ 011111]
r_c3                       (alloca              ) [ 011111]
r_c                        (alloca              ) [ 011111]
co_1_c2                    (alloca              ) [ 011111]
co_1_c                     (alloca              ) [ 011111]
ko_2_c                     (alloca              ) [ 011111]
p_c1                       (alloca              ) [ 011111]
p_c                        (alloca              ) [ 011111]
data_l1buf_0               (alloca              ) [ 001111]
data_l1buf_1               (alloca              ) [ 001111]
data_l1buf_2               (alloca              ) [ 001111]
data_l1buf_3               (alloca              ) [ 001111]
call_ln368                 (call                ) [ 000000]
call_ret                   (call                ) [ 000000]
weight_regfile_0_0         (extractvalue        ) [ 000011]
weight_regfile_0_1         (extractvalue        ) [ 000011]
weight_regfile_0_2         (extractvalue        ) [ 000011]
weight_regfile_0_3         (extractvalue        ) [ 000011]
weight_regfile_1_0         (extractvalue        ) [ 000011]
weight_regfile_1_1         (extractvalue        ) [ 000011]
weight_regfile_1_2         (extractvalue        ) [ 000011]
weight_regfile_1_3         (extractvalue        ) [ 000011]
weight_regfile_2_0         (extractvalue        ) [ 000011]
weight_regfile_2_1         (extractvalue        ) [ 000011]
weight_regfile_2_2         (extractvalue        ) [ 000011]
weight_regfile_2_3         (extractvalue        ) [ 000011]
weight_regfile_3_0         (extractvalue        ) [ 000011]
weight_regfile_3_1         (extractvalue        ) [ 000011]
weight_regfile_3_2         (extractvalue        ) [ 000011]
weight_regfile_3_3         (extractvalue        ) [ 000011]
call_ln397                 (call                ) [ 000000]
specdataflowpipeline_ln368 (specdataflowpipeline) [ 000000]
empty                      (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_43                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_44                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_45                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_46                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_47                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_48                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_49                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_50                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_51                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_52                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_53                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_54                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
empty_55                   (specchannel         ) [ 000000]
specinterface_ln368        (specinterface       ) [ 000000]
call_ln404                 (call                ) [ 000000]
ret_ln404                  (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_l2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_l2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_l2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_l2_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ko_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="co_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l2_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_l1_pass_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_l1_pass_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_l1_pass_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_l1_pass_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S.entry18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runWeight2Reg"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runL2toL1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runSysArr"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c1_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_OC_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_OC_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_OC_1_c2_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c3_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c4_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c5_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c6_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c7_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c8_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c9_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="s_c9_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_c9/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_c8_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_c8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_c7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c7/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_c6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c6/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_c5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="s_c4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_c4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="s_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="r_c3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_c3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="co_1_c2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_1_c2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="co_1_c_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_1_c/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ko_2_c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ko_2_c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_c1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_c_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_c/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_l1buf_0_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_l1buf_1_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_l1buf_2_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data_l1buf_3_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1buf_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read311_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read311/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read210_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read210/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="s_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="co_1_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_1_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ko_2_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_2_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read15_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_read_19_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_runSysArr_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="239" dir="0" index="2" bw="8" slack="1"/>
<pin id="240" dir="0" index="3" bw="8" slack="1"/>
<pin id="241" dir="0" index="4" bw="8" slack="1"/>
<pin id="242" dir="0" index="5" bw="8" slack="1"/>
<pin id="243" dir="0" index="6" bw="8" slack="1"/>
<pin id="244" dir="0" index="7" bw="8" slack="1"/>
<pin id="245" dir="0" index="8" bw="8" slack="1"/>
<pin id="246" dir="0" index="9" bw="8" slack="1"/>
<pin id="247" dir="0" index="10" bw="8" slack="1"/>
<pin id="248" dir="0" index="11" bw="8" slack="1"/>
<pin id="249" dir="0" index="12" bw="8" slack="1"/>
<pin id="250" dir="0" index="13" bw="8" slack="1"/>
<pin id="251" dir="0" index="14" bw="8" slack="1"/>
<pin id="252" dir="0" index="15" bw="8" slack="1"/>
<pin id="253" dir="0" index="16" bw="8" slack="1"/>
<pin id="254" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="21" bw="32" slack="0"/>
<pin id="259" dir="0" index="22" bw="32" slack="0"/>
<pin id="260" dir="0" index="23" bw="32" slack="0"/>
<pin id="261" dir="0" index="24" bw="32" slack="0"/>
<pin id="262" dir="0" index="25" bw="32" slack="3"/>
<pin id="263" dir="0" index="26" bw="32" slack="3"/>
<pin id="264" dir="0" index="27" bw="32" slack="3"/>
<pin id="265" dir="0" index="28" bw="32" slack="0"/>
<pin id="266" dir="0" index="29" bw="32" slack="0"/>
<pin id="267" dir="0" index="30" bw="32" slack="0"/>
<pin id="268" dir="0" index="31" bw="32" slack="0"/>
<pin id="269" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln404/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_runWeight2Reg_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="128" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="0" index="3" bw="8" slack="0"/>
<pin id="284" dir="0" index="4" bw="8" slack="0"/>
<pin id="285" dir="0" index="5" bw="9" slack="1"/>
<pin id="286" dir="0" index="6" bw="9" slack="1"/>
<pin id="287" dir="0" index="7" bw="9" slack="1"/>
<pin id="288" dir="0" index="8" bw="7" slack="1"/>
<pin id="289" dir="0" index="9" bw="32" slack="1"/>
<pin id="290" dir="0" index="10" bw="32" slack="1"/>
<pin id="291" dir="0" index="11" bw="32" slack="1"/>
<pin id="292" dir="0" index="12" bw="32" slack="1"/>
<pin id="293" dir="1" index="13" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_runL2toL1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="303" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="5" bw="8" slack="0"/>
<pin id="306" dir="0" index="6" bw="8" slack="0"/>
<pin id="307" dir="0" index="7" bw="8" slack="0"/>
<pin id="308" dir="0" index="8" bw="8" slack="0"/>
<pin id="309" dir="0" index="9" bw="32" slack="1"/>
<pin id="310" dir="0" index="10" bw="10" slack="1"/>
<pin id="311" dir="0" index="11" bw="10" slack="1"/>
<pin id="312" dir="0" index="12" bw="10" slack="1"/>
<pin id="313" dir="0" index="13" bw="10" slack="1"/>
<pin id="314" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln397/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="call_ln368_dataflow_in_loop_LOOP_S_entry18_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="0" index="2" bw="9" slack="0"/>
<pin id="324" dir="0" index="3" bw="9" slack="0"/>
<pin id="325" dir="0" index="4" bw="10" slack="0"/>
<pin id="326" dir="0" index="5" bw="32" slack="0"/>
<pin id="327" dir="0" index="6" bw="32" slack="0"/>
<pin id="328" dir="0" index="7" bw="32" slack="0"/>
<pin id="329" dir="0" index="8" bw="10" slack="0"/>
<pin id="330" dir="0" index="9" bw="9" slack="0"/>
<pin id="331" dir="0" index="10" bw="9" slack="0"/>
<pin id="332" dir="0" index="11" bw="9" slack="0"/>
<pin id="333" dir="0" index="12" bw="7" slack="0"/>
<pin id="334" dir="0" index="13" bw="10" slack="0"/>
<pin id="335" dir="0" index="14" bw="32" slack="0"/>
<pin id="336" dir="0" index="15" bw="10" slack="0"/>
<pin id="337" dir="0" index="16" bw="32" slack="0"/>
<pin id="338" dir="0" index="17" bw="10" slack="0"/>
<pin id="339" dir="0" index="18" bw="32" slack="0"/>
<pin id="340" dir="0" index="19" bw="32" slack="0"/>
<pin id="341" dir="0" index="20" bw="10" slack="0"/>
<pin id="342" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln368/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="weight_regfile_0_0_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="128" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_0/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="weight_regfile_0_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="128" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="weight_regfile_0_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="128" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="weight_regfile_0_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="128" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_3/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="weight_regfile_1_0_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="128" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_0/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="weight_regfile_1_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="128" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="weight_regfile_1_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="128" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_2/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="weight_regfile_1_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="128" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_3/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="weight_regfile_2_0_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_0/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="weight_regfile_2_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="128" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="weight_regfile_2_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_2/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="weight_regfile_2_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="128" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_3/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="weight_regfile_3_0_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="128" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_0/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="weight_regfile_3_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="128" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="weight_regfile_3_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="128" slack="0"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_2/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="weight_regfile_3_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="128" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_3/3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="s_c9_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_c9 "/>
</bind>
</comp>

<comp id="422" class="1005" name="r_c8_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_c8 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_c7_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_c7 "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_c6_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c6 "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_c5_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_c5 "/>
</bind>
</comp>

<comp id="446" class="1005" name="s_c4_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="s_c4 "/>
</bind>
</comp>

<comp id="452" class="1005" name="s_c_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_c "/>
</bind>
</comp>

<comp id="458" class="1005" name="r_c3_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r_c3 "/>
</bind>
</comp>

<comp id="464" class="1005" name="r_c_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_c "/>
</bind>
</comp>

<comp id="470" class="1005" name="co_1_c2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="co_1_c2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="co_1_c_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1_c "/>
</bind>
</comp>

<comp id="482" class="1005" name="ko_2_c_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ko_2_c "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_c1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_c_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_c "/>
</bind>
</comp>

<comp id="500" class="1005" name="weight_regfile_0_0_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0 "/>
</bind>
</comp>

<comp id="505" class="1005" name="weight_regfile_0_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="weight_regfile_0_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="weight_regfile_0_3_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="1"/>
<pin id="517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="weight_regfile_1_0_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0 "/>
</bind>
</comp>

<comp id="525" class="1005" name="weight_regfile_1_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="weight_regfile_1_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="1"/>
<pin id="532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="weight_regfile_1_3_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3 "/>
</bind>
</comp>

<comp id="540" class="1005" name="weight_regfile_2_0_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0 "/>
</bind>
</comp>

<comp id="545" class="1005" name="weight_regfile_2_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="weight_regfile_2_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="weight_regfile_2_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="weight_regfile_3_0_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="1"/>
<pin id="562" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0 "/>
</bind>
</comp>

<comp id="565" class="1005" name="weight_regfile_3_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="1"/>
<pin id="567" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="weight_regfile_3_2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2 "/>
</bind>
</comp>

<comp id="575" class="1005" name="weight_regfile_3_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="1"/>
<pin id="577" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="236" pin=21"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="236" pin=22"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="236" pin=23"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="236" pin=24"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="236" pin=28"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="236" pin=29"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="236" pin=30"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="236" pin=31"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="299" pin=5"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="299" pin=6"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="299" pin=7"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="299" pin=8"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="344"><net_src comp="230" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="345"><net_src comp="224" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="346"><net_src comp="218" pin="2"/><net_sink comp="320" pin=3"/></net>

<net id="347"><net_src comp="212" pin="2"/><net_sink comp="320" pin=4"/></net>

<net id="348"><net_src comp="206" pin="2"/><net_sink comp="320" pin=5"/></net>

<net id="349"><net_src comp="200" pin="2"/><net_sink comp="320" pin=6"/></net>

<net id="350"><net_src comp="194" pin="2"/><net_sink comp="320" pin=7"/></net>

<net id="351"><net_src comp="188" pin="2"/><net_sink comp="320" pin=8"/></net>

<net id="355"><net_src comp="279" pin="13"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="279" pin="13"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="279" pin="13"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="279" pin="13"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="279" pin="13"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="279" pin="13"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="279" pin="13"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="279" pin="13"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="279" pin="13"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="279" pin="13"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="279" pin="13"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="279" pin="13"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="279" pin="13"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="279" pin="13"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="279" pin="13"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="279" pin="13"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="116" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="279" pin=12"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="236" pin=26"/></net>

<net id="425"><net_src comp="120" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="279" pin=11"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="236" pin=27"/></net>

<net id="431"><net_src comp="124" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="320" pin=20"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="299" pin=13"/></net>

<net id="437"><net_src comp="128" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="320" pin=19"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="236" pin=25"/></net>

<net id="443"><net_src comp="132" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="320" pin=18"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="299" pin=9"/></net>

<net id="449"><net_src comp="136" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="320" pin=17"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="299" pin=12"/></net>

<net id="455"><net_src comp="140" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="320" pin=16"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="279" pin=10"/></net>

<net id="461"><net_src comp="144" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="320" pin=15"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="299" pin=11"/></net>

<net id="467"><net_src comp="148" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="320" pin=14"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="279" pin=9"/></net>

<net id="473"><net_src comp="152" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="320" pin=13"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="299" pin=10"/></net>

<net id="479"><net_src comp="156" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="320" pin=12"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="279" pin=8"/></net>

<net id="485"><net_src comp="160" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="320" pin=11"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="279" pin=7"/></net>

<net id="491"><net_src comp="164" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="320" pin=10"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="279" pin=6"/></net>

<net id="497"><net_src comp="168" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="320" pin=9"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="279" pin=5"/></net>

<net id="503"><net_src comp="352" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="508"><net_src comp="356" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="513"><net_src comp="360" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="518"><net_src comp="364" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="523"><net_src comp="368" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="528"><net_src comp="372" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="236" pin=6"/></net>

<net id="533"><net_src comp="376" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="236" pin=7"/></net>

<net id="538"><net_src comp="380" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="236" pin=8"/></net>

<net id="543"><net_src comp="384" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="236" pin=9"/></net>

<net id="548"><net_src comp="388" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="236" pin=10"/></net>

<net id="553"><net_src comp="392" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="236" pin=11"/></net>

<net id="558"><net_src comp="396" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="236" pin=12"/></net>

<net id="563"><net_src comp="400" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="236" pin=13"/></net>

<net id="568"><net_src comp="404" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="236" pin=14"/></net>

<net id="573"><net_src comp="408" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="236" pin=15"/></net>

<net id="578"><net_src comp="412" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="236" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_l2_0 | {}
	Port: weight_l2_1 | {}
	Port: weight_l2_2 | {}
	Port: weight_l2_3 | {}
	Port: data_l2_0 | {}
	Port: data_l2_1 | {}
	Port: data_l2_2 | {}
	Port: data_l2_3 | {}
	Port: output_l1_pass_0 | {4 5 }
	Port: output_l1_pass_1 | {4 5 }
	Port: output_l1_pass_2 | {4 5 }
	Port: output_l1_pass_3 | {4 5 }
	Port: output_l1_local_3 | {4 5 }
	Port: output_l1_local_2 | {4 5 }
	Port: output_l1_local_1 | {4 5 }
	Port: output_l1_local_0 | {4 5 }
 - Input state : 
	Port: dataflow_in_loop_LOOP_S : weight_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : weight_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : weight_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : weight_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : p_read | {1 }
	Port: dataflow_in_loop_LOOP_S : p_read1 | {1 }
	Port: dataflow_in_loop_LOOP_S : ko_2 | {1 }
	Port: dataflow_in_loop_LOOP_S : co_1 | {1 }
	Port: dataflow_in_loop_LOOP_S : r | {1 }
	Port: dataflow_in_loop_LOOP_S : s | {1 }
	Port: dataflow_in_loop_LOOP_S : data_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : data_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : data_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : data_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S : p_read2 | {1 }
	Port: dataflow_in_loop_LOOP_S : p_read3 | {1 }
	Port: dataflow_in_loop_LOOP_S : output_l1_pass_0 | {}
	Port: dataflow_in_loop_LOOP_S : output_l1_pass_1 | {}
	Port: dataflow_in_loop_LOOP_S : output_l1_pass_2 | {}
	Port: dataflow_in_loop_LOOP_S : output_l1_pass_3 | {}
	Port: dataflow_in_loop_LOOP_S : output_l1_local_3 | {4 5 }
	Port: dataflow_in_loop_LOOP_S : output_l1_local_2 | {4 5 }
	Port: dataflow_in_loop_LOOP_S : output_l1_local_1 | {4 5 }
	Port: dataflow_in_loop_LOOP_S : output_l1_local_0 | {4 5 }
  - Chain level:
	State 1
		call_ln368 : 1
	State 2
	State 3
		weight_regfile_0_0 : 1
		weight_regfile_0_1 : 1
		weight_regfile_0_2 : 1
		weight_regfile_0_3 : 1
		weight_regfile_1_0 : 1
		weight_regfile_1_1 : 1
		weight_regfile_1_2 : 1
		weight_regfile_1_3 : 1
		weight_regfile_2_0 : 1
		weight_regfile_2_1 : 1
		weight_regfile_2_2 : 1
		weight_regfile_2_3 : 1
		weight_regfile_3_0 : 1
		weight_regfile_3_1 : 1
		weight_regfile_3_2 : 1
		weight_regfile_3_3 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                grp_runSysArr_fu_236               |    19   |  22.368 |   2497  |   1245  |
|   call   |              grp_runWeight2Reg_fu_279             |    1    | 3.02925 |   252   |   819   |
|          |                grp_runL2toL1_fu_299               |    6    |  4.824  |   479   |   450   |
|          | call_ln368_dataflow_in_loop_LOOP_S_entry18_fu_320 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |               p_read311_read_fu_188               |    0    |    0    |    0    |    0    |
|          |               p_read210_read_fu_194               |    0    |    0    |    0    |    0    |
|          |                 s_read_read_fu_200                |    0    |    0    |    0    |    0    |
|   read   |                 r_read_read_fu_206                |    0    |    0    |    0    |    0    |
|          |               co_1_read_read_fu_212               |    0    |    0    |    0    |    0    |
|          |               ko_2_read_read_fu_218               |    0    |    0    |    0    |    0    |
|          |                p_read15_read_fu_224               |    0    |    0    |    0    |    0    |
|          |               p_read_19_read_fu_230               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |             weight_regfile_0_0_fu_352             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_0_1_fu_356             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_0_2_fu_360             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_0_3_fu_364             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_1_0_fu_368             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_1_1_fu_372             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_1_2_fu_376             |    0    |    0    |    0    |    0    |
|extractvalue|             weight_regfile_1_3_fu_380             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_0_fu_384             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_1_fu_388             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_2_fu_392             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_2_3_fu_396             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_0_fu_400             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_1_fu_404             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_2_fu_408             |    0    |    0    |    0    |    0    |
|          |             weight_regfile_3_3_fu_412             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    26   | 30.2213 |   3228  |   2514  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_l1buf_0|    2   |    0   |    0   |
|data_l1buf_1|    2   |    0   |    0   |
|data_l1buf_2|    2   |    0   |    0   |
|data_l1buf_3|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    8   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      co_1_c2_reg_470     |   10   |
|      co_1_c_reg_476      |    7   |
|      ko_2_c_reg_482      |    9   |
|       p_c1_reg_488       |    9   |
|       p_c5_reg_440       |   32   |
|       p_c6_reg_434       |   32   |
|       p_c7_reg_428       |   10   |
|        p_c_reg_494       |    9   |
|       r_c3_reg_458       |   10   |
|       r_c8_reg_422       |   32   |
|        r_c_reg_464       |   32   |
|       s_c4_reg_446       |   10   |
|       s_c9_reg_416       |   32   |
|        s_c_reg_452       |   32   |
|weight_regfile_0_0_reg_500|    8   |
|weight_regfile_0_1_reg_505|    8   |
|weight_regfile_0_2_reg_510|    8   |
|weight_regfile_0_3_reg_515|    8   |
|weight_regfile_1_0_reg_520|    8   |
|weight_regfile_1_1_reg_525|    8   |
|weight_regfile_1_2_reg_530|    8   |
|weight_regfile_1_3_reg_535|    8   |
|weight_regfile_2_0_reg_540|    8   |
|weight_regfile_2_1_reg_545|    8   |
|weight_regfile_2_2_reg_550|    8   |
|weight_regfile_2_3_reg_555|    8   |
|weight_regfile_3_0_reg_560|    8   |
|weight_regfile_3_1_reg_565|    8   |
|weight_regfile_3_2_reg_570|    8   |
|weight_regfile_3_3_reg_575|    8   |
+--------------------------+--------+
|           Total          |   394  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   26   |   30   |  3228  |  2514  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   394  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   26   |   30   |  3622  |  2514  |
+-----------+--------+--------+--------+--------+--------+
