verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/pipeline_14.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/counter_18.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/counter_17.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/propogate_9.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/edge_detector_10.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/counter_8.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/button_conditioner_5.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/alu_13.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/main_4.v"
verilog work "C:/Users/Jing Yun/Int1/work/planAhead/Int1/Int1.srcs/sources_1/imports/verilog/mojo_top_0.v"
