EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 31 43
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 7800 800  0    197  ~ 39
CFG MAX10 - PFL
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 2 1 60ABA741
P 3200 2150
F 0 "U3" H 4469 1596 50  0000 L CNN
F 1 "10M08SAU169C8G" H 4469 1505 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 3200 2400 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 5470 22945 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 3200 2700 50  0001 L CNN "Chip Set"
F 5 "Intel" H 3200 2800 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 3200 2600 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 3200 2500 50  0001 L CNN "Digi-Key_PN"
	2    3200 2150
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 5 1 60AC32B1
P 6300 2150
F 0 "U3" H 7289 1446 50  0000 L CNN
F 1 "10M08SAU169C8G" H 7289 1355 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 6300 2400 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 8570 22945 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 6300 2700 50  0001 L CNN "Chip Set"
F 5 "Intel" H 6300 2800 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 6300 2600 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 6300 2500 50  0001 L CNN "Digi-Key_PN"
	5    6300 2150
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 3 1 60AC9787
P 6300 4550
F 0 "U3" H 7809 4146 50  0000 L CNN
F 1 "10M08SAU169C8G" H 7809 4055 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 6300 4800 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 8570 25345 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 6300 5100 50  0001 L CNN "Chip Set"
F 5 "Intel" H 6300 5200 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 6300 5000 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 6300 4900 50  0001 L CNN "Digi-Key_PN"
	3    6300 4550
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 8 1 60ACD1D5
P 3200 4750
F 0 "U3" H 4469 3896 50  0000 L CNN
F 1 "10M08SAU169C8G" H 4469 3805 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 3200 5000 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 5470 25545 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 3200 5300 50  0001 L CNN "Chip Set"
F 5 "Intel" H 3200 5400 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 3200 5200 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 3200 5100 50  0001 L CNN "Digi-Key_PN"
	8    3200 4750
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 6 1 60AD0410
P 11050 2200
F 0 "U3" H 12039 1496 50  0000 L CNN
F 1 "10M08SAU169C8G" H 12039 1405 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 11050 2450 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 13320 22995 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 11050 2750 50  0001 L CNN "Chip Set"
F 5 "Intel" H 11050 2850 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 11050 2650 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 11050 2550 50  0001 L CNN "Digi-Key_PN"
	6    11050 2200
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 7 1 60AD31B7
P 11050 4250
F 0 "U3" H 12039 3346 50  0000 L CNN
F 1 "10M08SAU169C8G" H 12039 3255 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 11050 4500 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 13320 25045 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 11050 4800 50  0001 L CNN "Chip Set"
F 5 "Intel" H 11050 4900 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 11050 4700 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 11050 4600 50  0001 L CNN "Digi-Key_PN"
	7    11050 4250
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:TDA02H0SB1R S6
U 1 1 60AE4B9E
P 7150 7900
F 0 "S6" H 7150 8217 50  0000 C CNN
F 1 "TDA02H0SB1R" H 7150 8126 50  0000 C CNN
F 2 "" H 6975 7475 50  0001 L CNN
F 3 "https://www.ckswitches.com/media/1328/tda.pdf" H 6900 7550 50  0001 L CNN
F 4 "C & K Components/ITT Industries" H 6975 7475 50  0001 L CNN "Manufacturer"
F 5 "TDA02H0SB1R" H 6975 7375 50  0001 L CNN "MPN"
F 6 "CKN9501TR-ND" H 6975 7275 50  0001 L CNN "Digi-Key_PN"
	1    7150 7900
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:434121043816 S7
U 1 1 60AE611B
P 5500 8800
F 0 "S7" H 5500 9075 50  0000 C CNN
F 1 "434121043816" H 5500 8984 50  0000 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:434121043816" H 5525 8525 50  0001 L CNN
F 3 "https://www.we-online.de/katalog/datasheet/434121043816.pdf" H 5550 8900 50  0001 L CNN
F 4 "WÃ¼rth Elektronik" H 5525 8425 50  0001 L CNN "Manufacturer"
F 5 "434121043816" H 5525 8325 50  0001 L CNN "MPN"
F 6 "732-7046-2-ND" H 5525 8225 50  0001 L CNN "Digi-Key_PN"
	1    5500 8800
	1    0    0    -1  
$EndComp
$EndSCHEMATC
