common:
  timeout: 5
  platform_allow: nucleo_h723zg
tests:
<<<<<<< HEAD
  drivers.stm32_clock_configuration.h7_dev.spi1_pllq_1_d1ppre_1:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pllq_1_d1ppre_1.overlay"
  drivers.stm32_clock_configuration.h7_dev.spi1_pllq_2_d1ppre_4:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pllq_2_d1ppre_4.overlay"
  drivers.stm32_clock_configuration.h7_dev.spi1_pll2p_1:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pll2p_1.overlay"
  drivers.stm32_clock_configuration.h7_dev.spi1_pll3p_1_d1ppre_4:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pll3p_1_d1ppre_4.overlay"
  drivers.stm32_clock_configuration.h7_dev.spi1_per_ck_d1ppre_1:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_per_ck_d1ppre_1.overlay"
  drivers.stm32_clock_configuration.h7_dev.spi1_per_ck_hsi:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_per_ck_hsi.overlay"
  drivers.stm32_clock_configuration.h7_dev.spi1_per_ck_hse:
=======
  drivers.clock.stm32_clock_configuration.h7_dev.spi1_pllq_1_d1ppre_1:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pllq_1_d1ppre_1.overlay"
  drivers.clock.stm32_clock_configuration.h7_dev.spi1_pllq_2_d1ppre_4:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pllq_2_d1ppre_4.overlay"
  drivers.clock.stm32_clock_configuration.h7_dev.spi1_pll2p_1:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pll2p_1.overlay"
  drivers.clock.stm32_clock_configuration.h7_dev.spi1_pll3p_1_d1ppre_4:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_pll3p_1_d1ppre_4.overlay"
  drivers.clock.stm32_clock_configuration.h7_dev.spi1_per_ck_d1ppre_1:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_per_ck_d1ppre_1.overlay"
  drivers.clock.stm32_clock_configuration.h7_dev.spi1_per_ck_hsi:
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_per_ck_hsi.overlay"
  drivers.clock.stm32_clock_configuration.h7_dev.spi1_per_ck_hse:
>>>>>>> 01478ffa5f76283e4556b4b7585875d50d82484d
    extra_args: DTC_OVERLAY_FILE="boards/core_init.overlay;boards/spi1_per_ck_hse.overlay"
