{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558725058029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558725058045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:10:57 2019 " "Processing started: Fri May 24 16:10:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558725058045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725058045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleMips -c simpleMips " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725058045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558725059192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558725059192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/fpgacontroller/infochooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/fpgacontroller/infochooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 infoChooser " "Found entity 1: infoChooser" {  } { { "fpgaIntegration/fpgaController/infoChooser.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/fpgaIntegration/fpgaController/infoChooser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/fpgacontroller/clockchooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/fpgacontroller/clockchooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockChooser " "Found entity 1: clockChooser" {  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/fpgaIntegration/fpgaController/clockChooser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/displaysevsegm/displaysevsegm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/displaysevsegm/displaysevsegm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaySevSegm " "Found entity 1: displaySevSegm" {  } { { "fpgaIntegration/displaySevSegm/displaySevSegm.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/fpgaIntegration/displaySevSegm/displaySevSegm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/displaysevsegm/binarytohexsevsegm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/displaysevsegm/binarytohexsevsegm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToHexSevSegm " "Found entity 1: binaryToHexSevSegm" {  } { { "fpgaIntegration/displaySevSegm/binaryToHexSevSegm.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/fpgaIntegration/displaySevSegm/binaryToHexSevSegm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeBack " "Found entity 1: writeBack" {  } { { "cores/writeBack/writeBack.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/writeBack/writeBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/memory/memorydatabase.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/memory/memorydatabase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryDatabase " "Found entity 1: memoryDatabase" {  } { { "cores/memory/memoryDatabase.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/memory/memoryDatabase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "cores/memory/memory.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/memory/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "cores/instructionFetch/programCounter.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/programCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "cores/instructionFetch/instructionMemory.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/instructionfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/instructionfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "cores/instructionFetch/instructionFetch.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/branchcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/branchcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchController " "Found entity 1: branchController" {  } { { "cores/instructionFetch/branchController.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/branchController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/adderprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/adderprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderProgramCounter " "Found entity 1: adderProgramCounter" {  } { { "cores/instructionFetch/adderProgramCounter.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/adderProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructiondecode/registerdatabase.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructiondecode/registerdatabase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerDatabase " "Found entity 1: registerDatabase" {  } { { "cores/instructionDecode/registerDatabase.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionDecode/registerDatabase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructiondecode/instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructiondecode/instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "cores/instructionDecode/instructionDecode.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionDecode/instructionDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/executing.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/executing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 executing " "Found entity 1: executing" {  } { { "cores/executing/executing.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/executing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/aritimeticalcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/aritimeticalcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aritimeticalControl " "Found entity 1: aritimeticalControl" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cores/executing/alu.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemips.v 1 1 " "Found 1 design units, including 1 entities, in source file simplemips.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleMips " "Found entity 1: simpleMips" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libmips.sv 4 0 " "Found 4 design units, including 0 entities, in source file libmips.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 libMdlu (SystemVerilog) " "Found design unit 1: libMdlu (SystemVerilog)" {  } { { "libMips.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/libMips.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069217 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 libAlu (SystemVerilog) " "Found design unit 2: libAlu (SystemVerilog)" {  } { { "libMips.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/libMips.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069217 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 libInstructions (SystemVerilog) " "Found design unit 3: libInstructions (SystemVerilog)" {  } { { "libMips.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/libMips.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069217 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 libFunctions (SystemVerilog) " "Found design unit 4: libFunctions (SystemVerilog)" {  } { { "libMips.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/libMips.sv" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmodules.sv 6 6 " "Found 6 design units, including 6 entities, in source file auxmodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5bits " "Found entity 1: mux2_1_5bits" {  } { { "auxModules.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/auxModules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069264 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftLef_2_32bits " "Found entity 2: shiftLef_2_32bits" {  } { { "auxModules.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/auxModules.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069264 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftLeft_2_26_28_bits " "Found entity 3: shiftLeft_2_26_28_bits" {  } { { "auxModules.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/auxModules.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069264 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_32bits " "Found entity 4: adder_32bits" {  } { { "auxModules.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/auxModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069264 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2_1_32bits " "Found entity 5: mux2_1_32bits" {  } { { "auxModules.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/auxModules.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069264 ""} { "Info" "ISGN_ENTITY_NAME" "6 signalExtender16_32bits " "Found entity 6: signalExtender16_32bits" {  } { { "auxModules.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/auxModules.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558725069264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725069264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleMips " "Elaborating entity \"simpleMips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558725069389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockChooser clockChooser:clockChooser0 " "Elaborating entity \"clockChooser\" for hierarchy \"clockChooser:clockChooser0\"" {  } { { "simpleMips.v" "clockChooser0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725069389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips0 " "Elaborating entity \"mips\" for hierarchy \"mips:mips0\"" {  } { { "simpleMips.v" "mips0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725069404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips0\|controller:controller0 " "Elaborating entity \"controller\" for hierarchy \"mips:mips0\|controller:controller0\"" {  } { { "mips.sv" "controller0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725069451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFetch mips:mips0\|instructionFetch:instructionFetch0 " "Elaborating entity \"instructionFetch\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\"" {  } { { "mips.sv" "instructionFetch0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725069451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory mips:mips0\|instructionFetch:instructionFetch0\|instructionMemory:instructionMemory0 " "Elaborating entity \"instructionMemory\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|instructionMemory:instructionMemory0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "instructionMemory0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725069482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter mips:mips0\|instructionFetch:instructionFetch0\|programCounter:programCounter0 " "Elaborating entity \"programCounter\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|programCounter:programCounter0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "programCounter0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderProgramCounter mips:mips0\|instructionFetch:instructionFetch0\|adderProgramCounter:adderProgramCounter0 " "Elaborating entity \"adderProgramCounter\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|adderProgramCounter:adderProgramCounter0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "adderProgramCounter0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLef_2_32bits mips:mips0\|instructionFetch:instructionFetch0\|shiftLef_2_32bits:shiftLef_2_32bitsBranch " "Elaborating entity \"shiftLef_2_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|shiftLef_2_32bits:shiftLef_2_32bitsBranch\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "shiftLef_2_32bitsBranch" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bits mips:mips0\|instructionFetch:instructionFetch0\|adder_32bits:adder_32bits0 " "Elaborating entity \"adder_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|adder_32bits:adder_32bits0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "adder_32bits0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchController mips:mips0\|instructionFetch:instructionFetch0\|branchController:branchController0 " "Elaborating entity \"branchController\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|branchController:branchController0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "branchController0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_32bits mips:mips0\|instructionFetch:instructionFetch0\|mux2_1_32bits:mux2_1_32bitsBranch " "Elaborating entity \"mux2_1_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|mux2_1_32bits:mux2_1_32bitsBranch\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "mux2_1_32bitsBranch" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_2_26_28_bits mips:mips0\|instructionFetch:instructionFetch0\|shiftLeft_2_26_28_bits:shiftLeft_2_26_28_bits0 " "Elaborating entity \"shiftLeft_2_26_28_bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|shiftLeft_2_26_28_bits:shiftLeft_2_26_28_bits0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "shiftLeft_2_26_28_bits0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionFetch/instructionFetch.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecode mips:mips0\|instructionDecode:instructionDecode0 " "Elaborating entity \"instructionDecode\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\"" {  } { { "mips.sv" "instructionDecode0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerDatabase mips:mips0\|instructionDecode:instructionDecode0\|registerDatabase:registerDatabase0 " "Elaborating entity \"registerDatabase\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|registerDatabase:registerDatabase0\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "registerDatabase0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionDecode/instructionDecode.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalExtender16_32bits mips:mips0\|instructionDecode:instructionDecode0\|signalExtender16_32bits:signalExtender16_32bitsBranch " "Elaborating entity \"signalExtender16_32bits\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|signalExtender16_32bits:signalExtender16_32bitsBranch\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "signalExtender16_32bitsBranch" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionDecode/instructionDecode.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_5bits mips:mips0\|instructionDecode:instructionDecode0\|mux2_1_5bits:muxWriteRegister " "Elaborating entity \"mux2_1_5bits\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|mux2_1_5bits:muxWriteRegister\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "muxWriteRegister" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/instructionDecode/instructionDecode.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executing mips:mips0\|executing:executing0 " "Elaborating entity \"executing\" for hierarchy \"mips:mips0\|executing:executing0\"" {  } { { "mips.sv" "executing0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritimeticalControl mips:mips0\|executing:executing0\|aritimeticalControl:aritimeticalControl0 " "Elaborating entity \"aritimeticalControl\" for hierarchy \"mips:mips0\|executing:executing0\|aritimeticalControl:aritimeticalControl0\"" {  } { { "cores/executing/executing.sv" "aritimeticalControl0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/executing.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(15) " "Verilog HDL assignment warning at aritimeticalControl.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(21) " "Verilog HDL assignment warning at aritimeticalControl.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(22) " "Verilog HDL assignment warning at aritimeticalControl.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(23) " "Verilog HDL assignment warning at aritimeticalControl.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(24) " "Verilog HDL assignment warning at aritimeticalControl.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(25) " "Verilog HDL assignment warning at aritimeticalControl.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(26) " "Verilog HDL assignment warning at aritimeticalControl.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(31) " "Verilog HDL assignment warning at aritimeticalControl.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(35) " "Verilog HDL assignment warning at aritimeticalControl.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(39) " "Verilog HDL assignment warning at aritimeticalControl.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/aritimeticalControl.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips0\|executing:executing0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"mips:mips0\|executing:executing0\|alu:alu0\"" {  } { { "cores/executing/executing.sv" "alu0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/executing/executing.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory mips:mips0\|memory:memory0 " "Elaborating entity \"memory\" for hierarchy \"mips:mips0\|memory:memory0\"" {  } { { "mips.sv" "memory0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryDatabase mips:mips0\|memory:memory0\|memoryDatabase:memoryDatabase0 " "Elaborating entity \"memoryDatabase\" for hierarchy \"mips:mips0\|memory:memory0\|memoryDatabase:memoryDatabase0\"" {  } { { "cores/memory/memory.sv" "memoryDatabase0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/cores/memory/memory.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeBack mips:mips0\|writeBack:writeBack0 " "Elaborating entity \"writeBack\" for hierarchy \"mips:mips0\|writeBack:writeBack0\"" {  } { { "mips.sv" "writeBack0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infoChooser mips:mips0\|infoChooser:infoChooser0 " "Elaborating entity \"infoChooser\" for hierarchy \"mips:mips0\|infoChooser:infoChooser0\"" {  } { { "mips.sv" "infoChooser0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/mips.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaySevSegm displaySevSegm:displaySevSegm0 " "Elaborating entity \"displaySevSegm\" for hierarchy \"displaySevSegm:displaySevSegm0\"" {  } { { "simpleMips.v" "displaySevSegm0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToHexSevSegm displaySevSegm:displaySevSegm0\|binaryToHexSevSegm:binaryToHexSevSegm0 " "Elaborating entity \"binaryToHexSevSegm\" for hierarchy \"displaySevSegm:displaySevSegm0\|binaryToHexSevSegm:binaryToHexSevSegm0\"" {  } { { "fpgaIntegration/displaySevSegm/displaySevSegm.sv" "binaryToHexSevSegm0" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/fpgaIntegration/displaySevSegm/displaySevSegm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725070708 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockChooser:clockChooser0\|clk " "Found clock multiplexer clockChooser:clockChooser0\|clk" {  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/fpgaIntegration/fpgaController/clockChooser.sv" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1558725254887 "|simpleMips|clockChooser:clockChooser0|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1558725254887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558725266169 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558725268323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558725270178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558725270178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558725270838 "|simpleMips|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558725270838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558725270838 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558725270838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558725270838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558725270838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5365 " "Peak virtual memory: 5365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558725271985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:14:31 2019 " "Processing ended: Fri May 24 16:14:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558725271985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:34 " "Elapsed time: 00:03:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558725271985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558725271985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558725271985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558725273747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558725273763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:14:33 2019 " "Processing started: Fri May 24 16:14:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558725273763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558725273763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558725273763 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558725274059 ""}
{ "Info" "0" "" "Project  = simpleMips" {  } {  } 0 0 "Project  = simpleMips" 0 0 "Fitter" 0 0 1558725274059 ""}
{ "Info" "0" "" "Revision = simpleMips" {  } {  } 0 0 "Revision = simpleMips" 0 0 "Fitter" 0 0 1558725274059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558725274167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558725274167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simpleMips EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"simpleMips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558725274183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558725274232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558725274232 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558725274561 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558725274577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558725275248 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558725275248 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558725275248 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558725275248 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558725275248 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558725275248 ""}
{ "Info" "ISTA_SDC_FOUND" "simpleMips.SDC " "Reading SDC File: 'simpleMips.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558725276113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1558725276113 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1558725276113 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558725276128 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558725276128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558725276128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558725276128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558725276128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558725276128 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558725276128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockChooser:clockChooser0\|clk  " "Automatically promoted node clockChooser:clockChooser0\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558725276144 ""}  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/fpgaIntegration/fpgaController/clockChooser.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558725276144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558725276377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558725276377 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558725276377 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558725276455 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558725276455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558725278660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558725278755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558725278802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558725279666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558725279666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558725279869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y0 X115_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11" {  } { { "loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y0 to location X115_Y11"} { { 12 { 0 ""} 104 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558725282425 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558725282425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558725282587 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558725282587 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558725282587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558725282587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558725282712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558725282712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558725282932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558725282932 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558725283135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558725283463 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "simpleMips.v" "" { Text "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mateuspsilva/Desktop/simpleMips/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558725283781 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1558725283781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.fit.smsg " "Generated suppressed messages file C:/Users/mateuspsilva/Desktop/simpleMips/simpleMips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558725283844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5689 " "Peak virtual memory: 5689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558725284236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:14:44 2019 " "Processing ended: Fri May 24 16:14:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558725284236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558725284236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558725284236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558725284236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558725285301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558725285317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:14:45 2019 " "Processing started: Fri May 24 16:14:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558725285317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558725285317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558725285317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558725285801 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558725288098 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558725288200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558725288531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:14:48 2019 " "Processing ended: Fri May 24 16:14:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558725288531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558725288531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558725288531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558725288531 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558725289269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558725290051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558725290051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:14:49 2019 " "Processing started: Fri May 24 16:14:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558725290051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558725290051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simpleMips -c simpleMips " "Command: quartus_sta simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558725290051 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558725290338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558725291111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558725291111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725291174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725291174 ""}
{ "Info" "ISTA_SDC_FOUND" "simpleMips.SDC " "Reading SDC File: 'simpleMips.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558725291565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1558725291565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558725291581 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558725291581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558725291612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.664 " "Worst-case setup slack is 5.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.664               0.000 CLOCK_50  " "    5.664               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725291628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725291643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558725291643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558725291659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.612 " "Worst-case minimum pulse width slack is 9.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.612               0.000 CLOCK_50  " "    9.612               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725291659 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558725291706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558725291721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558725291940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558725291971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.000 " "Worst-case setup slack is 6.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 CLOCK_50  " "    6.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725291987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725291987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725292003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558725292003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558725292018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.630 " "Worst-case minimum pulse width slack is 9.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 CLOCK_50  " "    9.630               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725292018 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558725292065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558725292128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.330 " "Worst-case setup slack is 7.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.330               0.000 CLOCK_50  " "    7.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725292143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725292159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558725292174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558725292190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.212 " "Worst-case minimum pulse width slack is 9.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.212               0.000 CLOCK_50  " "    9.212               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558725292190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558725292190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558725292617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558725292617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558725292726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:14:52 2019 " "Processing ended: Fri May 24 16:14:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558725292726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558725292726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558725292726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558725292726 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558725293452 ""}
