
Servo-Motor-Speed-Control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  0000032a  000003be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000032a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000009  00800100  00800100  000003be  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003be  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000b0  00000000  00000000  000003ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000068a  00000000  00000000  0000049e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003d4  00000000  00000000  00000b28  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000295  00000000  00000000  00000efc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001e0  00000000  00000000  00001194  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000029c  00000000  00000000  00001374  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000405  00000000  00000000  00001610  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  00001a15  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	28 c0       	rjmp	.+80     	; 0x54 <__bad_interrupt>
   4:	27 c0       	rjmp	.+78     	; 0x54 <__bad_interrupt>
   6:	26 c0       	rjmp	.+76     	; 0x54 <__bad_interrupt>
   8:	b9 c0       	rjmp	.+370    	; 0x17c <__vector_4>
   a:	24 c0       	rjmp	.+72     	; 0x54 <__bad_interrupt>
   c:	23 c0       	rjmp	.+70     	; 0x54 <__bad_interrupt>
   e:	22 c0       	rjmp	.+68     	; 0x54 <__bad_interrupt>
  10:	21 c0       	rjmp	.+66     	; 0x54 <__bad_interrupt>
  12:	20 c0       	rjmp	.+64     	; 0x54 <__bad_interrupt>
  14:	1f c0       	rjmp	.+62     	; 0x54 <__bad_interrupt>
  16:	1e c0       	rjmp	.+60     	; 0x54 <__bad_interrupt>
  18:	1d c0       	rjmp	.+58     	; 0x54 <__bad_interrupt>
  1a:	1c c0       	rjmp	.+56     	; 0x54 <__bad_interrupt>
  1c:	1b c0       	rjmp	.+54     	; 0x54 <__bad_interrupt>
  1e:	1a c0       	rjmp	.+52     	; 0x54 <__bad_interrupt>
  20:	19 c0       	rjmp	.+50     	; 0x54 <__bad_interrupt>
  22:	18 c0       	rjmp	.+48     	; 0x54 <__bad_interrupt>
  24:	fe c0       	rjmp	.+508    	; 0x222 <__vector_18>
  26:	16 c0       	rjmp	.+44     	; 0x54 <__bad_interrupt>
  28:	15 c0       	rjmp	.+42     	; 0x54 <__bad_interrupt>
  2a:	14 c0       	rjmp	.+40     	; 0x54 <__bad_interrupt>
  2c:	13 c0       	rjmp	.+38     	; 0x54 <__bad_interrupt>
  2e:	12 c0       	rjmp	.+36     	; 0x54 <__bad_interrupt>
  30:	11 c0       	rjmp	.+34     	; 0x54 <__bad_interrupt>
  32:	10 c0       	rjmp	.+32     	; 0x54 <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d4 e0       	ldi	r29, 0x04	; 4
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_clear_bss>:
  40:	21 e0       	ldi	r18, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	01 c0       	rjmp	.+2      	; 0x4a <.do_clear_bss_start>

00000048 <.do_clear_bss_loop>:
  48:	1d 92       	st	X+, r1

0000004a <.do_clear_bss_start>:
  4a:	a9 30       	cpi	r26, 0x09	; 9
  4c:	b2 07       	cpc	r27, r18
  4e:	e1 f7       	brne	.-8      	; 0x48 <.do_clear_bss_loop>
  50:	38 d1       	rcall	.+624    	; 0x2c2 <main>
  52:	69 c1       	rjmp	.+722    	; 0x326 <_exit>

00000054 <__bad_interrupt>:
  54:	d5 cf       	rjmp	.-86     	; 0x0 <__vectors>

00000056 <setup_DDR>:
/* PRIVATE FUNCTIONS                                                    */
/************************************************************************/

void setup_DDR(){
	
	DDRB = 0x00;										// no output
  56:	14 b8       	out	0x04, r1	; 4
	DDRC = (1 << PC2) | (1 << PC1) | (1 << PC0);		// PC0-PC2 output
  58:	87 e0       	ldi	r24, 0x07	; 7
  5a:	87 b9       	out	0x07, r24	; 7
	DDRD = (1 << PD6) | (1 << PD5) | (1 << PD1);		// PD1, PD5 & PD6 output
  5c:	82 e6       	ldi	r24, 0x62	; 98
  5e:	8a b9       	out	0x0a, r24	; 10
  60:	08 95       	ret

00000062 <setup_PORT>:
	
}

void setup_PORT(){
		
	PORTB = 0x00;
  62:	15 b8       	out	0x05, r1	; 5
	PORTC = 0x00;//(1 << PC2) | (1 << PC1) | (1 << PC0);		// Turns on LEDs
  64:	18 b8       	out	0x08, r1	; 8
	PORTD = 0x00;
  66:	1b b8       	out	0x0b, r1	; 11
  68:	08 95       	ret

0000006a <setup_PWM>:
}

// Sets up PWM on PD6
void setup_PWM(){
	
	TCCR0A = (1 << COM0A1) | (1 << COM0A0) | (1 << COM0B1) | (1 << COM0B0) | (1 << WGM01) | (1 << WGM00);		// fast PWM, inverting (pg.113, 115)
  6a:	83 ef       	ldi	r24, 0xF3	; 243
  6c:	84 bd       	out	0x24, r24	; 36
	TCCR0B =  (0 << CS02) | (0 << CS01) | (1 << CS00);							// no pre scaling  (pg. 117)
  6e:	81 e0       	ldi	r24, 0x01	; 1
  70:	85 bd       	out	0x25, r24	; 37
  72:	08 95       	ret

00000074 <setup_USART>:

}

void setup_USART(){
	
	DDRD |= (1 << PD1);
  74:	51 9a       	sbi	0x0a, 1	; 10
	unsigned int ubrr = (((F_CPU / (BAUD * 16UL))) - 1 );
	
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
  76:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
  7a:	89 e1       	ldi	r24, 0x19	; 25
  7c:	80 93 c4 00 	sts	0x00C4, r24
		
	// Enable reciever for interrupt and transmitter (pg. 202)
	UCSR0B = (1 << RXEN0) | (1 << RXCIE0) | (1 << TXEN0);
  80:	88 e9       	ldi	r24, 0x98	; 152
  82:	80 93 c1 00 	sts	0x00C1, r24
	
	// Set frame format: 8 data, 2 stop, 0 parity (pg. 204)
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00);
  86:	86 e0       	ldi	r24, 0x06	; 6
  88:	80 93 c2 00 	sts	0x00C2, r24
  8c:	08 95       	ret

0000008e <turnOff_C>:
	
}

/* Turns off output on selected pin on PORTC */
void turnOff_C(int pin){
	PORTC &= ~(1 << pin);
  8e:	98 b1       	in	r25, 0x08	; 8
  90:	21 e0       	ldi	r18, 0x01	; 1
  92:	30 e0       	ldi	r19, 0x00	; 0
  94:	02 c0       	rjmp	.+4      	; 0x9a <turnOff_C+0xc>
  96:	22 0f       	add	r18, r18
  98:	33 1f       	adc	r19, r19
  9a:	8a 95       	dec	r24
  9c:	e2 f7       	brpl	.-8      	; 0x96 <turnOff_C+0x8>
  9e:	20 95       	com	r18
  a0:	92 23       	and	r25, r18
  a2:	98 b9       	out	0x08, r25	; 8
  a4:	08 95       	ret

000000a6 <turnOn_C>:
	 
}
/* Turns on output on selected pin on PORTC */
void turnOn_C(int pin){
	PORTC |= (1 << pin);
  a6:	48 b1       	in	r20, 0x08	; 8
  a8:	21 e0       	ldi	r18, 0x01	; 1
  aa:	30 e0       	ldi	r19, 0x00	; 0
  ac:	b9 01       	movw	r22, r18
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <turnOn_C+0xe>
  b0:	66 0f       	add	r22, r22
  b2:	77 1f       	adc	r23, r23
  b4:	8a 95       	dec	r24
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <turnOn_C+0xa>
  b8:	cb 01       	movw	r24, r22
  ba:	84 2b       	or	r24, r20
  bc:	88 b9       	out	0x08, r24	; 8
  be:	08 95       	ret

000000c0 <clockwise>:
}

/* Routine for clockwise rotation of encoder */
void clockwise(){
	turnOff_C(PC2);
  c0:	82 e0       	ldi	r24, 0x02	; 2
  c2:	90 e0       	ldi	r25, 0x00	; 0
  c4:	e4 df       	rcall	.-56     	; 0x8e <turnOff_C>
	turnOn_C(PC0);
  c6:	80 e0       	ldi	r24, 0x00	; 0
  c8:	90 e0       	ldi	r25, 0x00	; 0
  ca:	ed df       	rcall	.-38     	; 0xa6 <turnOn_C>
	if(pwm < 245){
  cc:	80 91 07 01 	lds	r24, 0x0107
  d0:	90 91 08 01 	lds	r25, 0x0108
  d4:	85 3f       	cpi	r24, 0xF5	; 245
  d6:	91 05       	cpc	r25, r1
  d8:	30 f4       	brcc	.+12     	; 0xe6 <clockwise+0x26>
		pwm += 10;
  da:	0a 96       	adiw	r24, 0x0a	; 10
  dc:	90 93 08 01 	sts	0x0108, r25
  e0:	80 93 07 01 	sts	0x0107, r24
  e4:	08 95       	ret
	}
	else{
		pwm = 255;
  e6:	8f ef       	ldi	r24, 0xFF	; 255
  e8:	90 e0       	ldi	r25, 0x00	; 0
  ea:	90 93 08 01 	sts	0x0108, r25
  ee:	80 93 07 01 	sts	0x0107, r24
  f2:	08 95       	ret

000000f4 <counterclockwise>:
	}
}

/* Routine for counterclockwise rotation of encoder */
void counterclockwise(){
	turnOff_C(PC0);
  f4:	80 e0       	ldi	r24, 0x00	; 0
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	ca df       	rcall	.-108    	; 0x8e <turnOff_C>
	turnOn_C(PC2);
  fa:	82 e0       	ldi	r24, 0x02	; 2
  fc:	90 e0       	ldi	r25, 0x00	; 0
  fe:	d3 df       	rcall	.-90     	; 0xa6 <turnOn_C>
	if(pwm > 10){
 100:	80 91 07 01 	lds	r24, 0x0107
 104:	90 91 08 01 	lds	r25, 0x0108
 108:	8b 30       	cpi	r24, 0x0B	; 11
 10a:	91 05       	cpc	r25, r1
 10c:	30 f0       	brcs	.+12     	; 0x11a <counterclockwise+0x26>
		pwm -= 10;
 10e:	0a 97       	sbiw	r24, 0x0a	; 10
 110:	90 93 08 01 	sts	0x0108, r25
 114:	80 93 07 01 	sts	0x0107, r24
 118:	08 95       	ret
	}
	else{
		pwm = 0;
 11a:	10 92 08 01 	sts	0x0108, r1
 11e:	10 92 07 01 	sts	0x0107, r1
 122:	08 95       	ret

00000124 <setup_registers>:
/************************************************************************/

/* Initial setup of registers */ 
void setup_registers(){
	
	setup_DDR();
 124:	98 df       	rcall	.-208    	; 0x56 <setup_DDR>
	setup_PORT();	
 126:	9d df       	rcall	.-198    	; 0x62 <setup_PORT>
	setup_PWM();
 128:	a0 df       	rcall	.-192    	; 0x6a <setup_PWM>
	setup_USART();
 12a:	a4 df       	rcall	.-184    	; 0x74 <setup_USART>
}


void setup_interrupts(){
	
	PCICR = (1 << PCIE1);						// Enables possibility of interrupts on pins 14-8
 12c:	82 e0       	ldi	r24, 0x02	; 2
 12e:	80 93 68 00 	sts	0x0068, r24
 132:	08 95       	ret

00000134 <set_trigger>:
}

/* Sets the PWM trigger value*/ 
Registers* set_trigger(Registers* reg, int setValue){
	
	reg->setValue = setValue;
 134:	fc 01       	movw	r30, r24
 136:	60 83       	st	Z, r22
 138:	71 83       	std	Z+1, r23	; 0x01
	OCR0A = setValue;
 13a:	67 bd       	out	0x27, r22	; 39
	OCR0B = setValue;
 13c:	68 bd       	out	0x28, r22	; 40
	
	return reg;
}
 13e:	08 95       	ret

00000140 <USART_transmit>:

// See pg. 190
/* Transmits the data-string over the USART. Ends with a ;*/ 
void USART_transmit(char *data){
 140:	cf 93       	push	r28
 142:	df 93       	push	r29
	int pos = 0;
	
	while(*(data + pos) != '\0' ){
 144:	fc 01       	movw	r30, r24
 146:	20 81       	ld	r18, Z
 148:	22 23       	and	r18, r18
 14a:	91 f0       	breq	.+36     	; 0x170 <USART_transmit+0x30>
 14c:	dc 01       	movw	r26, r24
 14e:	11 96       	adiw	r26, 0x01	; 1
		// Wait for empty transmit buffer
		while( !(UCSR0A & (1 << UDRE0)) );
 150:	e0 ec       	ldi	r30, 0xC0	; 192
 152:	f0 e0       	ldi	r31, 0x00	; 0
		UDR0 = *(data + pos);
 154:	c6 ec       	ldi	r28, 0xC6	; 198
 156:	d0 e0       	ldi	r29, 0x00	; 0
void USART_transmit(char *data){
	int pos = 0;
	
	while(*(data + pos) != '\0' ){
		// Wait for empty transmit buffer
		while( !(UCSR0A & (1 << UDRE0)) );
 158:	80 81       	ld	r24, Z
 15a:	85 ff       	sbrs	r24, 5
 15c:	fd cf       	rjmp	.-6      	; 0x158 <USART_transmit+0x18>
		UDR0 = *(data + pos);
 15e:	28 83       	st	Y, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 160:	8f ef       	ldi	r24, 0xFF	; 255
 162:	9f e3       	ldi	r25, 0x3F	; 63
 164:	01 97       	sbiw	r24, 0x01	; 1
 166:	f1 f7       	brne	.-4      	; 0x164 <USART_transmit+0x24>
 168:	00 c0       	rjmp	.+0      	; 0x16a <USART_transmit+0x2a>
// See pg. 190
/* Transmits the data-string over the USART. Ends with a ;*/ 
void USART_transmit(char *data){
	int pos = 0;
	
	while(*(data + pos) != '\0' ){
 16a:	2d 91       	ld	r18, X+
 16c:	21 11       	cpse	r18, r1
 16e:	f4 cf       	rjmp	.-24     	; 0x158 <USART_transmit+0x18>
		while( !(UCSR0A & (1 << UDRE0)) );
		UDR0 = *(data + pos);
		_delay_ms(100);
		pos++;
	}
	UDR0 = ';';
 170:	8b e3       	ldi	r24, 0x3B	; 59
 172:	80 93 c6 00 	sts	0x00C6, r24
}
 176:	df 91       	pop	r29
 178:	cf 91       	pop	r28
 17a:	08 95       	ret

0000017c <__vector_4>:
/************************************************************************/
/* INTERRUPT SERVICE ROUTINES											*/
/************************************************************************/

/* ISR for PCINT14-8 */
ISR(PCINT1_vect){
 17c:	1f 92       	push	r1
 17e:	0f 92       	push	r0
 180:	0f b6       	in	r0, 0x3f	; 63
 182:	0f 92       	push	r0
 184:	11 24       	eor	r1, r1
 186:	2f 93       	push	r18
 188:	3f 93       	push	r19
 18a:	4f 93       	push	r20
 18c:	5f 93       	push	r21
 18e:	6f 93       	push	r22
 190:	7f 93       	push	r23
 192:	8f 93       	push	r24
 194:	9f 93       	push	r25
 196:	af 93       	push	r26
 198:	bf 93       	push	r27
 19a:	cf 93       	push	r28
 19c:	df 93       	push	r29
 19e:	ef 93       	push	r30
 1a0:	ff 93       	push	r31
	
	unsigned int ABnew = 0x00;
	unsigned int A = 0x00;
	unsigned int B = 0x00;
	
	A = (PINC & (1 << PC5));
 1a2:	c6 b1       	in	r28, 0x06	; 6
 1a4:	c0 72       	andi	r28, 0x20	; 32
 1a6:	d0 e0       	ldi	r29, 0x00	; 0
	A = (A >> (PC5 - 1));	// Sets A in pos 1
	
	B = (PINC & (1 << PC4));
 1a8:	26 b1       	in	r18, 0x06	; 6
	B = (B >> PC4);			// Sets B in pos 0
 1aa:	24 fb       	bst	r18, 4
 1ac:	88 27       	eor	r24, r24
 1ae:	80 f9       	bld	r24, 0
 1b0:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int ABnew = 0x00;
	unsigned int A = 0x00;
	unsigned int B = 0x00;
	
	A = (PINC & (1 << PC5));
	A = (A >> (PC5 - 1));	// Sets A in pos 1
 1b2:	d2 95       	swap	r29
 1b4:	c2 95       	swap	r28
 1b6:	cf 70       	andi	r28, 0x0F	; 15
 1b8:	cd 27       	eor	r28, r29
 1ba:	df 70       	andi	r29, 0x0F	; 15
 1bc:	cd 27       	eor	r28, r29
	
	B = (PINC & (1 << PC4));
	B = (B >> PC4);			// Sets B in pos 0
	
	ABnew = A | B;
 1be:	c8 2b       	or	r28, r24
 1c0:	d9 2b       	or	r29, r25
	
	switch(ABnew){
 1c2:	20 97       	sbiw	r28, 0x00	; 0
 1c4:	21 f0       	breq	.+8      	; 0x1ce <__vector_4+0x52>
 1c6:	c1 30       	cpi	r28, 0x01	; 1
 1c8:	d1 05       	cpc	r29, r1
 1ca:	59 f0       	breq	.+22     	; 0x1e2 <__vector_4+0x66>
 1cc:	13 c0       	rjmp	.+38     	; 0x1f4 <__vector_4+0x78>
		case 0:	
			if(AB == 2){
 1ce:	80 91 05 01 	lds	r24, 0x0105
 1d2:	90 91 06 01 	lds	r25, 0x0106
 1d6:	02 97       	sbiw	r24, 0x02	; 2
 1d8:	11 f4       	brne	.+4      	; 0x1de <__vector_4+0x62>
				clockwise();
 1da:	72 df       	rcall	.-284    	; 0xc0 <clockwise>
 1dc:	0b c0       	rjmp	.+22     	; 0x1f4 <__vector_4+0x78>
			}
			else{
				counterclockwise();
 1de:	8a df       	rcall	.-236    	; 0xf4 <counterclockwise>
 1e0:	09 c0       	rjmp	.+18     	; 0x1f4 <__vector_4+0x78>
			}
			break;
		
		case 1:
			if(AB == 0){
 1e2:	80 91 05 01 	lds	r24, 0x0105
 1e6:	90 91 06 01 	lds	r25, 0x0106
 1ea:	89 2b       	or	r24, r25
 1ec:	11 f4       	brne	.+4      	; 0x1f2 <__vector_4+0x76>
				clockwise();
 1ee:	68 df       	rcall	.-304    	; 0xc0 <clockwise>
 1f0:	01 c0       	rjmp	.+2      	; 0x1f4 <__vector_4+0x78>
			}
			else{
				counterclockwise();
 1f2:	80 df       	rcall	.-256    	; 0xf4 <counterclockwise>
			}
			break;
	}
	AB = ABnew;
 1f4:	d0 93 06 01 	sts	0x0106, r29
 1f8:	c0 93 05 01 	sts	0x0105, r28

}
 1fc:	ff 91       	pop	r31
 1fe:	ef 91       	pop	r30
 200:	df 91       	pop	r29
 202:	cf 91       	pop	r28
 204:	bf 91       	pop	r27
 206:	af 91       	pop	r26
 208:	9f 91       	pop	r25
 20a:	8f 91       	pop	r24
 20c:	7f 91       	pop	r23
 20e:	6f 91       	pop	r22
 210:	5f 91       	pop	r21
 212:	4f 91       	pop	r20
 214:	3f 91       	pop	r19
 216:	2f 91       	pop	r18
 218:	0f 90       	pop	r0
 21a:	0f be       	out	0x3f, r0	; 63
 21c:	0f 90       	pop	r0
 21e:	1f 90       	pop	r1
 220:	18 95       	reti

00000222 <__vector_18>:

/* ISR for serial receiver */
ISR(USART_RX_vect){
 222:	1f 92       	push	r1
 224:	0f 92       	push	r0
 226:	0f b6       	in	r0, 0x3f	; 63
 228:	0f 92       	push	r0
 22a:	11 24       	eor	r1, r1
 22c:	2f 93       	push	r18
 22e:	3f 93       	push	r19
 230:	4f 93       	push	r20
 232:	6f 93       	push	r22
 234:	7f 93       	push	r23
 236:	8f 93       	push	r24
 238:	9f 93       	push	r25
 23a:	af 93       	push	r26
 23c:	bf 93       	push	r27
 23e:	cf 93       	push	r28
 240:	df 93       	push	r29
 242:	ef 93       	push	r30
 244:	ff 93       	push	r31
	cli();
 246:	f8 94       	cli
	PORTC &= ~(1 << PC2);
 248:	42 98       	cbi	0x08, 2	; 8
	PORTC |= (1 << PC1);
 24a:	41 9a       	sbi	0x08, 1	; 8
 24c:	a0 e0       	ldi	r26, 0x00	; 0
 24e:	b1 e0       	ldi	r27, 0x01	; 1
 250:	bd 01       	movw	r22, r26
 252:	25 e0       	ldi	r18, 0x05	; 5
 254:	31 e0       	ldi	r19, 0x01	; 1
	for(int i = 0; i < 5; i++){
		while( !(UCSR0A & (1 << RXC0)) );
 256:	e0 ec       	ldi	r30, 0xC0	; 192
 258:	f0 e0       	ldi	r31, 0x00	; 0
		recieved_bytes[i] = UDR0;
 25a:	c6 ec       	ldi	r28, 0xC6	; 198
 25c:	d0 e0       	ldi	r29, 0x00	; 0
ISR(USART_RX_vect){
	cli();
	PORTC &= ~(1 << PC2);
	PORTC |= (1 << PC1);
	for(int i = 0; i < 5; i++){
		while( !(UCSR0A & (1 << RXC0)) );
 25e:	40 81       	ld	r20, Z
 260:	44 23       	and	r20, r20
 262:	ec f7       	brge	.-6      	; 0x25e <__vector_18+0x3c>
		recieved_bytes[i] = UDR0;
 264:	48 81       	ld	r20, Y
 266:	4d 93       	st	X+, r20
/* ISR for serial receiver */
ISR(USART_RX_vect){
	cli();
	PORTC &= ~(1 << PC2);
	PORTC |= (1 << PC1);
	for(int i = 0; i < 5; i++){
 268:	a2 17       	cp	r26, r18
 26a:	b3 07       	cpc	r27, r19
 26c:	c1 f7       	brne	.-16     	; 0x25e <__vector_18+0x3c>
		while( !(UCSR0A & (1 << RXC0)) );
		recieved_bytes[i] = UDR0;
	}
	PORTC &= ~(1 << PC1);
 26e:	41 98       	cbi	0x08, 1	; 8
	PORTC |= (1 << PC0);
 270:	40 9a       	sbi	0x08, 0	; 8
 272:	a5 e0       	ldi	r26, 0x05	; 5
 274:	b1 e0       	ldi	r27, 0x01	; 1
	for(int i = 4; i > -1; i--){
		while( !(UCSR0A & (1 << UDRE0)) );
 276:	e0 ec       	ldi	r30, 0xC0	; 192
 278:	f0 e0       	ldi	r31, 0x00	; 0
		UDR0 = recieved_bytes[i];
 27a:	c6 ec       	ldi	r28, 0xC6	; 198
 27c:	d0 e0       	ldi	r29, 0x00	; 0
		recieved_bytes[i] = UDR0;
	}
	PORTC &= ~(1 << PC1);
	PORTC |= (1 << PC0);
	for(int i = 4; i > -1; i--){
		while( !(UCSR0A & (1 << UDRE0)) );
 27e:	20 81       	ld	r18, Z
 280:	25 ff       	sbrs	r18, 5
 282:	fd cf       	rjmp	.-6      	; 0x27e <__vector_18+0x5c>
		UDR0 = recieved_bytes[i];
 284:	2e 91       	ld	r18, -X
 286:	28 83       	st	Y, r18
 288:	8f ef       	ldi	r24, 0xFF	; 255
 28a:	9f e3       	ldi	r25, 0x3F	; 63
 28c:	01 97       	sbiw	r24, 0x01	; 1
 28e:	f1 f7       	brne	.-4      	; 0x28c <__vector_18+0x6a>
 290:	00 c0       	rjmp	.+0      	; 0x292 <__vector_18+0x70>
		while( !(UCSR0A & (1 << RXC0)) );
		recieved_bytes[i] = UDR0;
	}
	PORTC &= ~(1 << PC1);
	PORTC |= (1 << PC0);
	for(int i = 4; i > -1; i--){
 292:	a6 17       	cp	r26, r22
 294:	b7 07       	cpc	r27, r23
 296:	99 f7       	brne	.-26     	; 0x27e <__vector_18+0x5c>
		while( !(UCSR0A & (1 << UDRE0)) );
		UDR0 = recieved_bytes[i];
		_delay_ms(100);
	}
	PORTC &= ~(1 << PC0);
 298:	40 98       	cbi	0x08, 0	; 8
	
	PORTC |= (1 << PC2);
 29a:	42 9a       	sbi	0x08, 2	; 8
	sei();
 29c:	78 94       	sei
}
 29e:	ff 91       	pop	r31
 2a0:	ef 91       	pop	r30
 2a2:	df 91       	pop	r29
 2a4:	cf 91       	pop	r28
 2a6:	bf 91       	pop	r27
 2a8:	af 91       	pop	r26
 2aa:	9f 91       	pop	r25
 2ac:	8f 91       	pop	r24
 2ae:	7f 91       	pop	r23
 2b0:	6f 91       	pop	r22
 2b2:	4f 91       	pop	r20
 2b4:	3f 91       	pop	r19
 2b6:	2f 91       	pop	r18
 2b8:	0f 90       	pop	r0
 2ba:	0f be       	out	0x3f, r0	; 63
 2bc:	0f 90       	pop	r0
 2be:	1f 90       	pop	r1
 2c0:	18 95       	reti

000002c2 <main>:
unsigned int AB;
unsigned int pwm;
unsigned char recieved_bytes[5];


int main(void){
 2c2:	cf 93       	push	r28
 2c4:	df 93       	push	r29
 2c6:	cd b7       	in	r28, 0x3d	; 61
 2c8:	de b7       	in	r29, 0x3e	; 62
 2ca:	c6 56       	subi	r28, 0x66	; 102
 2cc:	d1 09       	sbc	r29, r1
 2ce:	0f b6       	in	r0, 0x3f	; 63
 2d0:	f8 94       	cli
 2d2:	de bf       	out	0x3e, r29	; 62
 2d4:	0f be       	out	0x3f, r0	; 63
 2d6:	cd bf       	out	0x3d, r28	; 61
	Registers registers;
	Registers *reg = &registers;
	AB = 0;
 2d8:	10 92 06 01 	sts	0x0106, r1
 2dc:	10 92 05 01 	sts	0x0105, r1
	pwm = 50;
 2e0:	82 e3       	ldi	r24, 0x32	; 50
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	90 93 08 01 	sts	0x0108, r25
 2e8:	80 93 07 01 	sts	0x0107, r24

	setup_registers();
 2ec:	1b df       	rcall	.-458    	; 0x124 <setup_registers>
	sei();
 2ee:	78 94       	sei
unsigned char recieved_bytes[5];


int main(void){
	Registers registers;
	Registers *reg = &registers;
 2f0:	8e 01       	movw	r16, r28
 2f2:	0f 5f       	subi	r16, 0xFF	; 255
 2f4:	1f 4f       	sbci	r17, 0xFF	; 255
		//unsigned char data = USART_recieve();
		//_delay_ms(50);
		//unsigned char a = 'a';
		//USART_transmit(a);
		char a[100];
		strcpy(a, "abc");
 2f6:	0f 2e       	mov	r0, r31
 2f8:	f1 e6       	ldi	r31, 0x61	; 97
 2fa:	cf 2e       	mov	r12, r31
 2fc:	f2 e6       	ldi	r31, 0x62	; 98
 2fe:	df 2e       	mov	r13, r31
 300:	f3 e6       	ldi	r31, 0x63	; 99
 302:	ef 2e       	mov	r14, r31
 304:	f1 2c       	mov	r15, r1
 306:	f0 2d       	mov	r31, r0
	setup_registers();
	sei();
	//unsigned char serial_flag = 'a';
	while(1){
		
		reg = set_trigger(reg, pwm);
 308:	60 91 07 01 	lds	r22, 0x0107
 30c:	70 91 08 01 	lds	r23, 0x0108
 310:	c8 01       	movw	r24, r16
 312:	10 df       	rcall	.-480    	; 0x134 <set_trigger>
 314:	8c 01       	movw	r16, r24
		//unsigned char data = USART_recieve();
		//_delay_ms(50);
		//unsigned char a = 'a';
		//USART_transmit(a);
		char a[100];
		strcpy(a, "abc");
 316:	cb 82       	std	Y+3, r12	; 0x03
 318:	dc 82       	std	Y+4, r13	; 0x04
 31a:	ed 82       	std	Y+5, r14	; 0x05
 31c:	fe 82       	std	Y+6, r15	; 0x06
		USART_transmit(a);
 31e:	ce 01       	movw	r24, r28
 320:	03 96       	adiw	r24, 0x03	; 3
 322:	0e df       	rcall	.-484    	; 0x140 <USART_transmit>
 324:	f1 cf       	rjmp	.-30     	; 0x308 <main+0x46>

00000326 <_exit>:
 326:	f8 94       	cli

00000328 <__stop_program>:
 328:	ff cf       	rjmp	.-2      	; 0x328 <__stop_program>
