#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002058f883e00 .scope module, "ASYNC_FIFO" "ASYNC_FIFO" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000002058f883f90 .param/l "Address" 0 2 10, +C4<00000000000000000000000000000011>;
P_000002058f883fc8 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_000002058f884000 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_000002058f884038 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
v000002058f900bf0_0 .net "R2q_wptr_internal", 3 0, v000002058f8aaa60_0;  1 drivers
v000002058f8ff890_0 .net "Radder_internal", 2 0, L_000002058f900a10;  1 drivers
o000002058f8ad2e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002058f900e70_0 .net "Rclk", 0 0, o000002058f8ad2e8;  0 drivers
v000002058f9006f0_0 .net "Rdata", 7 0, v000002058f8aa1a0_0;  1 drivers
v000002058f900f10_0 .net "Rempty", 0 0, v000002058f8ff1b0_0;  1 drivers
v000002058f9000b0_0 .net "Rempty_flag_internal", 0 0, v000002058f8ff390_0;  1 drivers
o000002058f8ad978 .functor BUFZ 1, C4<z>; HiZ drive
v000002058f9003d0_0 .net "Rinc", 0 0, o000002058f8ad978;  0 drivers
v000002058f8ff930_0 .net "Rptr_internal", 3 0, v000002058f8ffd90_0;  1 drivers
o000002058f8ad318 .functor BUFZ 1, C4<z>; HiZ drive
v000002058f8ffcf0_0 .net "Rrst", 0 0, o000002058f8ad318;  0 drivers
v000002058f8fff70_0 .net "Wadder_internal", 2 0, L_000002058f9008d0;  1 drivers
o000002058f8ad078 .functor BUFZ 1, C4<z>; HiZ drive
v000002058f8ff250_0 .net "Wclk", 0 0, o000002058f8ad078;  0 drivers
v000002058f8ffa70_0 .net "Wclken_internal", 0 0, v000002058f8aa560_0;  1 drivers
v000002058f900150_0 .net "Wfull", 0 0, v000002058f8ff610_0;  1 drivers
o000002058f8ad588 .functor BUFZ 1, C4<z>; HiZ drive
v000002058f900970_0 .net "Winc", 0 0, o000002058f8ad588;  0 drivers
v000002058f900790_0 .net "Wptr_internal", 3 0, v000002058f8ff9d0_0;  1 drivers
v000002058f9001f0_0 .net "Wq2_rptr_internal", 3 0, v000002058f8aa060_0;  1 drivers
o000002058f8ad708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002058f8ffb10_0 .net "Wrdata", 7 0, o000002058f8ad708;  0 drivers
o000002058f8ad0a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002058f900290_0 .net "Wrst", 0 0, o000002058f8ad0a8;  0 drivers
S_000002058f88fc10 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 2 97, 3 1 0, S_000002058f883e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002058f838c20 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_000002058f838c58 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v000002058f8aad80_0 .net "ASYNC", 3 0, v000002058f8ffd90_0;  alias, 1 drivers
v000002058f8aa880_0 .net "CLK", 0 0, o000002058f8ad078;  alias, 0 drivers
v000002058f8aa9c0_0 .net "RST", 0 0, o000002058f8ad0a8;  alias, 0 drivers
v000002058f8aa060_0 .var "SYNC", 3 0;
v000002058f8aaba0_0 .var/i "i", 31 0;
v000002058f8aa4c0 .array "sync_reg", 0 3, 1 0;
v000002058f8aa4c0_0 .array/port v000002058f8aa4c0, 0;
v000002058f8aa4c0_1 .array/port v000002058f8aa4c0, 1;
v000002058f8aa4c0_2 .array/port v000002058f8aa4c0, 2;
v000002058f8aa4c0_3 .array/port v000002058f8aa4c0, 3;
E_000002058f8a7d10 .event anyedge, v000002058f8aa4c0_0, v000002058f8aa4c0_1, v000002058f8aa4c0_2, v000002058f8aa4c0_3;
E_000002058f8a7f90/0 .event negedge, v000002058f8aa9c0_0;
E_000002058f8a7f90/1 .event posedge, v000002058f8aa880_0;
E_000002058f8a7f90 .event/or E_000002058f8a7f90/0, E_000002058f8a7f90/1;
S_000002058f88fda0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 2 110, 3 1 0, S_000002058f883e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002058f8380a0 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_000002058f8380d8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v000002058f8aa100_0 .net "ASYNC", 3 0, v000002058f8ff9d0_0;  alias, 1 drivers
v000002058f8aaec0_0 .net "CLK", 0 0, o000002058f8ad2e8;  alias, 0 drivers
v000002058f8aa6a0_0 .net "RST", 0 0, o000002058f8ad318;  alias, 0 drivers
v000002058f8aaa60_0 .var "SYNC", 3 0;
v000002058f8aac40_0 .var/i "i", 31 0;
v000002058f8aace0 .array "sync_reg", 0 3, 1 0;
v000002058f8aace0_0 .array/port v000002058f8aace0, 0;
v000002058f8aace0_1 .array/port v000002058f8aace0, 1;
v000002058f8aace0_2 .array/port v000002058f8aace0, 2;
v000002058f8aace0_3 .array/port v000002058f8aace0, 3;
E_000002058f8a7e10 .event anyedge, v000002058f8aace0_0, v000002058f8aace0_1, v000002058f8aace0_2, v000002058f8aace0_3;
E_000002058f8a7490/0 .event negedge, v000002058f8aa6a0_0;
E_000002058f8a7490/1 .event posedge, v000002058f8aaec0_0;
E_000002058f8a7490 .event/or E_000002058f8a7490/0, E_000002058f8a7490/1;
S_000002058f889bf0 .scope module, "Clogic" "Comb_logic" 2 53, 4 1 0, S_000002058f883e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000002058f8aa560_0 .var "Wclken", 0 0;
v000002058f8aae20_0 .net "Wfull", 0 0, v000002058f8ff610_0;  alias, 1 drivers
v000002058f8aaf60_0 .net "Winc", 0 0, o000002058f8ad588;  alias, 0 drivers
E_000002058f8a7350 .event anyedge, v000002058f8aaf60_0, v000002058f8aae20_0;
S_000002058f889d80 .scope module, "FIFO_MEM" "FIFO_MEMORY" 2 66, 5 1 0, S_000002058f883e00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /INPUT 1 "Rempty_flag";
    .port_info 5 /OUTPUT 8 "Rdata";
    .port_info 6 /INPUT 3 "Radder";
    .port_info 7 /INPUT 1 "Rclk";
P_000002058f889f10 .param/l "Address" 0 5 5, +C4<00000000000000000000000000000011>;
P_000002058f889f48 .param/l "Data_width" 0 5 3, +C4<00000000000000000000000000001000>;
P_000002058f889f80 .param/l "Depth" 0 5 4, +C4<00000000000000000000000000001000>;
v000002058f8aa2e0 .array "MEM", 0 7, 7 0;
v000002058f8aa600_0 .net "Radder", 2 0, L_000002058f900a10;  alias, 1 drivers
v000002058f8aa240_0 .net "Rclk", 0 0, o000002058f8ad2e8;  alias, 0 drivers
v000002058f8aa1a0_0 .var "Rdata", 7 0;
v000002058f8aa380_0 .net "Rempty_flag", 0 0, v000002058f8ff390_0;  alias, 1 drivers
v000002058f8aa7e0_0 .net "Wadder", 2 0, L_000002058f9008d0;  alias, 1 drivers
v000002058f900d30_0 .net "Wclk", 0 0, o000002058f8ad078;  alias, 0 drivers
v000002058f9005b0_0 .net "Wclken", 0 0, v000002058f8aa560_0;  alias, 1 drivers
v000002058f8ffbb0_0 .net "Wrdata", 7 0, o000002058f8ad708;  alias, 0 drivers
E_000002058f8a7d50 .event posedge, v000002058f8aaec0_0;
E_000002058f8a7d90 .event posedge, v000002058f8aa880_0;
S_000002058f89dc70 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 2 80, 6 1 0, S_000002058f883e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 4 "Rptr";
P_000002058f8a7690 .param/l "Address" 0 6 1, +C4<00000000000000000000000000000011>;
v000002058f900470_0 .net "R2q_wptr", 3 0, v000002058f8aaa60_0;  alias, 1 drivers
v000002058f8ff7f0_0 .net "Radder", 2 0, L_000002058f900a10;  alias, 1 drivers
v000002058f8ffc50_0 .var "Radder_binary_current", 3 0;
v000002058f900330_0 .var "Radder_binary_next", 3 0;
v000002058f900510_0 .var "Radder_gray_next", 3 0;
v000002058f900830_0 .net "Rclk", 0 0, o000002058f8ad2e8;  alias, 0 drivers
v000002058f8ff1b0_0 .var "Rempty", 0 0;
v000002058f8ff390_0 .var "Rempty_flag", 0 0;
v000002058f8ff430_0 .net "Rinc", 0 0, o000002058f8ad978;  alias, 0 drivers
v000002058f8ffd90_0 .var "Rptr", 3 0;
v000002058f8ff4d0_0 .net "Rrst", 0 0, o000002058f8ad318;  alias, 0 drivers
E_000002058f8a7150 .event anyedge, v000002058f8ffc50_0, v000002058f8ff430_0, v000002058f8ff1b0_0, v000002058f900330_0;
L_000002058f900a10 .part v000002058f8ffc50_0, 0, 3;
S_000002058f89de00 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 2 42, 7 26 0, S_000002058f883e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000002058f8a7e50 .param/l "Address" 0 7 27, +C4<00000000000000000000000000000011>;
v000002058f8ffed0_0 .net "Wadder", 2 0, L_000002058f9008d0;  alias, 1 drivers
v000002058f8ff6b0_0 .var "Wadder_binary_current", 3 0;
v000002058f900650_0 .var "Wadder_binary_next", 3 0;
v000002058f8ff570_0 .var "Wadder_gray_next", 3 0;
v000002058f900dd0_0 .net "Wclk", 0 0, o000002058f8ad078;  alias, 0 drivers
v000002058f8ff610_0 .var "Wfull", 0 0;
v000002058f8ffe30_0 .net "Winc", 0 0, o000002058f8ad588;  alias, 0 drivers
v000002058f8ff9d0_0 .var "Wptr", 3 0;
v000002058f8ff750_0 .net "Wq2_rptr", 3 0, v000002058f8aa060_0;  alias, 1 drivers
v000002058f900010_0 .net "Wrst", 0 0, o000002058f8ad0a8;  alias, 0 drivers
E_000002058f8a74d0 .event anyedge, v000002058f8ff6b0_0, v000002058f8aaf60_0, v000002058f8aae20_0, v000002058f900650_0;
L_000002058f9008d0 .part v000002058f8ff6b0_0, 0, 3;
    .scope S_000002058f89de00;
T_0 ;
    %wait E_000002058f8a74d0;
    %load/vec4 v000002058f8ff6b0_0;
    %load/vec4 v000002058f8ffe30_0;
    %pad/u 4;
    %load/vec4 v000002058f8ff610_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002058f900650_0, 0, 4;
    %load/vec4 v000002058f900650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002058f900650_0;
    %xor;
    %store/vec4 v000002058f8ff570_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002058f89de00;
T_1 ;
    %wait E_000002058f8a7f90;
    %load/vec4 v000002058f900010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002058f8ff6b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002058f8ff9d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002058f900650_0;
    %assign/vec4 v000002058f8ff6b0_0, 0;
    %load/vec4 v000002058f8ff570_0;
    %assign/vec4 v000002058f8ff9d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002058f89de00;
T_2 ;
    %wait E_000002058f8a7f90;
    %load/vec4 v000002058f900010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002058f8ff610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002058f8ff570_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002058f8ff750_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.3, 4;
    %load/vec4 v000002058f8ff570_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000002058f8ff750_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v000002058f8ff570_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000002058f8ff750_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %assign/vec4 v000002058f8ff610_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002058f889bf0;
T_3 ;
    %wait E_000002058f8a7350;
    %load/vec4 v000002058f8aaf60_0;
    %load/vec4 v000002058f8aae20_0;
    %inv;
    %and;
    %store/vec4 v000002058f8aa560_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002058f889d80;
T_4 ;
    %wait E_000002058f8a7d90;
    %load/vec4 v000002058f9005b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002058f8ffbb0_0;
    %load/vec4 v000002058f8aa7e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002058f8aa2e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002058f889d80;
T_5 ;
    %wait E_000002058f8a7d50;
    %load/vec4 v000002058f8aa380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002058f8aa600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002058f8aa2e0, 4;
    %assign/vec4 v000002058f8aa1a0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002058f89dc70;
T_6 ;
    %wait E_000002058f8a7150;
    %load/vec4 v000002058f8ffc50_0;
    %load/vec4 v000002058f8ff430_0;
    %pad/u 4;
    %load/vec4 v000002058f8ff1b0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002058f900330_0, 0, 4;
    %load/vec4 v000002058f900330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002058f900330_0;
    %xor;
    %store/vec4 v000002058f900510_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002058f89dc70;
T_7 ;
    %wait E_000002058f8a7490;
    %load/vec4 v000002058f8ff4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002058f8ffc50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002058f8ffd90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002058f900330_0;
    %assign/vec4 v000002058f8ffc50_0, 0;
    %load/vec4 v000002058f900510_0;
    %assign/vec4 v000002058f8ffd90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002058f89dc70;
T_8 ;
    %wait E_000002058f8a7490;
    %load/vec4 v000002058f8ff4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002058f8ff1b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002058f900510_0;
    %load/vec4 v000002058f900470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002058f8ff1b0_0, 0;
    %load/vec4 v000002058f900510_0;
    %load/vec4 v000002058f900470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002058f8ff390_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002058f88fc10;
T_9 ;
    %wait E_000002058f8a7f90;
    %load/vec4 v000002058f8aa9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002058f8aaba0_0, 0, 32;
T_9.2 ;
    %load/vec4 v000002058f8aaba0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002058f8aaba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002058f8aa4c0, 0, 4;
    %load/vec4 v000002058f8aaba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002058f8aaba0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002058f8aaba0_0, 0, 32;
T_9.4 ;
    %load/vec4 v000002058f8aaba0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v000002058f8aaba0_0;
    %load/vec4a v000002058f8aa4c0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002058f8aad80_0;
    %load/vec4 v000002058f8aaba0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002058f8aaba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002058f8aa4c0, 0, 4;
    %load/vec4 v000002058f8aaba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002058f8aaba0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002058f88fc10;
T_10 ;
    %wait E_000002058f8a7d10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002058f8aaba0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000002058f8aaba0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v000002058f8aaba0_0;
    %load/vec4a v000002058f8aa4c0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002058f8aaba0_0;
    %store/vec4 v000002058f8aa060_0, 4, 1;
    %load/vec4 v000002058f8aaba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002058f8aaba0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002058f88fda0;
T_11 ;
    %wait E_000002058f8a7490;
    %load/vec4 v000002058f8aa6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002058f8aac40_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002058f8aac40_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002058f8aac40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002058f8aace0, 0, 4;
    %load/vec4 v000002058f8aac40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002058f8aac40_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002058f8aac40_0, 0, 32;
T_11.4 ;
    %load/vec4 v000002058f8aac40_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v000002058f8aac40_0;
    %load/vec4a v000002058f8aace0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002058f8aa100_0;
    %load/vec4 v000002058f8aac40_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002058f8aac40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002058f8aace0, 0, 4;
    %load/vec4 v000002058f8aac40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002058f8aac40_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002058f88fda0;
T_12 ;
    %wait E_000002058f8a7e10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002058f8aac40_0, 0, 32;
T_12.0 ;
    %load/vec4 v000002058f8aac40_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 4, v000002058f8aac40_0;
    %load/vec4a v000002058f8aace0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002058f8aac40_0;
    %store/vec4 v000002058f8aaa60_0, 4, 1;
    %load/vec4 v000002058f8aac40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002058f8aac40_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
