$comment
	File created using the following command:
		vcd file HexpointThermostat.msim.vcd -direction
$end
$date
	Tue Jan 02 16:17:49 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module hexpointthermostat_vhd_vec_tst $end
$var wire 1 ! Cool $end
$var wire 1 " CS $end
$var wire 1 # Day $end
$var wire 1 $ Dec $end
$var wire 1 % Din $end
$var wire 1 & Dout $end
$var wire 1 ' externalTemp [12] $end
$var wire 1 ( externalTemp [11] $end
$var wire 1 ) externalTemp [10] $end
$var wire 1 * externalTemp [9] $end
$var wire 1 + externalTemp [8] $end
$var wire 1 , externalTemp [7] $end
$var wire 1 - externalTemp [6] $end
$var wire 1 . externalTemp [5] $end
$var wire 1 / externalTemp [4] $end
$var wire 1 0 externalTemp [3] $end
$var wire 1 1 externalTemp [2] $end
$var wire 1 2 externalTemp [1] $end
$var wire 1 3 externalTemp [0] $end
$var wire 1 4 fbc0 $end
$var wire 1 5 fbc1 $end
$var wire 1 6 fbc2 $end
$var wire 1 7 fbc3 $end
$var wire 1 8 fbc4 $end
$var wire 1 9 fbctestclk $end
$var wire 1 : fbctestrestart $end
$var wire 1 ; five [6] $end
$var wire 1 < five [5] $end
$var wire 1 = five [4] $end
$var wire 1 > five [3] $end
$var wire 1 ? five [2] $end
$var wire 1 @ five [1] $end
$var wire 1 A five [0] $end
$var wire 1 B frac [6] $end
$var wire 1 C frac [5] $end
$var wire 1 D frac [4] $end
$var wire 1 E frac [3] $end
$var wire 1 F frac [2] $end
$var wire 1 G frac [1] $end
$var wire 1 H frac [0] $end
$var wire 1 I FreezeReg $end
$var wire 1 J Heat $end
$var wire 1 K Hiset $end
$var wire 1 L hiTrueSetDisp $end
$var wire 1 M Inc $end
$var wire 1 N LS [6] $end
$var wire 1 O LS [5] $end
$var wire 1 P LS [4] $end
$var wire 1 Q LS [3] $end
$var wire 1 R LS [2] $end
$var wire 1 S LS [1] $end
$var wire 1 T LS [0] $end
$var wire 1 U Mof32 $end
$var wire 1 V MS [6] $end
$var wire 1 W MS [5] $end
$var wire 1 X MS [4] $end
$var wire 1 Y MS [3] $end
$var wire 1 Z MS [2] $end
$var wire 1 [ MS [1] $end
$var wire 1 \ MS [0] $end
$var wire 1 ] Night $end
$var wire 1 ^ Passive $end
$var wire 1 _ RTC $end
$var wire 1 ` SCL $end
$var wire 1 a sevsegSign $end

$scope module i1 $end
$var wire 1 b gnd $end
$var wire 1 c vcc $end
$var wire 1 d unknown $end
$var wire 1 e devoe $end
$var wire 1 f devclrn $end
$var wire 1 g devpor $end
$var wire 1 h ww_devoe $end
$var wire 1 i ww_devclrn $end
$var wire 1 j ww_devpor $end
$var wire 1 k ww_Heat $end
$var wire 1 l ww_RTC $end
$var wire 1 m ww_Passive $end
$var wire 1 n ww_Night $end
$var wire 1 o ww_Day $end
$var wire 1 p ww_Hiset $end
$var wire 1 q ww_Inc $end
$var wire 1 r ww_Dec $end
$var wire 1 s ww_Mof32 $end
$var wire 1 t ww_Dout $end
$var wire 1 u ww_SCL $end
$var wire 1 v ww_CS $end
$var wire 1 w ww_fbc0 $end
$var wire 1 x ww_fbc1 $end
$var wire 1 y ww_fbc3 $end
$var wire 1 z ww_fbc4 $end
$var wire 1 { ww_fbc2 $end
$var wire 1 | ww_Din $end
$var wire 1 } ww_FreezeReg $end
$var wire 1 ~ ww_Cool $end
$var wire 1 !! ww_sevsegSign $end
$var wire 1 "! ww_externalTemp [12] $end
$var wire 1 #! ww_externalTemp [11] $end
$var wire 1 $! ww_externalTemp [10] $end
$var wire 1 %! ww_externalTemp [9] $end
$var wire 1 &! ww_externalTemp [8] $end
$var wire 1 '! ww_externalTemp [7] $end
$var wire 1 (! ww_externalTemp [6] $end
$var wire 1 )! ww_externalTemp [5] $end
$var wire 1 *! ww_externalTemp [4] $end
$var wire 1 +! ww_externalTemp [3] $end
$var wire 1 ,! ww_externalTemp [2] $end
$var wire 1 -! ww_externalTemp [1] $end
$var wire 1 .! ww_externalTemp [0] $end
$var wire 1 /! ww_five [6] $end
$var wire 1 0! ww_five [5] $end
$var wire 1 1! ww_five [4] $end
$var wire 1 2! ww_five [3] $end
$var wire 1 3! ww_five [2] $end
$var wire 1 4! ww_five [1] $end
$var wire 1 5! ww_five [0] $end
$var wire 1 6! ww_frac [6] $end
$var wire 1 7! ww_frac [5] $end
$var wire 1 8! ww_frac [4] $end
$var wire 1 9! ww_frac [3] $end
$var wire 1 :! ww_frac [2] $end
$var wire 1 ;! ww_frac [1] $end
$var wire 1 <! ww_frac [0] $end
$var wire 1 =! ww_LS [6] $end
$var wire 1 >! ww_LS [5] $end
$var wire 1 ?! ww_LS [4] $end
$var wire 1 @! ww_LS [3] $end
$var wire 1 A! ww_LS [2] $end
$var wire 1 B! ww_LS [1] $end
$var wire 1 C! ww_LS [0] $end
$var wire 1 D! ww_MS [6] $end
$var wire 1 E! ww_MS [5] $end
$var wire 1 F! ww_MS [4] $end
$var wire 1 G! ww_MS [3] $end
$var wire 1 H! ww_MS [2] $end
$var wire 1 I! ww_MS [1] $end
$var wire 1 J! ww_MS [0] $end
$var wire 1 K! ww_hiTrueSetDisp $end
$var wire 1 L! ww_fbctestclk $end
$var wire 1 M! ww_fbctestrestart $end
$var wire 1 N! \inst34|fstate.state23~regout\ $end
$var wire 1 O! \inst24|LPM_COMPARE_component|auto_generated|op_1~5\ $end
$var wire 1 P! \inst23|LPM_COMPARE_component|auto_generated|op_1~5\ $end
$var wire 1 Q! \inst24|LPM_COMPARE_component|auto_generated|op_1~10\ $end
$var wire 1 R! \inst23|LPM_COMPARE_component|auto_generated|op_1~10\ $end
$var wire 1 S! \inst24|LPM_COMPARE_component|auto_generated|op_1~15\ $end
$var wire 1 T! \inst23|LPM_COMPARE_component|auto_generated|op_1~15\ $end
$var wire 1 U! \inst24|LPM_COMPARE_component|auto_generated|op_1~20\ $end
$var wire 1 V! \inst23|LPM_COMPARE_component|auto_generated|op_1~20\ $end
$var wire 1 W! \inst24|LPM_COMPARE_component|auto_generated|op_1~25\ $end
$var wire 1 X! \inst23|LPM_COMPARE_component|auto_generated|op_1~25\ $end
$var wire 1 Y! \inst24|LPM_COMPARE_component|auto_generated|op_1~30\ $end
$var wire 1 Z! \inst23|LPM_COMPARE_component|auto_generated|op_1~30\ $end
$var wire 1 [! \inst24|LPM_COMPARE_component|auto_generated|op_1~35\ $end
$var wire 1 \! \inst23|LPM_COMPARE_component|auto_generated|op_1~35\ $end
$var wire 1 ]! \inst24|LPM_COMPARE_component|auto_generated|op_1~40\ $end
$var wire 1 ^! \inst23|LPM_COMPARE_component|auto_generated|op_1~40\ $end
$var wire 1 _! \inst24|LPM_COMPARE_component|auto_generated|op_1~45\ $end
$var wire 1 `! \inst23|LPM_COMPARE_component|auto_generated|op_1~45\ $end
$var wire 1 a! \inst24|LPM_COMPARE_component|auto_generated|op_1~50\ $end
$var wire 1 b! \inst23|LPM_COMPARE_component|auto_generated|op_1~50\ $end
$var wire 1 c! \inst24|LPM_COMPARE_component|auto_generated|op_1~55\ $end
$var wire 1 d! \inst23|LPM_COMPARE_component|auto_generated|op_1~55\ $end
$var wire 1 e! \inst24|LPM_COMPARE_component|auto_generated|op_1~60\ $end
$var wire 1 f! \inst23|LPM_COMPARE_component|auto_generated|op_1~60\ $end
$var wire 1 g! \RTC~combout\ $end
$var wire 1 h! \inst22|inst~regout\ $end
$var wire 1 i! \inst22|inst1~regout\ $end
$var wire 1 j! \inst22|inst2~regout\ $end
$var wire 1 k! \inst22|inst3~regout\ $end
$var wire 1 l! \inst22|inst4~regout\ $end
$var wire 1 m! \inst22|inst7~regout\ $end
$var wire 1 n! \inst36~0_combout\ $end
$var wire 1 o! \inst22|inst8~regout\ $end
$var wire 1 p! \inst36~combout\ $end
$var wire 1 q! \Passive~combout\ $end
$var wire 1 r! \Night~combout\ $end
$var wire 1 s! \Day~combout\ $end
$var wire 1 t! \inst41~combout\ $end
$var wire 1 u! \inst47~regout\ $end
$var wire 1 v! \Inc~combout\ $end
$var wire 1 w! \Dec~combout\ $end
$var wire 1 x! \inst11|inst16~combout\ $end
$var wire 1 y! \Hiset~combout\ $end
$var wire 1 z! \inst49~regout\ $end
$var wire 1 {! \inst9|inst1~0_combout\ $end
$var wire 1 |! \inst9|inst13~regout\ $end
$var wire 1 }! \inst10|inst1~0_combout\ $end
$var wire 1 ~! \inst10|inst13~regout\ $end
$var wire 1 !" \inst5|$00000|auto_generated|result_node[0]~24\ $end
$var wire 1 "" \inst11|inst1~0_combout\ $end
$var wire 1 #" \inst11|inst13~regout\ $end
$var wire 1 $" \inst5|$00000|auto_generated|result_node[0]~25\ $end
$var wire 1 %" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUT\ $end
$var wire 1 &" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUTCOUT1_1\ $end
$var wire 1 '" \inst9|inst12~regout\ $end
$var wire 1 (" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUT\ $end
$var wire 1 )" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUTCOUT1_2\ $end
$var wire 1 *" \inst9|inst11~regout\ $end
$var wire 1 +" \inst10|inst11~regout\ $end
$var wire 1 ," \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUT\ $end
$var wire 1 -" \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUTCOUT1_1\ $end
$var wire 1 ." \inst10|inst12~regout\ $end
$var wire 1 /" \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUT\ $end
$var wire 1 0" \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUTCOUT1_2\ $end
$var wire 1 1" \inst5|$00000|auto_generated|result_node[2]~22\ $end
$var wire 1 2" \inst11|inst11~regout\ $end
$var wire 1 3" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUT\ $end
$var wire 1 4" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUTCOUT1_1\ $end
$var wire 1 5" \inst5|$00000|auto_generated|result_node[1]~20\ $end
$var wire 1 6" \inst11|inst12~regout\ $end
$var wire 1 7" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUT\ $end
$var wire 1 8" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUTCOUT1_2\ $end
$var wire 1 9" \inst5|$00000|auto_generated|result_node[2]~23\ $end
$var wire 1 :" \Dout~combout\ $end
$var wire 1 ;" \inst15|inst~regout\ $end
$var wire 1 <" \inst15|inst1~regout\ $end
$var wire 1 =" \inst15|inst2~regout\ $end
$var wire 1 >" \inst15|inst3~regout\ $end
$var wire 1 ?" \inst15|inst4~regout\ $end
$var wire 1 @" \inst17~0_combout\ $end
$var wire 1 A" \inst17~combout\ $end
$var wire 1 B" \inst34|fstate.state5~regout\ $end
$var wire 1 C" \inst34|fstate.Origin~regout\ $end
$var wire 1 D" \inst34|fstate.state1~regout\ $end
$var wire 1 E" \inst34|fstate.state2~regout\ $end
$var wire 1 F" \inst34|fstate.state3~regout\ $end
$var wire 1 G" \inst34|fstate.state4~regout\ $end
$var wire 1 H" \inst34|WideOr0~0\ $end
$var wire 1 I" \inst34|fstate.state6~regout\ $end
$var wire 1 J" \inst34|fstate.state7~regout\ $end
$var wire 1 K" \inst34|fstate.state8~regout\ $end
$var wire 1 L" \inst34|fstate.state9~regout\ $end
$var wire 1 M" \inst34|fstate.state10~regout\ $end
$var wire 1 N" \inst34|fstate.state11~regout\ $end
$var wire 1 O" \inst34|fstate.state12~regout\ $end
$var wire 1 P" \inst34|fstate.state13~regout\ $end
$var wire 1 Q" \inst34|fstate.state14~regout\ $end
$var wire 1 R" \inst34|fstate.state15~regout\ $end
$var wire 1 S" \inst34|fstate.state16~regout\ $end
$var wire 1 T" \inst34|fstate.state17~regout\ $end
$var wire 1 U" \inst34|fstate.state18~regout\ $end
$var wire 1 V" \inst34|fstate.state19~regout\ $end
$var wire 1 W" \inst34|fstate.state20~regout\ $end
$var wire 1 X" \inst34|fstate.state21~regout\ $end
$var wire 1 Y" \inst34|fstate.state22~regout\ $end
$var wire 1 Z" \inst34|fstate.state24~regout\ $end
$var wire 1 [" \inst34|freezeParalell\ $end
$var wire 1 \" \inst38|inst12~regout\ $end
$var wire 1 ]" \inst5|$00000|auto_generated|result_node[1]~21\ $end
$var wire 1 ^" \inst24|LPM_COMPARE_component|auto_generated|aeb_int~6\ $end
$var wire 1 _" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUT\ $end
$var wire 1 `" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUTCOUT1_3\ $end
$var wire 1 a" \inst9|inst10~regout\ $end
$var wire 1 b" \inst10|inst10~regout\ $end
$var wire 1 c" \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUT\ $end
$var wire 1 d" \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUTCOUT1_3\ $end
$var wire 1 e" \inst5|$00000|auto_generated|result_node[3]~16\ $end
$var wire 1 f" \inst11|inst10~regout\ $end
$var wire 1 g" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUT\ $end
$var wire 1 h" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUTCOUT1_3\ $end
$var wire 1 i" \inst5|$00000|auto_generated|result_node[3]~17\ $end
$var wire 1 j" \inst38|inst10~regout\ $end
$var wire 1 k" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUT\ $end
$var wire 1 l" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUTCOUT1_4\ $end
$var wire 1 m" \inst9|inst9~regout\ $end
$var wire 1 n" \inst10|inst9~regout\ $end
$var wire 1 o" \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUT\ $end
$var wire 1 p" \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUTCOUT1_4\ $end
$var wire 1 q" \inst5|$00000|auto_generated|result_node[4]~18\ $end
$var wire 1 r" \inst11|inst9~regout\ $end
$var wire 1 s" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUT\ $end
$var wire 1 t" \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUTCOUT1_4\ $end
$var wire 1 u" \inst5|$00000|auto_generated|result_node[4]~19\ $end
$var wire 1 v" \inst24|LPM_COMPARE_component|auto_generated|aeb_int~5\ $end
$var wire 1 w" \inst24|LPM_COMPARE_component|auto_generated|aeb_int~7\ $end
$var wire 1 x" \inst38|inst2~regout\ $end
$var wire 1 y" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[4]~COUT\ $end
$var wire 1 z" \inst9|inst8~regout\ $end
$var wire 1 {" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUT\ $end
$var wire 1 |" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUTCOUT1_5\ $end
$var wire 1 }" \inst9|inst7~regout\ $end
$var wire 1 ~" \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUT\ $end
$var wire 1 !# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUTCOUT1_6\ $end
$var wire 1 "# \inst9|inst6~regout\ $end
$var wire 1 ## \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUT\ $end
$var wire 1 $# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUTCOUT1_7\ $end
$var wire 1 %# \inst9|inst5~regout\ $end
$var wire 1 &# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUT\ $end
$var wire 1 '# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUTCOUT1_8\ $end
$var wire 1 (# \inst9|inst4~regout\ $end
$var wire 1 )# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[9]~COUT\ $end
$var wire 1 *# \inst9|inst3~regout\ $end
$var wire 1 +# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUT\ $end
$var wire 1 ,# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUTCOUT1_9\ $end
$var wire 1 -# \inst9|inst2~regout\ $end
$var wire 1 .# \inst10|inst2~regout\ $end
$var wire 1 /# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[4]~COUT\ $end
$var wire 1 0# \inst10|inst8~regout\ $end
$var wire 1 1# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUT\ $end
$var wire 1 2# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUTCOUT1_5\ $end
$var wire 1 3# \inst10|inst7~regout\ $end
$var wire 1 4# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUT\ $end
$var wire 1 5# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUTCOUT1_6\ $end
$var wire 1 6# \inst10|inst6~regout\ $end
$var wire 1 7# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUT\ $end
$var wire 1 8# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUTCOUT1_7\ $end
$var wire 1 9# \inst10|inst5~regout\ $end
$var wire 1 :# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUT\ $end
$var wire 1 ;# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUTCOUT1_8\ $end
$var wire 1 <# \inst10|inst4~regout\ $end
$var wire 1 =# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[9]~COUT\ $end
$var wire 1 ># \inst10|inst3~regout\ $end
$var wire 1 ?# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUT\ $end
$var wire 1 @# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUTCOUT1_9\ $end
$var wire 1 A# \inst5|$00000|auto_generated|result_node[11]~0\ $end
$var wire 1 B# \inst11|inst2~regout\ $end
$var wire 1 C# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[4]~COUT\ $end
$var wire 1 D# \inst5|$00000|auto_generated|result_node[5]~12\ $end
$var wire 1 E# \inst11|inst8~regout\ $end
$var wire 1 F# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUT\ $end
$var wire 1 G# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUTCOUT1_5\ $end
$var wire 1 H# \inst5|$00000|auto_generated|result_node[6]~14\ $end
$var wire 1 I# \inst11|inst7~regout\ $end
$var wire 1 J# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUT\ $end
$var wire 1 K# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUTCOUT1_6\ $end
$var wire 1 L# \inst5|$00000|auto_generated|result_node[7]~8\ $end
$var wire 1 M# \inst11|inst6~regout\ $end
$var wire 1 N# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUT\ $end
$var wire 1 O# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUTCOUT1_7\ $end
$var wire 1 P# \inst5|$00000|auto_generated|result_node[8]~10\ $end
$var wire 1 Q# \inst11|inst5~regout\ $end
$var wire 1 R# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUT\ $end
$var wire 1 S# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUTCOUT1_8\ $end
$var wire 1 T# \inst5|$00000|auto_generated|result_node[9]~4\ $end
$var wire 1 U# \inst11|inst4~regout\ $end
$var wire 1 V# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[9]~COUT\ $end
$var wire 1 W# \inst5|$00000|auto_generated|result_node[10]~6\ $end
$var wire 1 X# \inst11|inst3~regout\ $end
$var wire 1 Y# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUT\ $end
$var wire 1 Z# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUTCOUT1_9\ $end
$var wire 1 [# \inst5|$00000|auto_generated|result_node[11]~1\ $end
$var wire 1 \# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUT\ $end
$var wire 1 ]# \inst9|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUTCOUT1_10\ $end
$var wire 1 ^# \inst9|inst1~regout\ $end
$var wire 1 _# \inst10|inst1~regout\ $end
$var wire 1 `# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUT\ $end
$var wire 1 a# \inst10|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUTCOUT1_10\ $end
$var wire 1 b# \inst5|$00000|auto_generated|result_node[12]~2\ $end
$var wire 1 c# \inst11|inst1~regout\ $end
$var wire 1 d# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUT\ $end
$var wire 1 e# \inst11|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUTCOUT1_10\ $end
$var wire 1 f# \inst5|$00000|auto_generated|result_node[12]~3\ $end
$var wire 1 g# \inst38|inst1~regout\ $end
$var wire 1 h# \inst38|inst4~regout\ $end
$var wire 1 i# \inst5|$00000|auto_generated|result_node[9]~5\ $end
$var wire 1 j# \inst5|$00000|auto_generated|result_node[10]~7\ $end
$var wire 1 k# \inst38|inst3~regout\ $end
$var wire 1 l# \inst38|inst8~regout\ $end
$var wire 1 m# \inst5|$00000|auto_generated|result_node[5]~13\ $end
$var wire 1 n# \inst38|inst13~regout\ $end
$var wire 1 o# \inst24|LPM_COMPARE_component|auto_generated|op_1~62_cout\ $end
$var wire 1 p# \inst38|inst9~regout\ $end
$var wire 1 q# \inst38|inst11~regout\ $end
$var wire 1 r# \inst24|LPM_COMPARE_component|auto_generated|op_1~57_cout0\ $end
$var wire 1 s# \inst24|LPM_COMPARE_component|auto_generated|op_1~57COUT1_66\ $end
$var wire 1 t# \inst24|LPM_COMPARE_component|auto_generated|op_1~52_cout0\ $end
$var wire 1 u# \inst24|LPM_COMPARE_component|auto_generated|op_1~52COUT1_67\ $end
$var wire 1 v# \inst24|LPM_COMPARE_component|auto_generated|op_1~47_cout0\ $end
$var wire 1 w# \inst24|LPM_COMPARE_component|auto_generated|op_1~47COUT1_68\ $end
$var wire 1 x# \inst24|LPM_COMPARE_component|auto_generated|op_1~42_cout0\ $end
$var wire 1 y# \inst24|LPM_COMPARE_component|auto_generated|op_1~42COUT1_69\ $end
$var wire 1 z# \inst24|LPM_COMPARE_component|auto_generated|op_1~37_cout\ $end
$var wire 1 {# \inst5|$00000|auto_generated|result_node[8]~11\ $end
$var wire 1 |# \inst38|inst6~regout\ $end
$var wire 1 }# \inst5|$00000|auto_generated|result_node[7]~9\ $end
$var wire 1 ~# \inst38|inst5~regout\ $end
$var wire 1 !$ \inst5|$00000|auto_generated|result_node[6]~15\ $end
$var wire 1 "$ \inst38|inst7~regout\ $end
$var wire 1 #$ \inst24|LPM_COMPARE_component|auto_generated|op_1~32_cout0\ $end
$var wire 1 $$ \inst24|LPM_COMPARE_component|auto_generated|op_1~32COUT1_70\ $end
$var wire 1 %$ \inst24|LPM_COMPARE_component|auto_generated|op_1~27_cout0\ $end
$var wire 1 &$ \inst24|LPM_COMPARE_component|auto_generated|op_1~27COUT1_71\ $end
$var wire 1 '$ \inst24|LPM_COMPARE_component|auto_generated|op_1~22_cout0\ $end
$var wire 1 ($ \inst24|LPM_COMPARE_component|auto_generated|op_1~22COUT1_72\ $end
$var wire 1 )$ \inst24|LPM_COMPARE_component|auto_generated|op_1~17_cout0\ $end
$var wire 1 *$ \inst24|LPM_COMPARE_component|auto_generated|op_1~17COUT1_73\ $end
$var wire 1 +$ \inst24|LPM_COMPARE_component|auto_generated|op_1~12_cout\ $end
$var wire 1 ,$ \inst24|LPM_COMPARE_component|auto_generated|op_1~7_cout0\ $end
$var wire 1 -$ \inst24|LPM_COMPARE_component|auto_generated|op_1~7COUT1_74\ $end
$var wire 1 .$ \inst24|LPM_COMPARE_component|auto_generated|op_1~0_combout\ $end
$var wire 1 /$ \inst24|LPM_COMPARE_component|auto_generated|aeb_int~2\ $end
$var wire 1 0$ \inst24|LPM_COMPARE_component|auto_generated|aeb_int~3\ $end
$var wire 1 1$ \inst24|LPM_COMPARE_component|auto_generated|aeb_int~1\ $end
$var wire 1 2$ \inst24|LPM_COMPARE_component|auto_generated|aeb_int~0\ $end
$var wire 1 3$ \inst24|LPM_COMPARE_component|auto_generated|aeb_int~4_combout\ $end
$var wire 1 4$ \inst44~regout\ $end
$var wire 1 5$ \inst34|WideOr0\ $end
$var wire 1 6$ \inst12|inst1~0_combout\ $end
$var wire 1 7$ \inst12|inst13~regout\ $end
$var wire 1 8$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUT\ $end
$var wire 1 9$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUTCOUT1_1\ $end
$var wire 1 :$ \inst12|inst12~regout\ $end
$var wire 1 ;$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUT\ $end
$var wire 1 <$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUTCOUT1_2\ $end
$var wire 1 =$ \inst12|inst11~regout\ $end
$var wire 1 >$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUT\ $end
$var wire 1 ?$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUTCOUT1_3\ $end
$var wire 1 @$ \inst12|inst10~regout\ $end
$var wire 1 A$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUT\ $end
$var wire 1 B$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUTCOUT1_4\ $end
$var wire 1 C$ \inst12|inst9~regout\ $end
$var wire 1 D$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[4]~COUT\ $end
$var wire 1 E$ \inst12|inst8~regout\ $end
$var wire 1 F$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUT\ $end
$var wire 1 G$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUTCOUT1_5\ $end
$var wire 1 H$ \inst12|inst7~regout\ $end
$var wire 1 I$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUT\ $end
$var wire 1 J$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUTCOUT1_6\ $end
$var wire 1 K$ \inst12|inst6~regout\ $end
$var wire 1 L$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUT\ $end
$var wire 1 M$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUTCOUT1_7\ $end
$var wire 1 N$ \inst12|inst5~regout\ $end
$var wire 1 O$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUT\ $end
$var wire 1 P$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUTCOUT1_8\ $end
$var wire 1 Q$ \inst12|inst4~regout\ $end
$var wire 1 R$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[9]~COUT\ $end
$var wire 1 S$ \inst12|inst3~regout\ $end
$var wire 1 T$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUT\ $end
$var wire 1 U$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUTCOUT1_9\ $end
$var wire 1 V$ \inst12|inst2~regout\ $end
$var wire 1 W$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUT\ $end
$var wire 1 X$ \inst12|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUTCOUT1_10\ $end
$var wire 1 Y$ \inst12|inst1~regout\ $end
$var wire 1 Z$ \inst13|inst1~0_combout\ $end
$var wire 1 [$ \inst13|inst1~regout\ $end
$var wire 1 \$ \inst13|inst13~regout\ $end
$var wire 1 ]$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUT\ $end
$var wire 1 ^$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUTCOUT1_1\ $end
$var wire 1 _$ \inst13|inst12~regout\ $end
$var wire 1 `$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUT\ $end
$var wire 1 a$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUTCOUT1_2\ $end
$var wire 1 b$ \inst13|inst11~regout\ $end
$var wire 1 c$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUT\ $end
$var wire 1 d$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUTCOUT1_3\ $end
$var wire 1 e$ \inst13|inst10~regout\ $end
$var wire 1 f$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUT\ $end
$var wire 1 g$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUTCOUT1_4\ $end
$var wire 1 h$ \inst13|inst9~regout\ $end
$var wire 1 i$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[4]~COUT\ $end
$var wire 1 j$ \inst13|inst8~regout\ $end
$var wire 1 k$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUT\ $end
$var wire 1 l$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUTCOUT1_5\ $end
$var wire 1 m$ \inst13|inst7~regout\ $end
$var wire 1 n$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUT\ $end
$var wire 1 o$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUTCOUT1_6\ $end
$var wire 1 p$ \inst13|inst6~regout\ $end
$var wire 1 q$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUT\ $end
$var wire 1 r$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUTCOUT1_7\ $end
$var wire 1 s$ \inst13|inst5~regout\ $end
$var wire 1 t$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUT\ $end
$var wire 1 u$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUTCOUT1_8\ $end
$var wire 1 v$ \inst13|inst4~regout\ $end
$var wire 1 w$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[9]~COUT\ $end
$var wire 1 x$ \inst13|inst3~regout\ $end
$var wire 1 y$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUT\ $end
$var wire 1 z$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUTCOUT1_9\ $end
$var wire 1 {$ \inst13|inst2~regout\ $end
$var wire 1 |$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUT\ $end
$var wire 1 }$ \inst13|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUTCOUT1_10\ $end
$var wire 1 ~$ \inst2|$00000|auto_generated|result_node[12]~0\ $end
$var wire 1 !% \inst14|inst1~0_combout\ $end
$var wire 1 "% \inst14|inst1~regout\ $end
$var wire 1 #% \inst2|$00000|auto_generated|result_node[0]~24\ $end
$var wire 1 $% \inst14|inst13~regout\ $end
$var wire 1 %% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUT\ $end
$var wire 1 &% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[0]~COUTCOUT1_1\ $end
$var wire 1 '% \inst2|$00000|auto_generated|result_node[1]~22\ $end
$var wire 1 (% \inst14|inst12~regout\ $end
$var wire 1 )% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUT\ $end
$var wire 1 *% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[1]~COUTCOUT1_2\ $end
$var wire 1 +% \inst2|$00000|auto_generated|result_node[2]~20\ $end
$var wire 1 ,% \inst14|inst11~regout\ $end
$var wire 1 -% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUT\ $end
$var wire 1 .% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[2]~COUTCOUT1_3\ $end
$var wire 1 /% \inst2|$00000|auto_generated|result_node[3]~18\ $end
$var wire 1 0% \inst14|inst10~regout\ $end
$var wire 1 1% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUT\ $end
$var wire 1 2% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[3]~COUTCOUT1_4\ $end
$var wire 1 3% \inst2|$00000|auto_generated|result_node[4]~16\ $end
$var wire 1 4% \inst14|inst9~regout\ $end
$var wire 1 5% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[4]~COUT\ $end
$var wire 1 6% \inst2|$00000|auto_generated|result_node[5]~14\ $end
$var wire 1 7% \inst14|inst8~regout\ $end
$var wire 1 8% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUT\ $end
$var wire 1 9% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[5]~COUTCOUT1_5\ $end
$var wire 1 :% \inst2|$00000|auto_generated|result_node[6]~12\ $end
$var wire 1 ;% \inst14|inst7~regout\ $end
$var wire 1 <% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUT\ $end
$var wire 1 =% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[6]~COUTCOUT1_6\ $end
$var wire 1 >% \inst2|$00000|auto_generated|result_node[7]~10\ $end
$var wire 1 ?% \inst14|inst6~regout\ $end
$var wire 1 @% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUT\ $end
$var wire 1 A% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[7]~COUTCOUT1_7\ $end
$var wire 1 B% \inst2|$00000|auto_generated|result_node[8]~8\ $end
$var wire 1 C% \inst14|inst5~regout\ $end
$var wire 1 D% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUT\ $end
$var wire 1 E% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[8]~COUTCOUT1_8\ $end
$var wire 1 F% \inst2|$00000|auto_generated|result_node[9]~6\ $end
$var wire 1 G% \inst14|inst4~regout\ $end
$var wire 1 H% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[9]~COUT\ $end
$var wire 1 I% \inst2|$00000|auto_generated|result_node[10]~4\ $end
$var wire 1 J% \inst14|inst3~regout\ $end
$var wire 1 K% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUT\ $end
$var wire 1 L% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[10]~COUTCOUT1_9\ $end
$var wire 1 M% \inst2|$00000|auto_generated|result_node[11]~2\ $end
$var wire 1 N% \inst14|inst2~regout\ $end
$var wire 1 O% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUT\ $end
$var wire 1 P% \inst14|inst|LPM_ADD_SUB_component|stratix_adder|add_sub_cell[11]~COUTCOUT1_10\ $end
$var wire 1 Q% \inst2|$00000|auto_generated|result_node[12]~1\ $end
$var wire 1 R% \inst2|$00000|auto_generated|result_node[10]~5\ $end
$var wire 1 S% \inst2|$00000|auto_generated|result_node[5]~15\ $end
$var wire 1 T% \inst2|$00000|auto_generated|result_node[0]~25\ $end
$var wire 1 U% \inst23|LPM_COMPARE_component|auto_generated|op_1~62_cout\ $end
$var wire 1 V% \inst2|$00000|auto_generated|result_node[4]~17\ $end
$var wire 1 W% \inst2|$00000|auto_generated|result_node[3]~19\ $end
$var wire 1 X% \inst2|$00000|auto_generated|result_node[2]~21\ $end
$var wire 1 Y% \inst2|$00000|auto_generated|result_node[1]~23\ $end
$var wire 1 Z% \inst23|LPM_COMPARE_component|auto_generated|op_1~57_cout0\ $end
$var wire 1 [% \inst23|LPM_COMPARE_component|auto_generated|op_1~57COUT1_66\ $end
$var wire 1 \% \inst23|LPM_COMPARE_component|auto_generated|op_1~52_cout0\ $end
$var wire 1 ]% \inst23|LPM_COMPARE_component|auto_generated|op_1~52COUT1_67\ $end
$var wire 1 ^% \inst23|LPM_COMPARE_component|auto_generated|op_1~47_cout0\ $end
$var wire 1 _% \inst23|LPM_COMPARE_component|auto_generated|op_1~47COUT1_68\ $end
$var wire 1 `% \inst23|LPM_COMPARE_component|auto_generated|op_1~42_cout0\ $end
$var wire 1 a% \inst23|LPM_COMPARE_component|auto_generated|op_1~42COUT1_69\ $end
$var wire 1 b% \inst23|LPM_COMPARE_component|auto_generated|op_1~37_cout\ $end
$var wire 1 c% \inst2|$00000|auto_generated|result_node[9]~7\ $end
$var wire 1 d% \inst2|$00000|auto_generated|result_node[8]~9\ $end
$var wire 1 e% \inst2|$00000|auto_generated|result_node[7]~11\ $end
$var wire 1 f% \inst2|$00000|auto_generated|result_node[6]~13\ $end
$var wire 1 g% \inst23|LPM_COMPARE_component|auto_generated|op_1~32_cout0\ $end
$var wire 1 h% \inst23|LPM_COMPARE_component|auto_generated|op_1~32COUT1_70\ $end
$var wire 1 i% \inst23|LPM_COMPARE_component|auto_generated|op_1~27_cout0\ $end
$var wire 1 j% \inst23|LPM_COMPARE_component|auto_generated|op_1~27COUT1_71\ $end
$var wire 1 k% \inst23|LPM_COMPARE_component|auto_generated|op_1~22_cout0\ $end
$var wire 1 l% \inst23|LPM_COMPARE_component|auto_generated|op_1~22COUT1_72\ $end
$var wire 1 m% \inst23|LPM_COMPARE_component|auto_generated|op_1~17_cout0\ $end
$var wire 1 n% \inst23|LPM_COMPARE_component|auto_generated|op_1~17COUT1_73\ $end
$var wire 1 o% \inst23|LPM_COMPARE_component|auto_generated|op_1~12_cout\ $end
$var wire 1 p% \inst2|$00000|auto_generated|result_node[11]~3\ $end
$var wire 1 q% \inst23|LPM_COMPARE_component|auto_generated|op_1~7_cout0\ $end
$var wire 1 r% \inst23|LPM_COMPARE_component|auto_generated|op_1~7COUT1_74\ $end
$var wire 1 s% \inst45~regout\ $end
$var wire 1 t% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [12] $end
$var wire 1 u% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [11] $end
$var wire 1 v% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [10] $end
$var wire 1 w% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [9] $end
$var wire 1 x% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [8] $end
$var wire 1 y% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [7] $end
$var wire 1 z% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [6] $end
$var wire 1 {% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [5] $end
$var wire 1 |% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [4] $end
$var wire 1 }% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [3] $end
$var wire 1 ~% \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [2] $end
$var wire 1 !& \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [1] $end
$var wire 1 "& \inst9|inst|LPM_ADD_SUB_component|stratix_adder|result\ [0] $end
$var wire 1 #& \inst6|LPM_SHIFTREG_component|dffs\ [15] $end
$var wire 1 $& \inst6|LPM_SHIFTREG_component|dffs\ [14] $end
$var wire 1 %& \inst6|LPM_SHIFTREG_component|dffs\ [13] $end
$var wire 1 && \inst6|LPM_SHIFTREG_component|dffs\ [12] $end
$var wire 1 '& \inst6|LPM_SHIFTREG_component|dffs\ [11] $end
$var wire 1 (& \inst6|LPM_SHIFTREG_component|dffs\ [10] $end
$var wire 1 )& \inst6|LPM_SHIFTREG_component|dffs\ [9] $end
$var wire 1 *& \inst6|LPM_SHIFTREG_component|dffs\ [8] $end
$var wire 1 +& \inst6|LPM_SHIFTREG_component|dffs\ [7] $end
$var wire 1 ,& \inst6|LPM_SHIFTREG_component|dffs\ [6] $end
$var wire 1 -& \inst6|LPM_SHIFTREG_component|dffs\ [5] $end
$var wire 1 .& \inst6|LPM_SHIFTREG_component|dffs\ [4] $end
$var wire 1 /& \inst6|LPM_SHIFTREG_component|dffs\ [3] $end
$var wire 1 0& \inst6|LPM_SHIFTREG_component|dffs\ [2] $end
$var wire 1 1& \inst6|LPM_SHIFTREG_component|dffs\ [1] $end
$var wire 1 2& \inst6|LPM_SHIFTREG_component|dffs\ [0] $end
$var wire 1 3& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [12] $end
$var wire 1 4& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [11] $end
$var wire 1 5& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [10] $end
$var wire 1 6& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [9] $end
$var wire 1 7& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [8] $end
$var wire 1 8& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [7] $end
$var wire 1 9& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [6] $end
$var wire 1 :& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [5] $end
$var wire 1 ;& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [4] $end
$var wire 1 <& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [3] $end
$var wire 1 =& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [2] $end
$var wire 1 >& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [1] $end
$var wire 1 ?& \inst10|inst|LPM_ADD_SUB_component|stratix_adder|result\ [0] $end
$var wire 1 @& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [12] $end
$var wire 1 A& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [11] $end
$var wire 1 B& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [10] $end
$var wire 1 C& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [9] $end
$var wire 1 D& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [8] $end
$var wire 1 E& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [7] $end
$var wire 1 F& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [6] $end
$var wire 1 G& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [5] $end
$var wire 1 H& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [4] $end
$var wire 1 I& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [3] $end
$var wire 1 J& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [2] $end
$var wire 1 K& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [1] $end
$var wire 1 L& \inst11|inst|LPM_ADD_SUB_component|stratix_adder|result\ [0] $end
$var wire 1 M& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [12] $end
$var wire 1 N& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [11] $end
$var wire 1 O& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [10] $end
$var wire 1 P& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [9] $end
$var wire 1 Q& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [8] $end
$var wire 1 R& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [7] $end
$var wire 1 S& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [6] $end
$var wire 1 T& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [5] $end
$var wire 1 U& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [4] $end
$var wire 1 V& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [3] $end
$var wire 1 W& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [2] $end
$var wire 1 X& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [1] $end
$var wire 1 Y& \inst13|inst|LPM_ADD_SUB_component|stratix_adder|result\ [0] $end
$var wire 1 Z& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [12] $end
$var wire 1 [& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [11] $end
$var wire 1 \& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [10] $end
$var wire 1 ]& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [9] $end
$var wire 1 ^& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [8] $end
$var wire 1 _& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [7] $end
$var wire 1 `& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [6] $end
$var wire 1 a& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [5] $end
$var wire 1 b& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [4] $end
$var wire 1 c& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [3] $end
$var wire 1 d& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [2] $end
$var wire 1 e& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [1] $end
$var wire 1 f& \inst12|inst|LPM_ADD_SUB_component|stratix_adder|result\ [0] $end
$var wire 1 g& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [12] $end
$var wire 1 h& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [11] $end
$var wire 1 i& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [10] $end
$var wire 1 j& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [9] $end
$var wire 1 k& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [8] $end
$var wire 1 l& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [7] $end
$var wire 1 m& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [6] $end
$var wire 1 n& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [5] $end
$var wire 1 o& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [4] $end
$var wire 1 p& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [3] $end
$var wire 1 q& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [2] $end
$var wire 1 r& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [1] $end
$var wire 1 s& \inst14|inst|LPM_ADD_SUB_component|stratix_adder|result\ [0] $end
$var wire 1 t& \ALT_INV_Passive~combout\ $end
$var wire 1 u& \ALT_INV_Night~combout\ $end
$var wire 1 v& \ALT_INV_Day~combout\ $end
$var wire 1 w& \inst34|ALT_INV_freezeParalell\ $end
$var wire 1 x& \inst34|ALT_INV_WideOr0\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
x$
0%
x&
04
05
06
07
08
x9
x:
0I
0J
xK
xL
xM
1U
x]
x^
0_
0`
0a
0b
1c
xd
1e
1f
1g
1h
1i
1j
0k
0l
xm
xn
xo
xp
xq
xr
1s
xt
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
xK!
xL!
xM!
0N!
1O!
1P!
1Q!
1R!
1S!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
xq!
xr!
xs!
xt!
0u!
xv!
xw!
xx!
xy!
0z!
0{!
0|!
0}!
0~!
0!"
x""
0#"
0$"
1%"
0&"
0'"
0("
1)"
0*"
0+"
1,"
0-"
0."
0/"
10"
01"
02"
13"
04"
05"
06"
07"
18"
09"
x:"
0;"
0<"
0="
0>"
0?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
1k"
1l"
0m"
0n"
1o"
1p"
0q"
0r"
1s"
1t"
0u"
1v"
1w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
1!#
0"#
1##
0$#
0%#
0&#
1'#
0(#
1)#
0*#
1+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
15#
06#
17#
08#
09#
0:#
1;#
0<#
1=#
0>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
1K#
0L#
0M#
1N#
0O#
0P#
0Q#
0R#
1S#
0T#
0U#
1V#
0W#
0X#
1Y#
0Z#
0[#
0\#
1]#
0^#
0_#
0`#
1a#
0b#
0c#
0d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
1r#
0s#
0t#
1u#
1v#
0w#
0x#
1y#
1z#
0{#
0|#
0}#
0~#
0!$
0"$
1#$
0$$
0%$
1&$
1'$
0($
0)$
1*$
0+$
1,$
0-$
0.$
1/$
10$
11$
12$
13$
04$
15$
06$
07$
18$
09$
0:$
0;$
1<$
0=$
0>$
0?$
0@$
1A$
1B$
0C$
0D$
0E$
1F$
0G$
0H$
0I$
1J$
0K$
1L$
0M$
0N$
0O$
1P$
0Q$
1R$
0S$
1T$
0U$
0V$
0W$
1X$
0Y$
0Z$
0[$
0\$
1]$
0^$
0_$
0`$
1a$
0b$
0c$
0d$
0e$
1f$
1g$
0h$
0i$
0j$
1k$
0l$
0m$
0n$
1o$
0p$
1q$
0r$
0s$
0t$
1u$
0v$
1w$
0x$
1y$
0z$
0{$
0|$
1}$
0~$
x!%
0"%
0#%
0$%
1%%
0&%
0'%
0(%
0)%
1*%
0+%
0,%
0-%
0.%
0/%
00%
11%
12%
03%
04%
05%
06%
07%
18%
09%
0:%
0;%
0<%
1=%
0>%
0?%
1@%
0A%
0B%
0C%
0D%
1E%
0F%
0G%
1H%
0I%
0J%
1K%
0L%
0M%
0N%
0O%
1P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
1Z%
0[%
0\%
1]%
1^%
0_%
0`%
1a%
1b%
0c%
0d%
0e%
0f%
1g%
0h%
0i%
1j%
1k%
0l%
0m%
1n%
0o%
0p%
1q%
0r%
0s%
xt&
xu&
xv&
1w&
0x&
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
10!
11!
02!
03!
04!
05!
16!
17!
18!
09!
0:!
0;!
0<!
1=!
1>!
1?!
1@!
0A!
1B!
1C!
0D!
1E!
1F!
0G!
0H!
0I!
0J!
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
0>&
0?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
0K&
0L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
0X&
0Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
0e&
0f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
0r&
0s&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
1;
1<
1=
0>
0?
0@
0A
1B
1C
1D
0E
0F
0G
0H
1N
1O
1P
1Q
0R
1S
1T
0V
1W
1X
0Y
0Z
0[
0\
$end
#50000
1_
1l
1g!
1u
x2&
1;"
1h!
1`
0p!
0A"
1<"
1i!
1n!
0s
1="
1j!
0U
1>"
1k!
0@"
1?"
1l!
1m!
1o!
#100000
0_
0l
0g!
0u
0`
#150000
1_
1l
1g!
1u
x1&
1D"
1C"
0;"
0h!
1`
0H"
05$
1x&
1|
1%
#200000
0_
0l
0g!
0u
0`
#250000
1_
1l
1g!
1u
x0&
1E"
0D"
1;"
1h!
1H"
1`
0<"
0i!
15$
0x&
0|
0%
#300000
0_
0l
0g!
0u
0`
#350000
1_
1l
1g!
1u
x/&
1F"
0E"
0;"
0h!
0H"
1`
05$
1x&
1|
1%
#400000
0_
0l
0g!
0u
0`
#450000
1_
1l
1g!
1u
x.&
1G"
0F"
1;"
1h!
1`
1H"
1<"
1i!
15$
0="
0j!
0x&
0|
0%
#500000
0_
0l
0g!
0u
0`
#550000
1_
1l
1g!
1u
x-&
0G"
1B"
0;"
0h!
1`
#600000
0_
0l
0g!
0u
0`
#650000
1_
1l
1g!
1u
x,&
1I"
0B"
1;"
1h!
1`
0H"
0<"
0i!
#700000
0_
0l
0g!
0u
0`
#750000
1_
1l
1g!
1u
x+&
1J"
0I"
0;"
0h!
05$
1`
15$
1x&
0x&
1|
0|
1%
0%
#800000
0_
0l
0g!
0u
0`
#850000
1_
1l
1g!
1u
x*&
1K"
0J"
1;"
1h!
1`
05$
1<"
1i!
1x&
1="
1j!
1|
1%
0>"
0k!
#900000
0_
0l
0g!
0u
0`
#950000
1_
1l
1g!
1u
x)&
1L"
0K"
0;"
0h!
1`
#1000000
