==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=20
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 20 
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.51 seconds. CPU system time: 1.15 seconds. Elapsed time: 25.64 seconds; current allocated memory: 226.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 32.51 seconds. CPU system time: 0.6 seconds. Elapsed time: 33.24 seconds; current allocated memory: 250.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.79 seconds; current allocated memory: 320.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.47 seconds; current allocated memory: 364.449 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.32 seconds. CPU system time: 1.04 seconds. Elapsed time: 24.21 seconds; current allocated memory: 226.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.35 seconds. CPU system time: 0.72 seconds. Elapsed time: 31.06 seconds; current allocated memory: 250.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.69 seconds; current allocated memory: 320.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.33 seconds; current allocated memory: 364.383 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7' (decode.cpp:46:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:6:16)...18 expression(s) balanced.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=30
INFO: [XFORM 203-1161] The maximum of name length is set to 30.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 30.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 30 
INFO: [XFORM 203-1161] The maximum of name length is set to 30.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.08 seconds. CPU system time: 1.11 seconds. Elapsed time: 25.03 seconds; current allocated memory: 226.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 31.92 seconds. CPU system time: 0.72 seconds. Elapsed time: 32.99 seconds; current allocated memory: 250.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.6 seconds; current allocated memory: 320.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.72 seconds; current allocated memory: 364.426 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7' (decode.cpp:46:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:6:16)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:6:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.24 seconds; current allocated memory: 511.840 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv4'.
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf6.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf5.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf4.V' (decode.cpp:114:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.68 seconds; current allocated memory: 688.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.88 seconds; current allocated memory: 693.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 17.15 seconds; current allocated memory: 859.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.53 seconds; current allocated memory: 859.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_47_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_48_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_52_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.08 seconds; current allocated memory: 859.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 859.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.96 seconds; current allocated memory: 1012.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1012.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_32_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_33_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_37_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1012.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1012.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 32, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 79.88 seconds. CPU system time: 0.09 seconds. Elapsed time: 80.06 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.85 seconds. CPU system time: 0 seconds. Elapsed time: 12.96 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_2_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_7_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_14_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_9_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_1_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.09 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 71, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.34 seconds. CPU system time: 0 seconds. Elapsed time: 22.35 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.09 seconds. CPU system time: 0 seconds. Elapsed time: 4.08 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.4 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4', because the estimated Stream Port Number is 54, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 5808 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_1999_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp4_upsam_buf4_V_RAM_AUTO_1R1W' to 'upsamp4_upsam_buf4_V_RAM_AUbkb' due to the length limit 30
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 11.4 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5', because the estimated Stream Port Number is 61, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 6484 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_2268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp5' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp5_upsam_buf5_V_RAM_AUTO_1R1W' to 'upsamp5_upsam_buf5_V_RAM_AUcud' due to the length limit 30
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 11.99 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6', because the estimated Stream Port Number is 69, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 139 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 176 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp6' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp6_upsam_buf6_V_RAM_AUTO_1R1W' to 'upsamp6_upsam_buf6_V_RAM_AUdEe' due to the length limit 30
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.96 seconds. CPU system time: 0.2 seconds. Elapsed time: 20.25 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'fexp_32ns_32ns_32_8_full_dsp_1' to 'fexp_32ns_32ns_32_8_full_dseOg' due to the length limit 30
INFO: [SYN 201-210] Renamed object name 'dadd_64ns_64ns_64_5_full_dsp_1' to 'dadd_64ns_64ns_64_5_full_dsfYi' due to the length limit 30
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castOut' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=30
INFO: [XFORM 203-1161] The maximum of name length is set to 30.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 30.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 30 
INFO: [XFORM 203-1161] The maximum of name length is set to 30.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 223.047 MB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.2 seconds. CPU system time: 1.11 seconds. Elapsed time: 45.08 seconds; current allocated memory: 226.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.92 seconds. CPU system time: 0.67 seconds. Elapsed time: 31.84 seconds; current allocated memory: 250.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.12 seconds; current allocated memory: 320.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 364.652 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7' (decode.cpp:46:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:6:16)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:6:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 11 seconds; current allocated memory: 508.250 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv4'.
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf6.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf5.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf4.V' (decode.cpp:114:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.86 seconds; current allocated memory: 686.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 690.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 690.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 17.12 seconds; current allocated memory: 872.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.28 seconds; current allocated memory: 872.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_47_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_48_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_52_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.96 seconds; current allocated memory: 872.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 872.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.9 seconds. CPU system time: 0.11 seconds. Elapsed time: 21.01 seconds; current allocated memory: 999.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.46 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 999.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_32_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_33_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_37_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.14 seconds; current allocated memory: 999.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 999.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 32, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 81.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 81.82 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.33 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_2_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_7_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_14_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_9_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_1_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.48 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 71, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 23.89 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.39 seconds. CPU system time: 0 seconds. Elapsed time: 12.42 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4', because the estimated Stream Port Number is 54, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 5808 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_1999_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp4_upsam_buf4_V_RAM_AUTO_1R1W' to 'upsamp4_upsam_buf4_V_RAM_AUbkb' due to the length limit 30
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.92 seconds. CPU system time: 0.11 seconds. Elapsed time: 12.09 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5', because the estimated Stream Port Number is 61, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 6484 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_2268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp5' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp5_upsam_buf5_V_RAM_AUTO_1R1W' to 'upsamp5_upsam_buf5_V_RAM_AUcud' due to the length limit 30
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.57 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6', because the estimated Stream Port Number is 69, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 139 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 176 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp6' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp6_upsam_buf6_V_RAM_AUTO_1R1W' to 'upsamp6_upsam_buf6_V_RAM_AUdEe' due to the length limit 30
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.99 seconds. CPU system time: 0.21 seconds. Elapsed time: 22.34 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'fexp_32ns_32ns_32_8_full_dsp_1' to 'fexp_32ns_32ns_32_8_full_dseOg' due to the length limit 30
INFO: [SYN 201-210] Renamed object name 'dadd_64ns_64ns_64_5_full_dsp_1' to 'dadd_64ns_64ns_64_5_full_dsfYi' due to the length limit 30
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.05 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castOut' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=20
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 20 
INFO: [XFORM 203-1161] The maximum of name length is set to 20.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.78 seconds. CPU system time: 1.06 seconds. Elapsed time: 23.69 seconds; current allocated memory: 226.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.61 seconds. CPU system time: 0.65 seconds. Elapsed time: 30.28 seconds; current allocated memory: 250.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 320.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 364.488 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=25
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 25 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.37 seconds. CPU system time: 1.07 seconds. Elapsed time: 23.25 seconds; current allocated memory: 226.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.09 seconds. CPU system time: 0.59 seconds. Elapsed time: 30.71 seconds; current allocated memory: 250.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.47 seconds; current allocated memory: 320.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 368.562 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7' (decode.cpp:46:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:6:16)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:6:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.2 seconds; current allocated memory: 511.777 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv4'.
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf6.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf5.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf4.V' (decode.cpp:114:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.7 seconds; current allocated memory: 688.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 693.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.79 seconds. CPU system time: 0.12 seconds. Elapsed time: 17.91 seconds; current allocated memory: 923.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.38 seconds; current allocated memory: 923.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_47_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_48_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_52_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.02 seconds. CPU system time: 0 seconds. Elapsed time: 4.03 seconds; current allocated memory: 923.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 923.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 21.12 seconds; current allocated memory: 1012.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.51 seconds; current allocated memory: 1012.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_32_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_33_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_37_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.13 seconds. CPU system time: 0 seconds. Elapsed time: 4.14 seconds; current allocated memory: 1012.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1012.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 32, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 81.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 81.3 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.09 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_2_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_7_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_14_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_9_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_1_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.14 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 71, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.44 seconds. CPU system time: 0 seconds. Elapsed time: 22.44 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.06 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.52 seconds. CPU system time: 0 seconds. Elapsed time: 11.52 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4', because the estimated Stream Port Number is 54, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 5808 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_1999_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp4_upsam_buf4_V_RAM_AUTO_1R1W' to 'upsamp4_upsam_buf4_V_Rbkb' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 11.29 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5', because the estimated Stream Port Number is 61, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 6484 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_2268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp5' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp5_upsam_buf5_V_RAM_AUTO_1R1W' to 'upsamp5_upsam_buf5_V_Rcud' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.64 seconds. CPU system time: 0.11 seconds. Elapsed time: 11.83 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6', because the estimated Stream Port Number is 69, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 139 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 176 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp6' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp6_upsam_buf6_V_RAM_AUTO_1R1W' to 'upsamp6_upsam_buf6_V_RdEe' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.78 seconds. CPU system time: 0.15 seconds. Elapsed time: 20.11 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'fexp_32ns_32ns_32_8_full_dsp_1' to 'fexp_32ns_32ns_32_8_fueOg' due to the length limit 25
INFO: [SYN 201-210] Renamed object name 'dadd_64ns_64ns_64_5_full_dsp_1' to 'dadd_64ns_64ns_64_5_fufYi' due to the length limit 25
INFO: [SYN 201-210] Renamed object name 'ddiv_64ns_64ns_64_22_no_dsp_1' to 'ddiv_64ns_64ns_64_22_ng8j' due to the length limit 25
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_fufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_fueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castOut' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=25
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 25 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 739.750 MB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.92 seconds. CPU system time: 1.17 seconds. Elapsed time: 23.01 seconds; current allocated memory: 226.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.11 seconds. CPU system time: 0.6 seconds. Elapsed time: 29.73 seconds; current allocated memory: 250.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.41 seconds; current allocated memory: 320.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.2 seconds; current allocated memory: 369.902 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7' (decode.cpp:46:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:6:16)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:6:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 11 seconds; current allocated memory: 515.625 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv4'.
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf6.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf5.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf4.V' (decode.cpp:114:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.54 seconds; current allocated memory: 692.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 696.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 696.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 17.05 seconds; current allocated memory: 926.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 926.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_47_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_48_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_52_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.01 seconds. CPU system time: 0 seconds. Elapsed time: 4.01 seconds; current allocated memory: 926.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.88 seconds; current allocated memory: 1012.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.43 seconds; current allocated memory: 1012.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_32_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_33_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_37_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.31 seconds; current allocated memory: 1012.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1012.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 32, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 81.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 81.34 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.5 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_2_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_7_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_14_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_9_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_1_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.29 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 71, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.87 seconds. CPU system time: 0 seconds. Elapsed time: 22.87 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.12 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.58 seconds. CPU system time: 0 seconds. Elapsed time: 11.59 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4', because the estimated Stream Port Number is 54, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 5808 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_1999_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp4_upsam_buf4_V_RAM_AUTO_1R1W' to 'upsamp4_upsam_buf4_V_Rbkb' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 11.26 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5', because the estimated Stream Port Number is 61, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 6484 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_2268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp5' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp5_upsam_buf5_V_RAM_AUTO_1R1W' to 'upsamp5_upsam_buf5_V_Rcud' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.7 seconds. CPU system time: 0.08 seconds. Elapsed time: 11.9 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6', because the estimated Stream Port Number is 69, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 139 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 176 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp6' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp6_upsam_buf6_V_RAM_AUTO_1R1W' to 'upsamp6_upsam_buf6_V_RdEe' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 0.18 seconds. Elapsed time: 20.36 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'fexp_32ns_32ns_32_8_full_dsp_1' to 'fexp_32ns_32ns_32_8_fueOg' due to the length limit 25
INFO: [SYN 201-210] Renamed object name 'dadd_64ns_64ns_64_5_full_dsp_1' to 'dadd_64ns_64ns_64_5_fufYi' due to the length limit 25
INFO: [SYN 201-210] Renamed object name 'ddiv_64ns_64ns_64_22_no_dsp_1' to 'ddiv_64ns_64ns_64_22_ng8j' due to the length limit 25
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_fufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_fueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castOut' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=25
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 25 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 739.750 MB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.25 seconds. CPU system time: 2.12 seconds. Elapsed time: 71.29 seconds; current allocated memory: 226.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 32.66 seconds. CPU system time: 0.83 seconds. Elapsed time: 51.36 seconds; current allocated memory: 250.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.6 seconds; current allocated memory: 320.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.49 seconds; current allocated memory: 368.914 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7' (decode.cpp:46:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:6:16)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:6:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.82 seconds; current allocated memory: 515.672 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv4'.
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf6.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf5.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf4.V' (decode.cpp:114:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.28 seconds; current allocated memory: 692.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.62 seconds; current allocated memory: 696.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 696.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 19.12 seconds; current allocated memory: 863.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.72 seconds; current allocated memory: 863.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_47_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_48_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_52_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.73 seconds. CPU system time: 0 seconds. Elapsed time: 5.4 seconds; current allocated memory: 863.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 863.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.91 seconds. CPU system time: 0.15 seconds. Elapsed time: 23.07 seconds; current allocated memory: 1012.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.72 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 1012.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_32_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_33_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_37_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=25
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=error
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 25 
INFO: [XFORM 203-1161] The maximum of name length is set to 25.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode error 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.83 seconds. CPU system time: 1.02 seconds. Elapsed time: 30.6 seconds; current allocated memory: 226.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:127:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:133:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:139:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:49:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:52:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:63:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:64:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:74:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:76:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:77:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:86:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:93:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:111:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv7' completely with a factor of 16 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' completely with a factor of 2 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' completely with a factor of 3 (decode.cpp:141:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv7' completely with a factor of 1 (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv6' completely with a factor of 8 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' completely with a factor of 2 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' completely with a factor of 3 (decode.cpp:135:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv6' completely with a factor of 16 (decode.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' completely with a factor of 2 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' completely with a factor of 3 (decode.cpp:129:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv5' completely with a factor of 8 (decode.cpp:129:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (decode.cpp:49:19) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:52:22) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:52:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' completely with a factor of 2 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:86:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:74:21) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:76:27) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:77:31) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:77:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:63:26) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' completely with a factor of 3 (decode.cpp:123:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:64:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (decode.cpp:93:30) in function 'conv4' completely with a factor of 8 (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:123:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:156:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:152:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:111:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:148:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:130:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:136:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:142:12)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:171:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:173:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:175:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:177:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:179:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (decode.cpp:181:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s.i32' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'castIn(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp4(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp5(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'upsamp6(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'conv7(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixed<32, 6, AP_TRN, AP_WRAP, 0>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'castOut(hls::stream<ap_fixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 35.85 seconds. CPU system time: 0.75 seconds. Elapsed time: 40.89 seconds; current allocated memory: 250.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.01 seconds; current allocated memory: 320.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv6' (decode.cpp:95) automatically.
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.1 seconds. CPU system time: 0 seconds. Elapsed time: 2.12 seconds; current allocated memory: 364.414 MB.
WARNING: [HLS 200-805] An internal stream 'full_in_float' (decode.cpp:163) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'full_out_float' (decode.cpp:164) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:170) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:172) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:180) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'decode' (decode.cpp:162:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:162:1), detected/extracted 9 process function(s): 
	 'castIn'
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'
	 'castOut'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:89:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:100:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:9) to (decode.cpp:89:65) in function 'conv6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv5'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:55:49) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:54:4) to (decode.cpp:92:42) in function 'conv4'... converting 16 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv7' (decode.cpp:46:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:6:16)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:6:16)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.84 seconds; current allocated memory: 509.527 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:108:22) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:47:25) in function 'conv4'.
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf6.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf5.V' (decode.cpp:114:64)
INFO: [HLS 200-472] Inferring partial write operation for 'upsam_buf4.V' (decode.cpp:114:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.57 seconds; current allocated memory: 686.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 690.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 690.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'full_in_float8' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 17.35 seconds; current allocated memory: 857.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.69 seconds; current allocated memory: 857.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_47_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_48_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_52_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf4.V', decode.cpp:149.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out10' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.47 seconds; current allocated memory: 857.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 857.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp4_out11' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 22, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 23.3 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_32_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_33_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_37_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf5.V', decode.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv5_out12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 11, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.61 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp5_out13' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('conv6_out14_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 32, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 96.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 96.17 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.42 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_2_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_7_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_14_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_V_addr_9_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157 and 'store' operation ('upsam_buf_V_addr_1_write_ln114', decode.cpp:114) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf6.V', decode.cpp:157.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv6_out14' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 19, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.9 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'upsamp6_out15' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 71, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 26.29 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.41 seconds. CPU system time: 0 seconds. Elapsed time: 4.44 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castIn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'castIn' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'castIn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.07 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4', because the estimated Stream Port Number is 54, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 5808 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_1999_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 71 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp4_upsam_buf4_V_RAM_AUTO_1R1W' to 'upsamp4_upsam_buf4_V_Rbkb' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 12.04 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5', because the estimated Stream Port Number is 61, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 6484 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_fu_2268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 76 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp5' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp5_upsam_buf5_V_RAM_AUTO_1R1W' to 'upsamp5_upsam_buf5_V_Rcud' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.53 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6', because the estimated Stream Port Number is 69, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_50_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19ns_51_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_19s_51_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20ns_51_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21ns_52_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_21s_52_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 139 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 176 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp6' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'upsamp6_upsam_buf6_V_RAM_AUTO_1R1W' to 'upsamp6_upsam_buf6_V_RdEe' due to the length limit 25
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 22.91 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'fexp_32ns_32ns_32_8_full_dsp_1' to 'fexp_32ns_32ns_32_8_fueOg' due to the length limit 25
INFO: [SYN 201-210] Renamed object name 'dadd_64ns_64ns_64_5_full_dsp_1' to 'dadd_64ns_64ns_64_5_fufYi' due to the length limit 25
INFO: [SYN 201-210] Renamed object name 'ddiv_64ns_64ns_64_22_no_dsp_1' to 'ddiv_64ns_64ns_64_22_ng8j' due to the length limit 25
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_fufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_fueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_20s_51_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22ns_53_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_22s_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_54_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_55_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25ns_56_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_25s_56_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_57_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26s_57_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27s_58_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_305_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'castOut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
