/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DelSig_1 */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG2_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG2_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG2_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG2_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x02
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x04
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x04

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
.set ADC_SAR_2_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_SAR_2_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_SAR_2_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_2_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_2_theACLK__INDEX, 0x01
.set ADC_SAR_2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_2_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_2_theACLK__PM_STBY_MSK, 0x02

/* CommunicationInterrupt */
.set CommunicationInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CommunicationInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CommunicationInterrupt__INTC_MASK, 0x20000
.set CommunicationInterrupt__INTC_NUMBER, 17
.set CommunicationInterrupt__INTC_PRIOR_NUM, 7
.set CommunicationInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set CommunicationInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CommunicationInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CommunicationTimer */
.set CommunicationTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set CommunicationTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set CommunicationTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set CommunicationTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set CommunicationTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set CommunicationTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set CommunicationTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set CommunicationTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set CommunicationTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set CommunicationTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set CommunicationTimer_TimerHW__PM_ACT_MSK, 0x01
.set CommunicationTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set CommunicationTimer_TimerHW__PM_STBY_MSK, 0x01
.set CommunicationTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set CommunicationTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set CommunicationTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* I2C_1 */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB12_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB12_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB12_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB12_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB12_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB12_F1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB15_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x04
.set I2C_1_I2C_IRQ__INTC_NUMBER, 2
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set I2C_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set I2C_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set I2C_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_1_IntClock__INDEX, 0x01
.set I2C_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_1_IntClock__PM_ACT_MSK, 0x02
.set I2C_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_1_IntClock__PM_STBY_MSK, 0x02

/* Pin_BackGate */
.set Pin_BackGate__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_BackGate__0__MASK, 0x20
.set Pin_BackGate__0__PC, CYREG_PRT1_PC5
.set Pin_BackGate__0__PORT, 1
.set Pin_BackGate__0__SHIFT, 5
.set Pin_BackGate__AG, CYREG_PRT1_AG
.set Pin_BackGate__AMUX, CYREG_PRT1_AMUX
.set Pin_BackGate__BIE, CYREG_PRT1_BIE
.set Pin_BackGate__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_BackGate__BYP, CYREG_PRT1_BYP
.set Pin_BackGate__CTL, CYREG_PRT1_CTL
.set Pin_BackGate__DM0, CYREG_PRT1_DM0
.set Pin_BackGate__DM1, CYREG_PRT1_DM1
.set Pin_BackGate__DM2, CYREG_PRT1_DM2
.set Pin_BackGate__DR, CYREG_PRT1_DR
.set Pin_BackGate__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_BackGate__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_BackGate__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_BackGate__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_BackGate__MASK, 0x20
.set Pin_BackGate__PORT, 1
.set Pin_BackGate__PRT, CYREG_PRT1_PRT
.set Pin_BackGate__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_BackGate__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_BackGate__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_BackGate__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_BackGate__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_BackGate__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_BackGate__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_BackGate__PS, CYREG_PRT1_PS
.set Pin_BackGate__SHIFT, 5
.set Pin_BackGate__SLW, CYREG_PRT1_SLW

/* Pin_I11 */
.set Pin_I11__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Pin_I11__0__MASK, 0x08
.set Pin_I11__0__PC, CYREG_IO_PC_PRT15_PC3
.set Pin_I11__0__PORT, 15
.set Pin_I11__0__SHIFT, 3
.set Pin_I11__AG, CYREG_PRT15_AG
.set Pin_I11__AMUX, CYREG_PRT15_AMUX
.set Pin_I11__BIE, CYREG_PRT15_BIE
.set Pin_I11__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_I11__BYP, CYREG_PRT15_BYP
.set Pin_I11__CTL, CYREG_PRT15_CTL
.set Pin_I11__DM0, CYREG_PRT15_DM0
.set Pin_I11__DM1, CYREG_PRT15_DM1
.set Pin_I11__DM2, CYREG_PRT15_DM2
.set Pin_I11__DR, CYREG_PRT15_DR
.set Pin_I11__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_I11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_I11__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_I11__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_I11__MASK, 0x08
.set Pin_I11__PORT, 15
.set Pin_I11__PRT, CYREG_PRT15_PRT
.set Pin_I11__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_I11__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_I11__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_I11__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_I11__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_I11__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_I11__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_I11__PS, CYREG_PRT15_PS
.set Pin_I11__SHIFT, 3
.set Pin_I11__SLW, CYREG_PRT15_SLW

/* Pin_I12 */
.set Pin_I12__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_I12__0__MASK, 0x40
.set Pin_I12__0__PC, CYREG_PRT1_PC6
.set Pin_I12__0__PORT, 1
.set Pin_I12__0__SHIFT, 6
.set Pin_I12__AG, CYREG_PRT1_AG
.set Pin_I12__AMUX, CYREG_PRT1_AMUX
.set Pin_I12__BIE, CYREG_PRT1_BIE
.set Pin_I12__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_I12__BYP, CYREG_PRT1_BYP
.set Pin_I12__CTL, CYREG_PRT1_CTL
.set Pin_I12__DM0, CYREG_PRT1_DM0
.set Pin_I12__DM1, CYREG_PRT1_DM1
.set Pin_I12__DM2, CYREG_PRT1_DM2
.set Pin_I12__DR, CYREG_PRT1_DR
.set Pin_I12__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_I12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_I12__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_I12__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_I12__MASK, 0x40
.set Pin_I12__PORT, 1
.set Pin_I12__PRT, CYREG_PRT1_PRT
.set Pin_I12__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_I12__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_I12__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_I12__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_I12__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_I12__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_I12__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_I12__PS, CYREG_PRT1_PS
.set Pin_I12__SHIFT, 6
.set Pin_I12__SLW, CYREG_PRT1_SLW

/* Pin_I1_GND */
.set Pin_I1_GND__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set Pin_I1_GND__0__MASK, 0x08
.set Pin_I1_GND__0__PC, CYREG_PRT1_PC3
.set Pin_I1_GND__0__PORT, 1
.set Pin_I1_GND__0__SHIFT, 3
.set Pin_I1_GND__AG, CYREG_PRT1_AG
.set Pin_I1_GND__AMUX, CYREG_PRT1_AMUX
.set Pin_I1_GND__BIE, CYREG_PRT1_BIE
.set Pin_I1_GND__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_I1_GND__BYP, CYREG_PRT1_BYP
.set Pin_I1_GND__CTL, CYREG_PRT1_CTL
.set Pin_I1_GND__DM0, CYREG_PRT1_DM0
.set Pin_I1_GND__DM1, CYREG_PRT1_DM1
.set Pin_I1_GND__DM2, CYREG_PRT1_DM2
.set Pin_I1_GND__DR, CYREG_PRT1_DR
.set Pin_I1_GND__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_I1_GND__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_I1_GND__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_I1_GND__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_I1_GND__MASK, 0x08
.set Pin_I1_GND__PORT, 1
.set Pin_I1_GND__PRT, CYREG_PRT1_PRT
.set Pin_I1_GND__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_I1_GND__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_I1_GND__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_I1_GND__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_I1_GND__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_I1_GND__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_I1_GND__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_I1_GND__PS, CYREG_PRT1_PS
.set Pin_I1_GND__SHIFT, 3
.set Pin_I1_GND__SLW, CYREG_PRT1_SLW

/* Pin_LocalGates */
.set Pin_LocalGates__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_LocalGates__0__MASK, 0x80
.set Pin_LocalGates__0__PC, CYREG_PRT1_PC7
.set Pin_LocalGates__0__PORT, 1
.set Pin_LocalGates__0__SHIFT, 7
.set Pin_LocalGates__AG, CYREG_PRT1_AG
.set Pin_LocalGates__AMUX, CYREG_PRT1_AMUX
.set Pin_LocalGates__BIE, CYREG_PRT1_BIE
.set Pin_LocalGates__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_LocalGates__BYP, CYREG_PRT1_BYP
.set Pin_LocalGates__CTL, CYREG_PRT1_CTL
.set Pin_LocalGates__DM0, CYREG_PRT1_DM0
.set Pin_LocalGates__DM1, CYREG_PRT1_DM1
.set Pin_LocalGates__DM2, CYREG_PRT1_DM2
.set Pin_LocalGates__DR, CYREG_PRT1_DR
.set Pin_LocalGates__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_LocalGates__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_LocalGates__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_LocalGates__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_LocalGates__MASK, 0x80
.set Pin_LocalGates__PORT, 1
.set Pin_LocalGates__PRT, CYREG_PRT1_PRT
.set Pin_LocalGates__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_LocalGates__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_LocalGates__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_LocalGates__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_LocalGates__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_LocalGates__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_LocalGates__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_LocalGates__PS, CYREG_PRT1_PS
.set Pin_LocalGates__SHIFT, 7
.set Pin_LocalGates__SLW, CYREG_PRT1_SLW

/* Pin_SolutionGate */
.set Pin_SolutionGate__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Pin_SolutionGate__0__MASK, 0x04
.set Pin_SolutionGate__0__PC, CYREG_PRT1_PC2
.set Pin_SolutionGate__0__PORT, 1
.set Pin_SolutionGate__0__SHIFT, 2
.set Pin_SolutionGate__AG, CYREG_PRT1_AG
.set Pin_SolutionGate__AMUX, CYREG_PRT1_AMUX
.set Pin_SolutionGate__BIE, CYREG_PRT1_BIE
.set Pin_SolutionGate__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_SolutionGate__BYP, CYREG_PRT1_BYP
.set Pin_SolutionGate__CTL, CYREG_PRT1_CTL
.set Pin_SolutionGate__DM0, CYREG_PRT1_DM0
.set Pin_SolutionGate__DM1, CYREG_PRT1_DM1
.set Pin_SolutionGate__DM2, CYREG_PRT1_DM2
.set Pin_SolutionGate__DR, CYREG_PRT1_DR
.set Pin_SolutionGate__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_SolutionGate__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_SolutionGate__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_SolutionGate__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_SolutionGate__MASK, 0x04
.set Pin_SolutionGate__PORT, 1
.set Pin_SolutionGate__PRT, CYREG_PRT1_PRT
.set Pin_SolutionGate__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_SolutionGate__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_SolutionGate__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_SolutionGate__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_SolutionGate__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_SolutionGate__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_SolutionGate__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_SolutionGate__PS, CYREG_PRT1_PS
.set Pin_SolutionGate__SHIFT, 2
.set Pin_SolutionGate__SLW, CYREG_PRT1_SLW

/* Pin_Vds */
.set Pin_Vds__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_Vds__0__MASK, 0x02
.set Pin_Vds__0__PC, CYREG_PRT2_PC1
.set Pin_Vds__0__PORT, 2
.set Pin_Vds__0__SHIFT, 1
.set Pin_Vds__AG, CYREG_PRT2_AG
.set Pin_Vds__AMUX, CYREG_PRT2_AMUX
.set Pin_Vds__BIE, CYREG_PRT2_BIE
.set Pin_Vds__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Vds__BYP, CYREG_PRT2_BYP
.set Pin_Vds__CTL, CYREG_PRT2_CTL
.set Pin_Vds__DM0, CYREG_PRT2_DM0
.set Pin_Vds__DM1, CYREG_PRT2_DM1
.set Pin_Vds__DM2, CYREG_PRT2_DM2
.set Pin_Vds__DR, CYREG_PRT2_DR
.set Pin_Vds__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Vds__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Vds__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Vds__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Vds__MASK, 0x02
.set Pin_Vds__PORT, 2
.set Pin_Vds__PRT, CYREG_PRT2_PRT
.set Pin_Vds__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Vds__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Vds__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Vds__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Vds__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Vds__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Vds__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Vds__PS, CYREG_PRT2_PS
.set Pin_Vds__SHIFT, 1
.set Pin_Vds__SLW, CYREG_PRT2_SLW

/* Pin_Vss */
.set Pin_Vss__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_Vss__0__MASK, 0x10
.set Pin_Vss__0__PC, CYREG_PRT1_PC4
.set Pin_Vss__0__PORT, 1
.set Pin_Vss__0__SHIFT, 4
.set Pin_Vss__AG, CYREG_PRT1_AG
.set Pin_Vss__AMUX, CYREG_PRT1_AMUX
.set Pin_Vss__BIE, CYREG_PRT1_BIE
.set Pin_Vss__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Vss__BYP, CYREG_PRT1_BYP
.set Pin_Vss__CTL, CYREG_PRT1_CTL
.set Pin_Vss__DM0, CYREG_PRT1_DM0
.set Pin_Vss__DM1, CYREG_PRT1_DM1
.set Pin_Vss__DM2, CYREG_PRT1_DM2
.set Pin_Vss__DR, CYREG_PRT1_DR
.set Pin_Vss__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Vss__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_Vss__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Vss__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Vss__MASK, 0x10
.set Pin_Vss__PORT, 1
.set Pin_Vss__PRT, CYREG_PRT1_PRT
.set Pin_Vss__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Vss__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Vss__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Vss__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Vss__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Vss__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Vss__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Vss__PS, CYREG_PRT1_PS
.set Pin_Vss__SHIFT, 4
.set Pin_Vss__SLW, CYREG_PRT1_SLW

/* Rx_UART */
.set Rx_UART__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Rx_UART__0__MASK, 0x80
.set Rx_UART__0__PC, CYREG_PRT12_PC7
.set Rx_UART__0__PORT, 12
.set Rx_UART__0__SHIFT, 7
.set Rx_UART__AG, CYREG_PRT12_AG
.set Rx_UART__BIE, CYREG_PRT12_BIE
.set Rx_UART__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_UART__BYP, CYREG_PRT12_BYP
.set Rx_UART__DM0, CYREG_PRT12_DM0
.set Rx_UART__DM1, CYREG_PRT12_DM1
.set Rx_UART__DM2, CYREG_PRT12_DM2
.set Rx_UART__DR, CYREG_PRT12_DR
.set Rx_UART__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_UART__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_UART__MASK, 0x80
.set Rx_UART__PORT, 12
.set Rx_UART__PRT, CYREG_PRT12_PRT
.set Rx_UART__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_UART__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_UART__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_UART__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_UART__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_UART__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_UART__PS, CYREG_PRT12_PS
.set Rx_UART__SHIFT, 7
.set Rx_UART__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_UART__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_UART__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_UART__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_UART__SLW, CYREG_PRT12_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* TIA_1_SC */
.set TIA_1_SC__BST, CYREG_SC2_BST
.set TIA_1_SC__CLK, CYREG_SC2_CLK
.set TIA_1_SC__CMPINV, CYREG_SC_CMPINV
.set TIA_1_SC__CMPINV_MASK, 0x04
.set TIA_1_SC__CPTR, CYREG_SC_CPTR
.set TIA_1_SC__CPTR_MASK, 0x04
.set TIA_1_SC__CR0, CYREG_SC2_CR0
.set TIA_1_SC__CR1, CYREG_SC2_CR1
.set TIA_1_SC__CR2, CYREG_SC2_CR2
.set TIA_1_SC__MSK, CYREG_SC_MSK
.set TIA_1_SC__MSK_MASK, 0x04
.set TIA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_1_SC__PM_ACT_MSK, 0x04
.set TIA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_1_SC__PM_STBY_MSK, 0x04
.set TIA_1_SC__SR, CYREG_SC_SR
.set TIA_1_SC__SR_MASK, 0x04
.set TIA_1_SC__SW0, CYREG_SC2_SW0
.set TIA_1_SC__SW10, CYREG_SC2_SW10
.set TIA_1_SC__SW2, CYREG_SC2_SW2
.set TIA_1_SC__SW3, CYREG_SC2_SW3
.set TIA_1_SC__SW4, CYREG_SC2_SW4
.set TIA_1_SC__SW6, CYREG_SC2_SW6
.set TIA_1_SC__SW7, CYREG_SC2_SW7
.set TIA_1_SC__SW8, CYREG_SC2_SW8
.set TIA_1_SC__WRK1, CYREG_SC_WRK1
.set TIA_1_SC__WRK1_MASK, 0x04

/* Tx_UART */
.set Tx_UART__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Tx_UART__0__MASK, 0x40
.set Tx_UART__0__PC, CYREG_PRT12_PC6
.set Tx_UART__0__PORT, 12
.set Tx_UART__0__SHIFT, 6
.set Tx_UART__AG, CYREG_PRT12_AG
.set Tx_UART__BIE, CYREG_PRT12_BIE
.set Tx_UART__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_UART__BYP, CYREG_PRT12_BYP
.set Tx_UART__DM0, CYREG_PRT12_DM0
.set Tx_UART__DM1, CYREG_PRT12_DM1
.set Tx_UART__DM2, CYREG_PRT12_DM2
.set Tx_UART__DR, CYREG_PRT12_DR
.set Tx_UART__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_UART__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_UART__MASK, 0x40
.set Tx_UART__PORT, 12
.set Tx_UART__PRT, CYREG_PRT12_PRT
.set Tx_UART__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_UART__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_UART__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_UART__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_UART__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_UART__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_UART__PS, CYREG_PRT12_PS
.set Tx_UART__SHIFT, 6
.set Tx_UART__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_UART__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_UART__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_UART__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_UART__SLW, CYREG_PRT12_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB14_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB14_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB14_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB14_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB14_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB14_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* VDAC_Ref */
.set VDAC_Ref_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC_Ref_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC_Ref_viDAC8__D, CYREG_DAC2_D
.set VDAC_Ref_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_Ref_viDAC8__PM_ACT_MSK, 0x04
.set VDAC_Ref_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_Ref_viDAC8__PM_STBY_MSK, 0x04
.set VDAC_Ref_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC_Ref_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC_Ref_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC_Ref_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC_Ref_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC_Ref_viDAC8__TR, CYREG_DAC2_TR
.set VDAC_Ref_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC_Ref_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC_Ref_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC_Ref_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC_Ref_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC_Ref_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC_Ref_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC_Ref_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC_Ref_viDAC8__TST, CYREG_DAC2_TST

/* VDAC_Vds */
.set VDAC_Vds_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC_Vds_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC_Vds_viDAC8__D, CYREG_DAC0_D
.set VDAC_Vds_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_Vds_viDAC8__PM_ACT_MSK, 0x01
.set VDAC_Vds_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_Vds_viDAC8__PM_STBY_MSK, 0x01
.set VDAC_Vds_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC_Vds_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC_Vds_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC_Vds_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC_Vds_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC_Vds_viDAC8__TR, CYREG_DAC0_TR
.set VDAC_Vds_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC_Vds_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC_Vds_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC_Vds_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC_Vds_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC_Vds_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC_Vds_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC_Vds_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC_Vds_viDAC8__TST, CYREG_DAC0_TST

/* VDAC_Vgs */
.set VDAC_Vgs_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC_Vgs_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC_Vgs_viDAC8__D, CYREG_DAC1_D
.set VDAC_Vgs_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_Vgs_viDAC8__PM_ACT_MSK, 0x02
.set VDAC_Vgs_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_Vgs_viDAC8__PM_STBY_MSK, 0x02
.set VDAC_Vgs_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC_Vgs_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC_Vgs_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC_Vgs_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC_Vgs_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC_Vgs_viDAC8__TR, CYREG_DAC1_TR
.set VDAC_Vgs_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC_Vgs_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC_Vgs_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC_Vgs_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC_Vgs_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC_Vgs_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC_Vgs_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC_Vgs_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC_Vgs_viDAC8__TST, CYREG_DAC1_TST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
