Information: Building the design 'mprj_io'. (HDL-193)
Warning:  File /home/dhanvanti/vsd_sfal/SFAL_SOCDESIGN/caraval_scl/caravel_scl180/synthesis/mprj_io-verilog.pvl not found, or does not contain a usable description of mprj_io. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'mprj_io' in 'chip_io'. (LINK-5)
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	chip_core/pll/pll_control/tval_reg[6]/CP chip_core/pll/pll_control/tval_reg[6]/Q U540/A1 U540/ZN U548/I U548/ZN U707/A U707/ZN U708/I U708/ZN U511/I1 U511/Z U543/I U543/ZN chip_core/pll/ringosc/iss/delayen0/EN chip_core/pll/ringosc/iss/delayen0/ZN 
Information: Timing loop detected. (OPT-150)
	U541/A U541/ZN U722/A U722/ZN U510/I1 U510/Z U743/I U743/ZN chip_core/pll/ringosc/dstage[11].id/delayen0/EN chip_core/pll/ringosc/dstage[11].id/delayen0/ZN chip_core/pll/ringosc/iss/delayenb0/I chip_core/pll/ringosc/iss/delayenb0/ZN chip_core/pll/pll_control/tval_reg[6]/CP chip_core/pll/pll_control/tval_reg[6]/Q 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[6]'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'EN' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayenb0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[4]'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[5]'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[2]'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[3]'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[1].id/delayenb0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/iss/delayen0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hk_serial_load' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'hkspi_clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : caravel
Version: T-2022.03-SP5-6
Date   : Tue Jan  7 08:12:48 2025
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.02
  Critical Path Slack:         uninit
  Critical Path Clk Period:     25.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:       1050
  Leaf Cell Count:                866
  Buf/Inv Cell Count:             128
  Buf Cell Count:                  20
  Inv Cell Count:                 108
  CT Buf/Inv Cell Count:           20
  Combinational Cell Count:       425
  Sequential Cell Count:          441
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5562.900014
  Noncombinational Area: 34231.970493
  Buf/Inv Area:            934.239997
  Total Buffer Area:           250.80
  Total Inverter Area:         683.44
  Macro/Black Box Area:   3986.640190
  Net Area:               1775.369817
  -----------------------------------
  Cell Area:             43781.510697
  Design Area:           45556.880514


  Design Rules
  -----------------------------------
  Total Number of Nets:          1051
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: sfalvsd

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   23.71
  Logic Optimization:                  0.50
  Mapping Optimization:                1.58
  -----------------------------------------
  Overall Compile Time:              144.65
  Overall Compile Wall Clock Time:   147.06

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
