{"Source Block": ["oh/xilibs/hdl/MMCME2_ADV.v@95:105@HdlIdDef", " parameter CLK6_DELAY = VCO_PERIOD * CLKOUT6_DIVIDE * (CLKOUT6_PHASE/360);\n      \n   //##############\n   //#VCO \n   //##############\n   reg \t  vco_clk = 1'b0;\n   always\n     #(VCO_PERIOD/2) vco_clk = ~vco_clk;\n\n   //##############\n   //#DIVIDERS\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[100, "   reg \t  vco_clk = 1'b0;\n"]], "Add": []}}