ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Mar 29, 2018 at 17:22:41 CST
ncverilog
	asu_gate_test.v
	asu_gate.v
	adder_gate.v
	barrel_shifter_gate.v
	+access+r
Recompiling... reason: file './asu_gate_test.v' is newer than expected.
	expected: Thu Mar 29 17:21:27 2018
	actual:   Thu Mar 29 17:22:33 2018
file: asu_gate_test.v
	module worklib.asu_gate_test:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.asu_gate_test:v <0x03b3614f>
			streams:  10, words:  7199
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 38       7
		Primitives:             148       4
		Registers:               15      15
		Scalar wires:            11       -
		Expanded wires:          16       2
		Vectored wires:           1       -
		Always blocks:            3       3
		Initial blocks:           6       6
		Cont. assignments:        1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.asu_gate_test:v
Loading snapshot worklib.asu_gate_test:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
==========================================

======  Congratulation! You Pass!  =======

==========================================

Simulation complete via $finish(1) at time 104500 PS + 1
./asu_gate_test.v:81 		$finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Mar 29, 2018 at 17:22:42 CST  (total: 00:00:01)
