# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd" \
"../../../../../Lab3/Lab3/Lab3.srcs/sources_1/new/Lab3HA.vhd" \
"../../../../../Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd" \
"../../../../Lab8.srcs/sim_1/new/TB_RCA_4.vhd" \

# Do not sort compile order
nosort
