id1PolicyCheckSeverityTypePhaseMessageCommentStatusOwnerReviewerRegisterSignalPortClockResetMemoryModuleInstanceIsSuppressedFileLine
0FalseWarningparser-285elaborationVopt warning.  (vopt-13314) Defaulting port 'coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv', Line 21. Elaboration will continue.CSVUninspectedCSVCSVCSVCSVCSVCSVCSVCSVCSVCSVFalseD:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv21
1Vopt warning.  (vopt-13314) Defaulting port 'coeff_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv', Line 24. Elaboration will continue.D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv24
2Vopt warning.  (vopt-13314) Defaulting port 'coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir_chain.sv', Line 26. Elaboration will continue.D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir_chain.sv26
3Vopt warning.  (vopt-13314) Defaulting port 'coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir_chain.sv', Line 37. Elaboration will continue.37
4Vopt warning.  (vopt-13314) Defaulting port 'coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir_chain.sv', Line 48. Elaboration will continue.48
5Vopt warning.  (vopt-2685) [TFMPC] - Too few port connections for 'COMB_INST_0'.  Expected 6, found 5, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv', Line 117. Elaboration will continue.D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv117
6Vopt warning.  (vopt-2718) [TFMPC] - Missing connection for port 'valid_out', File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv', Line 117. Elaboration will continue.
7parser-3Too few module port connections for an instance.  Instance 'COMB_INST_0', Module 'COMB', File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv', Line 117. Interface might be specified incorrectly.  Parsing will continue.COMBCOMB_INST_0
8parser-285Vopt warning.  (vopt-13314) Defaulting port 'frac_dec_coeff_data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv', Line 36. Elaboration will continue.CSVCSVD:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv36
9Vopt warning.  (vopt-13314) Defaulting port 'iir_coeff_in_1MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv', Line 48. Elaboration will continue.48
10Vopt warning.  (vopt-13314) Defaulting port 'iir_coeff_in_2MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv', Line 55. Elaboration will continue.55
11Vopt warning.  (vopt-13314) Defaulting port 'iir_coeff_in_2_4MHz' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed, File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv', Line 63. Elaboration will continue.63
12elaboration-835netlistLatch inferred in always_comb.  Signal 'coeff_out' in module 'TOP', File 'D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/TOP.sv', Line 202. Possible RTL coding oversight. Elaboration will continue.coeff_outTOPD:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/TOP.sv202
