-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LLSSineReconstruction is
port (
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    din_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    din_ce0 : OUT STD_LOGIC;
    din_we0 : OUT STD_LOGIC;
    din_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    din_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    din_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    din_ce1 : OUT STD_LOGIC;
    din_we1 : OUT STD_LOGIC;
    din_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    din_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    n_samples : IN STD_LOGIC_VECTOR (31 downto 0);
    amplitudes_out_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    amplitudes_out_ce0 : OUT STD_LOGIC;
    amplitudes_out_we0 : OUT STD_LOGIC;
    amplitudes_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    amplitudes_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    amplitudes_out_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    amplitudes_out_ce1 : OUT STD_LOGIC;
    amplitudes_out_we1 : OUT STD_LOGIC;
    amplitudes_out_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    amplitudes_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    phases_out_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    phases_out_ce0 : OUT STD_LOGIC;
    phases_out_we0 : OUT STD_LOGIC;
    phases_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    phases_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    phases_out_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    phases_out_ce1 : OUT STD_LOGIC;
    phases_out_we1 : OUT STD_LOGIC;
    phases_out_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    phases_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of LLSSineReconstruction is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "LLSSineReconstruction_LLSSineReconstruction,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";



begin



    amplitudes_out_address0 <= ap_const_lv4_0;
    amplitudes_out_address1 <= ap_const_lv4_0;
    amplitudes_out_ce0 <= ap_const_logic_0;
    amplitudes_out_ce1 <= ap_const_logic_0;
    amplitudes_out_d0 <= ap_const_lv32_0;
    amplitudes_out_d1 <= ap_const_lv32_0;
    amplitudes_out_we0 <= ap_const_logic_0;
    amplitudes_out_we1 <= ap_const_logic_0;
    ap_done <= ap_start;
    ap_idle <= ap_const_logic_1;
    ap_ready <= ap_start;
    din_address0 <= ap_const_lv12_0;
    din_address1 <= ap_const_lv12_0;
    din_ce0 <= ap_const_logic_0;
    din_ce1 <= ap_const_logic_0;
    din_d0 <= ap_const_lv32_0;
    din_d1 <= ap_const_lv32_0;
    din_we0 <= ap_const_logic_0;
    din_we1 <= ap_const_logic_0;
    phases_out_address0 <= ap_const_lv4_0;
    phases_out_address1 <= ap_const_lv4_0;
    phases_out_ce0 <= ap_const_logic_0;
    phases_out_ce1 <= ap_const_logic_0;
    phases_out_d0 <= ap_const_lv32_0;
    phases_out_d1 <= ap_const_lv32_0;
    phases_out_we0 <= ap_const_logic_0;
    phases_out_we1 <= ap_const_logic_0;
end behav;
