Generate the report at 2025-08-31T15:50:40, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+-------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint                      | Clock Group              | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+-------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
| i0.state_$_SDFFE_PP0P__Q_9:D  | core_clock               | max        | 0.598r     | 1.968         | 0.000 | 1.371 | 1589.300  |
| i0.state_$_SDFFE_PP0P__Q_9:D  | core_clock               | max        | 0.598r     | 1.968         | 0.000 | 1.371 | 1589.300  |
| i0.state_$_SDFFE_PP1P__Q:D    | core_clock               | max        | 0.583f     | 1.959         | 0.000 | 1.376 | 1602.192  |
| i0.state_$_SDFFE_PP1P__Q:D    | core_clock               | max        | 0.583f     | 1.959         | 0.000 | 1.376 | 1602.192  |
| i0.state_$_SDFFE_PP0P__Q_9:D  | core_clock               | max        | 0.581f     | 1.961         | 0.000 | 1.379 | 1610.807  |
| _519_:E                       | **clock_gating_default** | max        | 0.299f     | 1.953         | 0.000 | 1.654 | NA        |
| _518_:E                       | **clock_gating_default** | max        | 0.271f     | 1.954         | 0.000 | 1.683 | NA        |
| _519_:E                       | **clock_gating_default** | max        | 0.251r     | 1.947         | 0.000 | 1.696 | NA        |
| _518_:E                       | **clock_gating_default** | max        | 0.233r     | 1.950         | 0.000 | 1.717 | NA        |
| i0.state_$_SDFFE_PP0P__Q_24:D | core_clock               | min        | 0.085f     | 0.002         | 0.000 | 0.083 | NA        |
| i0.state_$_SDFFE_PP0P__Q_24:D | core_clock               | min        | 0.085f     | 0.002         | 0.000 | 0.083 | NA        |
| i0.state_$_SDFFE_PP0P__Q_24:D | core_clock               | min        | 0.099r     | 0.008         | 0.000 | 0.091 | NA        |
| i0.state_$_SDFFE_PP0P__Q_24:D | core_clock               | min        | 0.099r     | 0.008         | 0.000 | 0.091 | NA        |
| i0.state_$_SDFFE_PP0P__Q_25:D | core_clock               | min        | 0.095f     | 0.002         | 0.000 | 0.093 | NA        |
| _518_:E                       | **clock_gating_default** | min        | 0.135r     | -0.001        | 0.000 | 0.136 | NA        |
| _519_:E                       | **clock_gating_default** | min        | 0.150r     | 0.001         | 0.000 | 0.149 | NA        |
| _518_:E                       | **clock_gating_default** | min        | 0.155f     | -0.016        | 0.000 | 0.170 | NA        |
| _519_:E                       | **clock_gating_default** | min        | 0.156f     | -0.016        | 0.000 | 0.171 | NA        |
+-------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:QN (DFF_X1)                          |        | 0.024       | 0.000      | 0.036      |             | 0.108  | 0.108f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_19_B_$_MUX__Y_B_$_XOR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _307_:A (INV_X16)                                                |        | 0.025       | 0.000      | 0.036      |             | 0.000  | 0.108f          |
| _307_:ZN (INV_X16)                                               |        | 0.005       | 0.000      | 0.009      |             | 0.016  | 0.124r          |
| _080_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _308_:A1 (NAND4_X1)                                              |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.124r          |
| _308_:ZN (NAND4_X1)                                              |        | 0.005       | 0.000      | 0.027      |             | 0.036  | 0.160f          |
| _081_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _311_:A1 (NOR3_X2)                                               |        | 0.003       | 0.000      | 0.027      |             | 0.000  | 0.160f          |
| _311_:ZN (NOR3_X2)                                               |        | 0.005       | 0.000      | 0.037      |             | 0.053  | 0.213r          |
| _084_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _313_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.037      |             | 0.000  | 0.213r          |
| _313_:ZN (AND2_X1)                                               |        | 0.004       | 0.000      | 0.016      |             | 0.048  | 0.262r          |
| _086_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _314_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.016      |             | 0.000  | 0.262r          |
| _314_:ZN (AND3_X1)                                               |        | 0.006       | 0.000      | 0.021      |             | 0.058  | 0.319r          |
| _087_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _315_:A1 (AND3_X4)                                               |        | 0.003       | 0.000      | 0.021      |             | 0.000  | 0.319r          |
| _315_:ZN (AND3_X4)                                               |        | 0.005       | 0.000      | 0.010      |             | 0.041  | 0.361r          |
| _088_ (net)                                                      | 5      |             |            |            | 0.000       |        |                 |
| _317_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.361r          |
| _317_:ZN (AND2_X1)                                               |        | 0.002       | 0.000      | 0.011      |             | 0.034  | 0.395r          |
| _090_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _318_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.395r          |
| _318_:ZN (AND3_X1)                                               |        | 0.003       | 0.000      | 0.015      |             | 0.048  | 0.443r          |
| _091_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _470_:A (INV_X1)                                                 |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.443r          |
| _470_:ZN (INV_X1)                                                |        | 0.001       | 0.000      | 0.006      |             | 0.009  | 0.452f          |
| _217_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _472_:A1 (NOR4_X1)                                               |        | 0.002       | 0.000      | 0.006      |             | 0.000  | 0.452f          |
| _472_:ZN (NOR4_X1)                                               |        | 0.003       | 0.000      | 0.064      |             | 0.070  | 0.522r          |
| _219_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _473_:A2 (NOR2_X1)                                               |        | 0.002       | 0.000      | 0.064      |             | 0.000  | 0.522r          |
| _473_:ZN (NOR2_X1)                                               |        | 0.001       | 0.000      | 0.016      |             | 0.015  | 0.538f          |
| _220_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _474_:B1 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.016      |             | 0.000  | 0.538f          |
| _474_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.018      |             | 0.025  | 0.563r          |
| _221_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _477_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.018      |             | 0.000  | 0.563r          |
| _477_:ZN (AND2_X1)                                               |        | 0.001       | 0.000      | 0.009      |             | 0.035  | 0.598r          |
| _028_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_9:D (DFF_X1)                            |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.598r          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_9:CK (DFF_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_9:CK (DFF_X1)                           |        |             |            |            |             |        | 2.000r          |
| library setup time                                               |        |             |            |            |             | -0.032 | 1.968           |
| clock reconvergence pessimism                                    |        |             |            |            |             | 0.000  | 1.968           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.598(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 1.968           |
| data arrival time                                                |        |             |            |            |             |        | 0.598           |
| slack (MET)                                                      |        |             |            |            |             |        | 1.371           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:QN (DFF_X1)                          |        | 0.024       | 0.000      | 0.036      |             | 0.108  | 0.108f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_19_B_$_MUX__Y_B_$_XOR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _307_:A (INV_X16)                                                |        | 0.025       | 0.000      | 0.036      |             | 0.000  | 0.108f          |
| _307_:ZN (INV_X16)                                               |        | 0.005       | 0.000      | 0.009      |             | 0.016  | 0.124r          |
| _080_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _308_:A1 (NAND4_X1)                                              |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.124r          |
| _308_:ZN (NAND4_X1)                                              |        | 0.005       | 0.000      | 0.027      |             | 0.036  | 0.160f          |
| _081_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _311_:A1 (NOR3_X2)                                               |        | 0.003       | 0.000      | 0.027      |             | 0.000  | 0.160f          |
| _311_:ZN (NOR3_X2)                                               |        | 0.005       | 0.000      | 0.037      |             | 0.053  | 0.213r          |
| _084_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _313_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.037      |             | 0.000  | 0.213r          |
| _313_:ZN (AND2_X1)                                               |        | 0.004       | 0.000      | 0.016      |             | 0.048  | 0.262r          |
| _086_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _314_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.016      |             | 0.000  | 0.262r          |
| _314_:ZN (AND3_X1)                                               |        | 0.006       | 0.000      | 0.021      |             | 0.058  | 0.319r          |
| _087_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _315_:A1 (AND3_X4)                                               |        | 0.003       | 0.000      | 0.021      |             | 0.000  | 0.319r          |
| _315_:ZN (AND3_X4)                                               |        | 0.005       | 0.000      | 0.010      |             | 0.041  | 0.361r          |
| _088_ (net)                                                      | 5      |             |            |            | 0.000       |        |                 |
| _317_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.361r          |
| _317_:ZN (AND2_X1)                                               |        | 0.002       | 0.000      | 0.011      |             | 0.034  | 0.395r          |
| _090_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _318_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.395r          |
| _318_:ZN (AND3_X1)                                               |        | 0.003       | 0.000      | 0.015      |             | 0.048  | 0.443r          |
| _091_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _470_:A (INV_X1)                                                 |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.443r          |
| _470_:ZN (INV_X1)                                                |        | 0.001       | 0.000      | 0.006      |             | 0.009  | 0.452f          |
| _217_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _472_:A1 (NOR4_X1)                                               |        | 0.002       | 0.000      | 0.006      |             | 0.000  | 0.452f          |
| _472_:ZN (NOR4_X1)                                               |        | 0.003       | 0.000      | 0.064      |             | 0.070  | 0.522r          |
| _219_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _473_:A2 (NOR2_X1)                                               |        | 0.002       | 0.000      | 0.064      |             | 0.000  | 0.522r          |
| _473_:ZN (NOR2_X1)                                               |        | 0.001       | 0.000      | 0.016      |             | 0.015  | 0.538f          |
| _220_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _474_:B1 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.016      |             | 0.000  | 0.538f          |
| _474_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.018      |             | 0.025  | 0.563r          |
| _221_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _477_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.018      |             | 0.000  | 0.563r          |
| _477_:ZN (AND2_X1)                                               |        | 0.001       | 0.000      | 0.009      |             | 0.035  | 0.598r          |
| _028_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_9:D (DFF_X1)                            |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.598r          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_9:CK (DFF_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_9:CK (DFF_X1)                           |        |             |            |            |             |        | 2.000r          |
| library setup time                                               |        |             |            |            |             | -0.032 | 1.968           |
| clock reconvergence pessimism                                    |        |             |            |            |             | 0.000  | 1.968           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.598(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 1.968           |
| data arrival time                                                |        |             |            |            |             |        | 0.598           |
| slack (MET)                                                      |        |             |            |            |             |        | 1.371           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:QN (DFF_X1)                          |        | 0.024       | 0.000      | 0.036      |             | 0.108  | 0.108f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_19_B_$_MUX__Y_B_$_XOR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _307_:A (INV_X16)                                                |        | 0.025       | 0.000      | 0.036      |             | 0.000  | 0.108f          |
| _307_:ZN (INV_X16)                                               |        | 0.005       | 0.000      | 0.009      |             | 0.016  | 0.124r          |
| _080_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _308_:A1 (NAND4_X1)                                              |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.124r          |
| _308_:ZN (NAND4_X1)                                              |        | 0.005       | 0.000      | 0.027      |             | 0.036  | 0.160f          |
| _081_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _311_:A1 (NOR3_X2)                                               |        | 0.003       | 0.000      | 0.027      |             | 0.000  | 0.160f          |
| _311_:ZN (NOR3_X2)                                               |        | 0.005       | 0.000      | 0.037      |             | 0.053  | 0.213r          |
| _084_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _313_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.037      |             | 0.000  | 0.213r          |
| _313_:ZN (AND2_X1)                                               |        | 0.004       | 0.000      | 0.016      |             | 0.048  | 0.262r          |
| _086_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _314_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.016      |             | 0.000  | 0.262r          |
| _314_:ZN (AND3_X1)                                               |        | 0.006       | 0.000      | 0.021      |             | 0.058  | 0.319r          |
| _087_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _315_:A1 (AND3_X4)                                               |        | 0.003       | 0.000      | 0.021      |             | 0.000  | 0.319r          |
| _315_:ZN (AND3_X4)                                               |        | 0.005       | 0.000      | 0.010      |             | 0.041  | 0.361r          |
| _088_ (net)                                                      | 5      |             |            |            | 0.000       |        |                 |
| _317_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.361r          |
| _317_:ZN (AND2_X1)                                               |        | 0.002       | 0.000      | 0.011      |             | 0.034  | 0.395r          |
| _090_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _318_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.395r          |
| _318_:ZN (AND3_X1)                                               |        | 0.003       | 0.000      | 0.015      |             | 0.048  | 0.443r          |
| _091_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _320_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.015      |             | 0.000  | 0.443r          |
| _320_:ZN (AND3_X1)                                               |        | 0.003       | 0.000      | 0.015      |             | 0.049  | 0.492r          |
| _093_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _480_:A1 (NAND3_X1)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.492r          |
| _480_:ZN (NAND3_X1)                                              |        | 0.002       | 0.000      | 0.012      |             | 0.020  | 0.513f          |
| _226_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _481_:A2 (AND2_X2)                                               |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.513f          |
| _481_:ZN (AND2_X2)                                               |        | 0.004       | 0.000      | 0.006      |             | 0.032  | 0.544f          |
| _227_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _482_:A (XNOR2_X2)                                               |        | 0.004       | 0.000      | 0.006      |             | 0.000  | 0.544f          |
| _482_:ZN (XNOR2_X2)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.022  | 0.566r          |
| _228_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _483_:B1 (OAI21_X1)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.566r          |
| _483_:ZN (OAI21_X1)                                              |        | 0.001       | 0.000      | 0.011      |             | 0.016  | 0.583f          |
| _029_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP1P__Q:D (DFF_X1)                              |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.583f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)                             |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)                             |        |             |            |            |             |        | 2.000r          |
| library setup time                                               |        |             |            |            |             | -0.041 | 1.959           |
| clock reconvergence pessimism                                    |        |             |            |            |             | 0.000  | 1.959           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.583(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 1.959           |
| data arrival time                                                |        |             |            |            |             |        | 0.583           |
| slack (MET)                                                      |        |             |            |            |             |        | 1.376           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:QN (DFF_X1)                          |        | 0.024       | 0.000      | 0.036      |             | 0.108  | 0.108f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_19_B_$_MUX__Y_B_$_XOR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _307_:A (INV_X16)                                                |        | 0.025       | 0.000      | 0.036      |             | 0.000  | 0.108f          |
| _307_:ZN (INV_X16)                                               |        | 0.005       | 0.000      | 0.009      |             | 0.016  | 0.124r          |
| _080_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _308_:A1 (NAND4_X1)                                              |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.124r          |
| _308_:ZN (NAND4_X1)                                              |        | 0.005       | 0.000      | 0.027      |             | 0.036  | 0.160f          |
| _081_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _311_:A1 (NOR3_X2)                                               |        | 0.003       | 0.000      | 0.027      |             | 0.000  | 0.160f          |
| _311_:ZN (NOR3_X2)                                               |        | 0.005       | 0.000      | 0.037      |             | 0.053  | 0.213r          |
| _084_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _313_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.037      |             | 0.000  | 0.213r          |
| _313_:ZN (AND2_X1)                                               |        | 0.004       | 0.000      | 0.016      |             | 0.048  | 0.262r          |
| _086_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _314_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.016      |             | 0.000  | 0.262r          |
| _314_:ZN (AND3_X1)                                               |        | 0.006       | 0.000      | 0.021      |             | 0.058  | 0.319r          |
| _087_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _315_:A1 (AND3_X4)                                               |        | 0.003       | 0.000      | 0.021      |             | 0.000  | 0.319r          |
| _315_:ZN (AND3_X4)                                               |        | 0.005       | 0.000      | 0.010      |             | 0.041  | 0.361r          |
| _088_ (net)                                                      | 5      |             |            |            | 0.000       |        |                 |
| _317_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.361r          |
| _317_:ZN (AND2_X1)                                               |        | 0.002       | 0.000      | 0.011      |             | 0.034  | 0.395r          |
| _090_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _318_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.395r          |
| _318_:ZN (AND3_X1)                                               |        | 0.003       | 0.000      | 0.015      |             | 0.048  | 0.443r          |
| _091_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _320_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.015      |             | 0.000  | 0.443r          |
| _320_:ZN (AND3_X1)                                               |        | 0.003       | 0.000      | 0.015      |             | 0.049  | 0.492r          |
| _093_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _480_:A1 (NAND3_X1)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.492r          |
| _480_:ZN (NAND3_X1)                                              |        | 0.002       | 0.000      | 0.012      |             | 0.020  | 0.513f          |
| _226_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _481_:A2 (AND2_X2)                                               |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.513f          |
| _481_:ZN (AND2_X2)                                               |        | 0.004       | 0.000      | 0.006      |             | 0.032  | 0.544f          |
| _227_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _482_:A (XNOR2_X2)                                               |        | 0.004       | 0.000      | 0.006      |             | 0.000  | 0.544f          |
| _482_:ZN (XNOR2_X2)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.022  | 0.566r          |
| _228_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _483_:B1 (OAI21_X1)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.566r          |
| _483_:ZN (OAI21_X1)                                              |        | 0.001       | 0.000      | 0.011      |             | 0.016  | 0.583f          |
| _029_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP1P__Q:D (DFF_X1)                              |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.583f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)                             |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)                             |        |             |            |            |             |        | 2.000r          |
| library setup time                                               |        |             |            |            |             | -0.041 | 1.959           |
| clock reconvergence pessimism                                    |        |             |            |            |             | 0.000  | 1.959           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.583(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 1.959           |
| data arrival time                                                |        |             |            |            |             |        | 0.583           |
| slack (MET)                                                      |        |             |            |            |             |        | 1.376           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:QN (DFF_X1)                          |        | 0.024       | 0.000      | 0.036      |             | 0.108  | 0.108f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_19_B_$_MUX__Y_B_$_XOR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _307_:A (INV_X16)                                                |        | 0.025       | 0.000      | 0.036      |             | 0.000  | 0.108f          |
| _307_:ZN (INV_X16)                                               |        | 0.005       | 0.000      | 0.009      |             | 0.016  | 0.124r          |
| _080_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _308_:A1 (NAND4_X1)                                              |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.124r          |
| _308_:ZN (NAND4_X1)                                              |        | 0.005       | 0.000      | 0.027      |             | 0.036  | 0.160f          |
| _081_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _311_:A1 (NOR3_X2)                                               |        | 0.003       | 0.000      | 0.027      |             | 0.000  | 0.160f          |
| _311_:ZN (NOR3_X2)                                               |        | 0.005       | 0.000      | 0.037      |             | 0.053  | 0.213r          |
| _084_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _313_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.037      |             | 0.000  | 0.213r          |
| _313_:ZN (AND2_X1)                                               |        | 0.004       | 0.000      | 0.016      |             | 0.048  | 0.262r          |
| _086_ (net)                                                      | 4      |             |            |            | 0.000       |        |                 |
| _314_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.016      |             | 0.000  | 0.262r          |
| _314_:ZN (AND3_X1)                                               |        | 0.006       | 0.000      | 0.021      |             | 0.058  | 0.319r          |
| _087_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _315_:A1 (AND3_X4)                                               |        | 0.003       | 0.000      | 0.021      |             | 0.000  | 0.319r          |
| _315_:ZN (AND3_X4)                                               |        | 0.005       | 0.000      | 0.010      |             | 0.041  | 0.361r          |
| _088_ (net)                                                      | 5      |             |            |            | 0.000       |        |                 |
| _317_:A1 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.361r          |
| _317_:ZN (AND2_X1)                                               |        | 0.002       | 0.000      | 0.011      |             | 0.034  | 0.395r          |
| _090_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _318_:A1 (AND3_X1)                                               |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.395r          |
| _318_:ZN (AND3_X1)                                               |        | 0.003       | 0.000      | 0.015      |             | 0.048  | 0.443r          |
| _091_ (net)                                                      | 3      |             |            |            | 0.000       |        |                 |
| _470_:A (INV_X1)                                                 |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.443r          |
| _470_:ZN (INV_X1)                                                |        | 0.001       | 0.000      | 0.006      |             | 0.009  | 0.452f          |
| _217_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _472_:A1 (NOR4_X1)                                               |        | 0.002       | 0.000      | 0.006      |             | 0.000  | 0.452f          |
| _472_:ZN (NOR4_X1)                                               |        | 0.003       | 0.000      | 0.064      |             | 0.070  | 0.522r          |
| _219_ (net)                                                      | 2      |             |            |            | 0.000       |        |                 |
| _476_:B2 (OAI21_X1)                                              |        | 0.002       | 0.000      | 0.064      |             | 0.000  | 0.522r          |
| _476_:ZN (OAI21_X1)                                              |        | 0.001       | 0.000      | 0.018      |             | 0.023  | 0.545f          |
| _223_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _477_:A2 (AND2_X1)                                               |        | 0.001       | 0.000      | 0.018      |             | 0.000  | 0.545f          |
| _477_:ZN (AND2_X1)                                               |        | 0.001       | 0.000      | 0.007      |             | 0.036  | 0.581f          |
| _028_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_9:D (DFF_X1)                            |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.581f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_9:CK (DFF_X1)                           |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_9:CK (DFF_X1)                           |        |             |            |            |             |        | 2.000r          |
| library setup time                                               |        |             |            |            |             | -0.039 | 1.961           |
| clock reconvergence pessimism                                    |        |             |            |            |             | 0.000  | 1.961           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.581(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 1.961           |
| data arrival time                                                |        |             |            |            |             |        | 0.581           |
| slack (MET)                                                      |        |             |            |            |             |        | 1.379           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_5:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_5:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_5:Q (DFF_X1)  |        | 0.002       | 0.000      | 0.008      |             | 0.081  | 0.081f          |
| inst_o[2] (net)                      | 3      |             |            |            | 0.000       |        |                 |
| _264_:A (INV_X1)                     |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.081f          |
| _264_:ZN (INV_X1)                    |        | 0.003       | 0.000      | 0.012      |             | 0.018  | 0.099r          |
| _039_ (net)                          | 2      |             |            |            | 0.000       |        |                 |
| _265_:A1 (NAND2_X1)                  |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.099r          |
| _265_:ZN (NAND2_X1)                  |        | 0.003       | 0.000      | 0.009      |             | 0.016  | 0.115f          |
| _040_ (net)                          | 2      |             |            |            | 0.000       |        |                 |
| _266_:A1 (NOR2_X1)                   |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.115f          |
| _266_:ZN (NOR2_X1)                   |        | 0.014       | 0.000      | 0.072      |             | 0.086  | 0.201r          |
| _041_ (net)                          | 9      |             |            |            | 0.000       |        |                 |
| _267_:A2 (AND2_X2)                   |        | 0.002       | 0.000      | 0.072      |             | 0.000  | 0.201r          |
| _267_:ZN (AND2_X2)                   |        | 0.013       | 0.000      | 0.020      |             | 0.057  | 0.258r          |
| _042_ (net)                          | 10     |             |            |            | 0.000       |        |                 |
| _336_:A (BUF_X4)                     |        | 0.003       | 0.000      | 0.020      |             | 0.000  | 0.258r          |
| _336_:Z (BUF_X4)                     |        | 0.016       | 0.000      | 0.013      |             | 0.031  | 0.289r          |
| _107_ (net)                          | 10     |             |            |            | 0.000       |        |                 |
| _516_:A2 (NOR3_X1)                   |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.289r          |
| _516_:ZN (NOR3_X1)                   |        | 0.001       | 0.000      | 0.012      |             | 0.010  | 0.299f          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _519_:E (CLKGATE_X1)                 |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.299f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| _519_:CK (CLKGATE_X1)                |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| _519_:CK (CLKGATE_X1)                |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.047 | 1.953           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.953           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.299(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.953           |
| data arrival time                    |        |             |            |            |             |        | 0.299           |
| slack (MET)                          |        |             |            |            |             |        | 1.654           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)                                    |        | 0.006       | 0.000      | 0.019      |             | 0.096  | 0.096r          |
| inst_o[5] (net)                                                        | 5      |             |            |            | 0.000       |        |                 |
| _261_:A2 (AND2_X1)                                                     |        | 0.001       | 0.000      | 0.019      |             | 0.000  | 0.096r          |
| _261_:ZN (AND2_X1)                                                     |        | 0.002       | 0.000      | 0.009      |             | 0.035  | 0.131r          |
| _036_ (net)                                                            | 1      |             |            |            | 0.000       |        |                 |
| _262_:A (INV_X1)                                                       |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.131r          |
| _262_:ZN (INV_X1)                                                      |        | 0.002       | 0.000      | 0.005      |             | 0.009  | 0.141f          |
| _037_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _263_:A1 (NOR2_X1)                                                     |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.141f          |
| _263_:ZN (NOR2_X1)                                                     |        | 0.003       | 0.000      | 0.026      |             | 0.034  | 0.174r          |
| _038_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _271_:A (BUF_X2)                                                       |        | 0.002       | 0.000      | 0.026      |             | 0.000  | 0.174r          |
| _271_:Z (BUF_X2)                                                       |        | 0.013       | 0.000      | 0.018      |             | 0.038  | 0.212r          |
| _046_ (net)                                                            | 10     |             |            |            | 0.000       |        |                 |
| _512_:A1 (AND3_X1)                                                     |        | 0.001       | 0.000      | 0.018      |             | 0.000  | 0.212r          |
| _512_:ZN (AND3_X1)                                                     |        | 0.003       | 0.000      | 0.015      |             | 0.050  | 0.263r          |
| _249_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _517_:A1 (NOR2_X1)                                                     |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.263r          |
| _517_:ZN (NOR2_X1)                                                     |        | 0.001       | 0.000      | 0.011      |             | 0.008  | 0.271f          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _518_:E (CLKGATE_X1)                                                   |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.271f          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                                  |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 2.000           |
| _518_:CK (CLKGATE_X1)                                                  |        |             |            |            |             |        | 2.000r          |
| library setup time                                                     |        |             |            |            |             | -0.046 | 1.954           |
| clock reconvergence pessimism                                          |        |             |            |            |             | 0.000  | 1.954           |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.271(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | 1.954           |
| data arrival time                                                      |        |             |            |            |             |        | 0.271           |
| slack (MET)                                                            |        |             |            |            |             |        | 1.683           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_5:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_5:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_5:Q (DFF_X1)  |        | 0.003       | 0.000      | 0.011      |             | 0.088  | 0.088r          |
| inst_o[2] (net)                      | 3      |             |            |            | 0.000       |        |                 |
| _264_:A (INV_X1)                     |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.088r          |
| _264_:ZN (INV_X1)                    |        | 0.003       | 0.000      | 0.006      |             | 0.010  | 0.098f          |
| _039_ (net)                          | 2      |             |            |            | 0.000       |        |                 |
| _265_:A1 (NAND2_X1)                  |        | 0.002       | 0.000      | 0.006      |             | 0.000  | 0.098f          |
| _265_:ZN (NAND2_X1)                  |        | 0.003       | 0.000      | 0.015      |             | 0.019  | 0.116r          |
| _040_ (net)                          | 2      |             |            |            | 0.000       |        |                 |
| _266_:A1 (NOR2_X1)                   |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.116r          |
| _266_:ZN (NOR2_X1)                   |        | 0.012       | 0.000      | 0.016      |             | 0.025  | 0.142f          |
| _041_ (net)                          | 9      |             |            |            | 0.000       |        |                 |
| _267_:A2 (AND2_X2)                   |        | 0.002       | 0.000      | 0.016      |             | 0.000  | 0.142f          |
| _267_:ZN (AND2_X2)                   |        | 0.012       | 0.000      | 0.011      |             | 0.042  | 0.183f          |
| _042_ (net)                          | 10     |             |            |            | 0.000       |        |                 |
| _336_:A (BUF_X4)                     |        | 0.003       | 0.000      | 0.011      |             | 0.000  | 0.183f          |
| _336_:Z (BUF_X4)                     |        | 0.015       | 0.000      | 0.007      |             | 0.029  | 0.213f          |
| _107_ (net)                          | 10     |             |            |            | 0.000       |        |                 |
| _516_:A2 (NOR3_X1)                   |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.213f          |
| _516_:ZN (NOR3_X1)                   |        | 0.001       | 0.000      | 0.022      |             | 0.039  | 0.251r          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _519_:E (CLKGATE_X1)                 |        | 0.001       | 0.000      | 0.022      |             | 0.000  | 0.251r          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| _519_:CK (CLKGATE_X1)                |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 2.000           |
| _519_:CK (CLKGATE_X1)                |        |             |            |            |             |        | 2.000r          |
| library setup time                   |        |             |            |            |             | -0.053 | 1.947           |
| clock reconvergence pessimism        |        |             |            |            |             | 0.000  | 1.947           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.251(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 1.947           |
| data arrival time                    |        |             |            |            |             |        | 0.251           |
| slack (MET)                          |        |             |            |            |             |        | 1.696           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_2:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_2:Q (DFF_X1)                                    |        | 0.006       | 0.000      | 0.011      |             | 0.087  | 0.087f          |
| inst_o[5] (net)                                                        | 5      |             |            |            | 0.000       |        |                 |
| _261_:A2 (AND2_X1)                                                     |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.087f          |
| _261_:ZN (AND2_X1)                                                     |        | 0.002       | 0.000      | 0.006      |             | 0.033  | 0.120f          |
| _036_ (net)                                                            | 1      |             |            |            | 0.000       |        |                 |
| _262_:A (INV_X1)                                                       |        | 0.002       | 0.000      | 0.006      |             | 0.000  | 0.120f          |
| _262_:ZN (INV_X1)                                                      |        | 0.003       | 0.000      | 0.009      |             | 0.015  | 0.135r          |
| _037_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _263_:A1 (NOR2_X1)                                                     |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.135r          |
| _263_:ZN (NOR2_X1)                                                     |        | 0.003       | 0.000      | 0.010      |             | 0.012  | 0.147f          |
| _038_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _271_:A (BUF_X2)                                                       |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.147f          |
| _271_:Z (BUF_X2)                                                       |        | 0.012       | 0.000      | 0.010      |             | 0.033  | 0.180f          |
| _046_ (net)                                                            | 10     |             |            |            | 0.000       |        |                 |
| _512_:A1 (AND3_X1)                                                     |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.180f          |
| _512_:ZN (AND3_X1)                                                     |        | 0.003       | 0.000      | 0.008      |             | 0.034  | 0.214f          |
| _249_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _517_:A1 (NOR2_X1)                                                     |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.214f          |
| _517_:ZN (NOR2_X1)                                                     |        | 0.001       | 0.000      | 0.012      |             | 0.019  | 0.233r          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _518_:E (CLKGATE_X1)                                                   |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.233r          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                                  |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 2.000           |
| _518_:CK (CLKGATE_X1)                                                  |        |             |            |            |             |        | 2.000r          |
| library setup time                                                     |        |             |            |            |             | -0.050 | 1.950           |
| clock reconvergence pessimism                                          |        |             |            |            |             | 0.000  | 1.950           |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.233(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | 1.950           |
| data arrival time                                                      |        |             |            |            |             |        | 0.233           |
| slack (MET)                                                            |        |             |            |            |             |        | 1.717           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_24:QN (DFF_X1)                          |        | 0.004       | 0.000      | 0.015      |             | 0.069  | 0.069r          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_16_B_$_MUX__Y_B_$_XOR__Y_B (net) | 3      |             |            |            | 0.000       |        |                 |
| _430_:B1 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.069r          |
| _430_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.008      |             | 0.016  | 0.085f          |
| _017_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.085f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.085(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.085           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.083           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_24:QN (DFF_X1)                          |        | 0.004       | 0.000      | 0.015      |             | 0.069  | 0.069r          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_16_B_$_MUX__Y_B_$_XOR__Y_B (net) | 3      |             |            |            | 0.000       |        |                 |
| _430_:B1 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.069r          |
| _430_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.008      |             | 0.016  | 0.085f          |
| _017_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.085f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.085(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.085           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.083           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_24:QN (DFF_X1)                          |        | 0.004       | 0.000      | 0.014      |             | 0.069  | 0.069f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_16_B_$_MUX__Y_B_$_XOR__Y_B (net) | 3      |             |            |            | 0.000       |        |                 |
| _430_:B1 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.069f          |
| _430_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.017      |             | 0.030  | 0.099r          |
| _017_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.017      |             | 0.000  | 0.099r          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.008  | 0.008           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.008           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.099(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.008           |
| data arrival time                                                |        |             |            |            |             |        | 0.099           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.091           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_24:QN (DFF_X1)                          |        | 0.004       | 0.000      | 0.014      |             | 0.069  | 0.069f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_16_B_$_MUX__Y_B_$_XOR__Y_B (net) | 3      |             |            |            | 0.000       |        |                 |
| _430_:B1 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.014      |             | 0.000  | 0.069f          |
| _430_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.017      |             | 0.030  | 0.099r          |
| _017_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.017      |             | 0.000  | 0.099r          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_24:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.008  | 0.008           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.008           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.099(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.008           |
| data arrival time                                                |        |             |            |            |             |        | 0.099           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.091           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_25:QN (DFF_X1)                          |        | 0.006       | 0.000      | 0.021      |             | 0.077  | 0.077r          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_17_B_$_MUX__Y_B_$_XOR__Y_B (net) | 4      |             |            |            | 0.000       |        |                 |
| _439_:B1 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.021      |             | 0.000  | 0.077r          |
| _439_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.008      |             | 0.018  | 0.095f          |
| _018_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.095f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _518_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _253_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_25:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.095(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.095           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.093           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)                                    |        | 0.006       | 0.000      | 0.017      |             | 0.094  | 0.094r          |
| inst_o[3] (net)                                                        | 5      |             |            |            | 0.000       |        |                 |
| _515_:A3 (NOR3_X1)                                                     |        | 0.002       | 0.000      | 0.017      |             | 0.000  | 0.094r          |
| _515_:ZN (NOR3_X1)                                                     |        | 0.003       | 0.000      | 0.007      |             | 0.017  | 0.111f          |
| _252_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _517_:A2 (NOR2_X1)                                                     |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.111f          |
| _517_:ZN (NOR2_X1)                                                     |        | 0.001       | 0.000      | 0.012      |             | 0.024  | 0.135r          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _518_:E (CLKGATE_X1)                                                   |        | 0.001       | 0.000      | 0.012      |             | 0.000  | 0.135r          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                                  |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| _518_:CK (CLKGATE_X1)                                                  |        |             |            |            |             |        | 0.000r          |
| library hold time                                                      |        |             |            |            |             | -0.001 | -0.001          |
| clock reconvergence pessimism                                          |        |             |            |            |             | -0.000 | -0.001          |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.135(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | -0.001          |
| data arrival time                                                      |        |             |            |            |             |        | 0.135           |
| slack (MET)                                                            |        |             |            |            |             |        | 0.136           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)  |        | 0.006       | 0.000      | 0.010      |             | 0.086  | 0.086f          |
| inst_o[3] (net)                      | 5      |             |            |            | 0.000       |        |                 |
| _512_:A2 (AND3_X1)                   |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.086f          |
| _512_:ZN (AND3_X1)                   |        | 0.003       | 0.000      | 0.008      |             | 0.037  | 0.122f          |
| _249_ (net)                          | 2      |             |            |            | 0.000       |        |                 |
| _516_:A1 (NOR3_X1)                   |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.122f          |
| _516_:ZN (NOR3_X1)                   |        | 0.001       | 0.000      | 0.021      |             | 0.027  | 0.150r          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _519_:E (CLKGATE_X1)                 |        | 0.001       | 0.000      | 0.021      |             | 0.000  | 0.150r          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| _519_:CK (CLKGATE_X1)                |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| _519_:CK (CLKGATE_X1)                |        |             |            |            |             |        | 0.000r          |
| library hold time                    |        |             |            |            |             | 0.001  | 0.001           |
| clock reconvergence pessimism        |        |             |            |            |             | -0.000 | 0.001           |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.150(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | 0.001           |
| data arrival time                    |        |             |            |            |             |        | 0.150           |
| slack (MET)                          |        |             |            |            |             |        | 0.149           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1)                                   |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)                                    |        | 0.006       | 0.000      | 0.017      |             | 0.094  | 0.094r          |
| inst_o[3] (net)                                                        | 5      |             |            |            | 0.000       |        |                 |
| _512_:A2 (AND3_X1)                                                     |        | 0.001       | 0.000      | 0.017      |             | 0.000  | 0.094r          |
| _512_:ZN (AND3_X1)                                                     |        | 0.003       | 0.000      | 0.015      |             | 0.052  | 0.146r          |
| _249_ (net)                                                            | 2      |             |            |            | 0.000       |        |                 |
| _517_:A1 (NOR2_X1)                                                     |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.146r          |
| _517_:ZN (NOR2_X1)                                                     |        | 0.001       | 0.000      | 0.005      |             | 0.008  | 0.155f          |
| i0.state_$_SDFFE_PP0P__Q_E_$_ANDNOT__Y_B_$_OR__Y_B_$_ANDNOT__B_Y (net) | 1      |             |            |            | 0.000       |        |                 |
| _518_:E (CLKGATE_X1)                                                   |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.155f          |
|                                                                        |        |             |            |            |             |        |                 |
| clk (port)                                                             |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                        | 9      |             |            |            | NA          |        |                 |
| _518_:CK (CLKGATE_X1)                                                  |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                            |        |             |            |            |             | 0.000  | 0.000           |
| _518_:CK (CLKGATE_X1)                                                  |        |             |            |            |             |        | 0.000r          |
| library hold time                                                      |        |             |            |            |             | -0.016 | -0.016          |
| clock reconvergence pessimism                                          |        |             |            |            |             | -0.000 | -0.016          |
|                                                                        |        |             |            |            |             |        |                 |
| path cell delay                                                        |        |             |            |            |             |        | 0.155(100.000%) |
| path net delay                                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                        |        |             |            |            |             |        |                 |
| data require time                                                      |        |             |            |            |             |        | -0.016          |
| data arrival time                                                      |        |             |            |            |             |        | 0.155           |
| slack (MET)                                                            |        |             |            |            |             |        | 0.170           |
+------------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| i1.data1_$_SDFF_PP0__Q_4:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i1.data1_$_SDFF_PP0__Q_4:Q (DFF_X1)  |        | 0.006       | 0.000      | 0.017      |             | 0.094  | 0.094r          |
| inst_o[3] (net)                      | 5      |             |            |            | 0.000       |        |                 |
| _512_:A2 (AND3_X1)                   |        | 0.001       | 0.000      | 0.017      |             | 0.000  | 0.094r          |
| _512_:ZN (AND3_X1)                   |        | 0.003       | 0.000      | 0.015      |             | 0.052  | 0.146r          |
| _249_ (net)                          | 2      |             |            |            | 0.000       |        |                 |
| _516_:A1 (NOR3_X1)                   |        | 0.002       | 0.000      | 0.015      |             | 0.000  | 0.146r          |
| _516_:ZN (NOR3_X1)                   |        | 0.001       | 0.000      | 0.005      |             | 0.009  | 0.156f          |
| i0.state_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _519_:E (CLKGATE_X1)                 |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.156f          |
|                                      |        |             |            |            |             |        |                 |
| clk (port)                           |        | 0.010       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                      | 9      |             |            |            | NA          |        |                 |
| _519_:CK (CLKGATE_X1)                |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)         |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)          |        |             |            |            |             | 0.000  | 0.000           |
| _519_:CK (CLKGATE_X1)                |        |             |            |            |             |        | 0.000r          |
| library hold time                    |        |             |            |            |             | -0.016 | -0.016          |
| clock reconvergence pessimism        |        |             |            |            |             | -0.000 | -0.016          |
|                                      |        |             |            |            |             |        |                 |
| path cell delay                      |        |             |            |            |             |        | 0.156(100.000%) |
| path net delay                       |        |             |            |            |             |        | 0.000(0.000%)   |
|                                      |        |             |            |            |             |        |                 |
| data require time                    |        |             |            |            |             |        | -0.016          |
| data arrival time                    |        |             |            |            |             |        | 0.156           |
| slack (MET)                          |        |             |            |            |             |        | 0.171           |
+--------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
