/* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative:        Cycles: 16906681              Instructions: 20000000              IPC: 1.18296

Periodic:          Cycles: 8321870               Instructions: 10000000              IPC: 1.20165

ICACHE_MISS                                         93        0.020%              398        0.043%
ICACHE_HIT                                      457131       99.980%           928801       99.957%
                                                457224      100.000%           929199      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_MISS_ONPATH                                  91       97.849%              361       90.704%
ICACHE_MISS_OFFPATH                                  2        2.151%               37        9.296%
                                                    93      100.000%              398      100.000%
                                                  0.02         0.14              0.09         0.28

ICACHE_MISS_NOT_PREFETCHED                           0        0.000%               32        8.247%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH             0        0.000%                0        0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP             0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH              5        5.376%               34        8.763%
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH              88       94.624%              322       82.990%
                                                    93      100.000%              388      100.000%
                                                  3.95         3.87              3.58         3.29

ICACHE_HIT_ONPATH                               433903       94.919%           876600       94.380%
ICACHE_HIT_OFFPATH                               23228        5.081%            52201        5.620%
                                                457131      100.000%           928801      100.000%
                                                  0.05         0.21              0.06         0.22

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_BY_FDIP_ONPATH                            0         -nan%                0         -nan%
ICACHE_HIT_BY_FDIP_OFFPATH                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH                 87       93.548%              298       83.708%
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH                 6        6.452%               58       16.292%
                                                    93      100.000%              356      100.000%
                                                  0.06         0.24              0.16         0.34

ICACHE_HIT_ONPATH_BY_FDIP                            0        0.000%                0        0.000%
ICACHE_HIT_OFFPATH_BY_FDIP                           0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP                 91       97.849%              329       82.663%
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP                 2        2.151%               27        6.784%
ICACHE_MISS_TOO_EARLY_ONPATH                         0        0.000%                0        0.000%
ICACHE_MISS_TOO_EARLY_OFFPATH                        0        0.000%                0        0.000%
ICACHE_MISS_NOT_PREFETCHED_ONPATH                    0        0.000%               32        8.040%
ICACHE_MISS_NOT_PREFETCHED_OFFPATH                   0        0.000%               10        2.513%
                                                    93      100.000%              398      100.000%
                                                  2.02         0.15              2.52         1.37

ICACHE_UNIQUE_MISSED_LINES                           0                              0              

ICACHE_UNIQUE_HIT_LINES                              0                              0              

ICACHE_OVERTAKE_FDIP                                 0                              0              

FT_UOP_CACHE_HIT_ON_PATH                        769412       63.936%          1528303       63.540%
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH            433903       36.056%           876600       36.445%
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH               91        0.008%              361        0.015%
                                               1203406      100.000%          2405264      100.000%
                                                  0.36         0.38              0.36         0.38

FT_UOP_CACHE_HIT_OFF_PATH                        47999       67.387%           117717       69.264%
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH            23228       32.610%            52201       30.715%
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH               2        0.003%               37        0.022%
                                                 71229      100.000%           169955      100.000%
                                                  0.33         0.38              0.31         0.38

UOPS_SERVED_BY_ICACHE_ON_PATH                  4552615       43.509%          9173816       43.821%
UOPS_SERVED_BY_UOP_CACHE_ON_PATH               5910945       56.491%         11761059       56.179%
                                              10463560      100.000%         20934875      100.000%
                                                  0.56         0.54              0.56         0.53

UOPS_SERVED_BY_ICACHE_OFF_PATH                  273645       39.969%           625987       38.900%
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH               411004       60.031%           983242       61.100%
                                                684649      100.000%          1609229      100.000%
                                                  0.60         0.56              0.61         0.57

ICACHE_HIT_UOP_CACHE_MISS_ON_PATH                    0         -nan%                0         -nan%
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH                     0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH                   0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH                   0         -nan%                0         -nan%
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH                    0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH                  0         -nan%                0         -nan%
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH        131076                         260219              

UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH          2145                           4967              

UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH        638059                        1270529              

UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH          8738                          20649              

UOP_CACHE_PREFETCH                                   0                              0              

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH         25691        5.935%            51167        5.852%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH         87178       20.141%           175547       20.079%
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH         20752        4.794%            41260        4.719%
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH           299220       69.129%           606326       69.350%
                                                432841      100.000%           874300      100.000%
                                                  2.37         2.13              2.38         2.14

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH          1707       20.031%             3889       18.962%
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH          1927       22.612%             5328       25.979%
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH           165        1.936%              467        2.277%
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH            4723       55.421%            10825       52.782%
                                                  8522      100.000%            20509      100.000%
                                                  1.93         1.70              1.89         1.66

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH         90655        3.778%           179684        3.713%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH        883829       36.830%          1779861       36.776%
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH         64116        2.672%           127516        2.635%
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH        1361136       56.720%          2752714       56.877%
                                               2399736      100.000%          4839775      100.000%
                                                  2.12         1.86              2.13         1.86

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH          4638       10.884%            10539        9.780%
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH         18531       43.488%            52023       48.278%
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH           495        1.162%             1404        1.303%
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH         18948       44.466%            43791       40.639%
                                                 42612      100.000%           107757      100.000%
                                                  1.79         1.53              1.73         1.46

RECOVER_AT_DECODE_BR_FROM_UOC                        0                              0              

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0          7689        3.394%            16685        3.669%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1         25062       11.063%            50833       11.177%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2         27800       12.271%            55509       12.205%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3          3473        1.533%             6614        1.454%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4          4824        2.129%             9757        2.145%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5         10396        4.589%            20991        4.616%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6          2497        1.102%             4727        1.039%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7        144808       63.919%           289671       63.694%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20             0        0.000%                0        0.000%
                                                226549      100.000%           454787      100.000%
                                                  5.26         2.32              5.24         2.32

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0           775        5.563%             2058        6.633%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1          1166        8.370%             2542        8.193%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2          1730       12.418%             3560       11.475%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3           245        1.759%              424        1.367%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4           636        4.565%             1562        5.035%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5           217        1.558%              534        1.721%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6           151        1.084%              471        1.518%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7          9011       64.683%            19874       64.058%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20             0        0.000%                0        0.000%
                                                 13931      100.000%            31025      100.000%
                                                  5.24         2.23              5.22         2.20

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0          7689        3.394%            16685        3.669%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3             3        0.001%                6        0.001%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4            40        0.018%               89        0.020%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5            20        0.009%               55        0.012%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6            50        0.022%               82        0.018%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7        218747       96.556%           437870       96.280%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0        0.000%                0        0.000%
                                                226549      100.000%           454787      100.000%
                                                  6.76         0.24              6.74         0.26

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0           775        5.563%             2058        6.633%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3            11        0.079%               29        0.093%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4            27        0.194%               59        0.190%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5             8        0.057%               23        0.074%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6             1        0.007%               11        0.035%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7         13109       94.099%            28844       92.970%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14             0        0.000%                1        0.003%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19             0        0.000%                0        0.000%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20             0        0.000%                0        0.000%
                                                 13931      100.000%            31025      100.000%
                                                  6.60         0.42              6.52         0.49

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_FT_LINES_1_ON_PATH                     20495        4.735%            42176        4.824%
UOP_CACHE_FT_LINES_2_ON_PATH                     58838       13.593%           119504       13.669%
UOP_CACHE_FT_LINES_3_ON_PATH                     72186       16.677%           144871       16.570%
UOP_CACHE_FT_LINES_4_ON_PATH                     51177       11.824%           102406       11.713%
UOP_CACHE_FT_LINES_5_ON_PATH                     22619        5.226%            47414        5.423%
UOP_CACHE_FT_LINES_6_ON_PATH                     55455       12.812%           112357       12.851%
UOP_CACHE_FT_LINES_7_ON_PATH                      8570        1.980%            17070        1.952%
UOP_CACHE_FT_LINES_8_ON_PATH                     56267       12.999%           112842       12.907%
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH            87234       20.154%           175660       20.092%
                                                432841      100.000%           874300      100.000%
                                                  4.31         3.18              4.31         3.18

UOP_CACHE_FT_LINES_1_OFF_PATH                     1072       12.579%             2220       10.825%
UOP_CACHE_FT_LINES_2_OFF_PATH                     1735       20.359%             4080       19.894%
UOP_CACHE_FT_LINES_3_OFF_PATH                      652        7.651%             1662        8.104%
UOP_CACHE_FT_LINES_4_OFF_PATH                      867       10.174%             1930        9.411%
UOP_CACHE_FT_LINES_5_OFF_PATH                      771        9.047%             1925        9.386%
UOP_CACHE_FT_LINES_6_OFF_PATH                      682        8.003%             1578        7.694%
UOP_CACHE_FT_LINES_7_OFF_PATH                      360        4.224%              744        3.628%
UOP_CACHE_FT_LINES_8_OFF_PATH                      456        5.351%             1038        5.061%
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH            1927       22.612%             5332       25.998%
                                                  8522      100.000%            20509      100.000%
                                                  3.86         3.17              4.06         3.36

UOP_CACHE_PREFETCH_PW_LENGTH_1                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_2                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_3                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_4                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_5                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_6                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_7                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_8                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_9                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_10                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_11                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_12                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_13                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_14                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_15                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_16                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_17                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_18                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_19                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_20                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_21                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_22                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_23                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_24                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS                                      17960        0.517%            37114        0.534%
DCACHE_ST_BUFFER_HIT                                35        0.001%               70        0.001%
DCACHE_HIT                                     3457123       99.482%          6908334       99.465%
                                               3475118      100.000%          6945518      100.000%
                                                  1.99         1.98              1.99         1.98

DCACHE_MISS_ONPATH                               17960       88.973%            37114       82.375%
DCACHE_MISS_OFFPATH                               2226       11.027%             7941       17.625%
                                                 20186      100.000%            45055      100.000%
                                                  0.11         0.30              0.18         0.35

DCACHE_ST_BUFFER_HIT_ONPATH                         35      100.000%               70       97.222%
DCACHE_ST_BUFFER_HIT_OFFPATH                         0        0.000%                2        2.778%
                                                    35      100.000%               72      100.000%
                                                  0.00         0.00              0.03         0.16

DCACHE_HIT_ONPATH                              3457123       96.666%          6908334       96.118%
DCACHE_HIT_OFFPATH                              119251        3.334%           279036        3.882%
                                               3576374      100.000%          7187370      100.000%
                                                  0.03         0.18              0.04         0.19

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH                     0         -nan%                0         -nan%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS_LD                                   16969       94.482%            34894       94.018%
DCACHE_MISS_ST                                     991        5.518%             2220        5.982%
                                                 17960      100.000%            37114      100.000%
                                                  0.06         0.22              0.06         0.23

DCACHE_MISS_LD_ONPATH                            16969       88.431%            34894       81.520%
DCACHE_MISS_LD_OFFPATH                            2220       11.569%             7910       18.480%
                                                 19189      100.000%            42804      100.000%
                                                  0.12         0.30              0.18         0.36

DCACHE_MISS_ST_ONPATH                              991       99.398%             2220       98.623%
DCACHE_MISS_ST_OFFPATH                               6        0.602%               31        1.377%
                                                   997      100.000%             2251      100.000%
                                                  0.01         0.08              0.01         0.12

DCACHE_MISS_WAITMEM                                  0                             18              

MEM_REQ_ROW_BUFFER_HITS                              0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_MISSES                            0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

SHADOW_ROW_BUFFER_HITS                               0                              0              

SHADOW_ROW_HIT_STALL_TIME                            0                              0              

CHANNEL0_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL1_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL2_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL3_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL4_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL5_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL6_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL7_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL_IDLE_DESPITE_READY_CMD                       0                              0              

MEM_NUM_TOTAL_BUS_CYCLES                             0                              0              

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE                      0          -nan                0          -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE                     0          -nan                0          -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

RAMULATOR_QUEUE_ENQUEUED                             0                              0              

RAMULATOR_QUEUE_FULL                                 0                              0              

BUS_DEMAND_ACCESS                                  989                           5662              

BUS_PREF_ACCESS                                    164                            744              

BUS_ACCESS                                           0                              0              

L1_DEMAND_ACCESS                                  2152                           9903              

L1_PREF_ACCESS                                     586                           9180              

L1_ACCESS                                         2502                          18000              

MLC_DEMAND_ACCESS                                 8993                          18298              

MLC_PREF_ACCESS                                   6677                          15037              

MLC_ACCESS                                       15670                          33335              

L1_HIT                                              78        7.303%              248        6.310%
L1_MISS                                            990       92.697%             3682       93.690%
                                                  1068      100.000%             3930      100.000%
                                                  0.93         0.90              0.94         0.91

L1_HIT_ALL                                         151       11.580%              589        8.420%
L1_MISS_ALL                                       1153       88.420%             6406       91.580%
                                                  1304      100.000%             6995      100.000%
                                                  0.88         0.84              0.92         0.88

L1_DEMAND_MISS                                     988       85.690%             3672       57.321%
L1_PREF_REQ_MISS                                   164       14.224%              744       11.614%
L1_WB_MISS                                           1        0.087%             1990       31.065%
                                                  1153      100.000%             6406      100.000%
                                                  0.14         0.33              0.74         0.82

L1_DEMAND_HIT                                       78       51.656%              248       42.105%
L1_PREF_REQ_HIT                                     71       47.020%              338       57.385%
L1_WB_HIT                                            2        1.325%                3        0.509%
                                                   151      100.000%              589      100.000%
                                                  0.50         0.39              0.58         0.33

L1_MISS_ONPATH                                     929       93.838%             3473       94.324%
L1_MISS_OFFPATH                                     61        6.162%              209        5.676%
                                                   990      100.000%             3682      100.000%
                                                  0.06         0.23              0.06         0.23

L1_MISS_ALL_ONPATH                                1092       94.709%             4273       66.703%
L1_MISS_ALL_OFFPATH                                 61        5.291%             2133       33.297%
                                                  1153      100.000%             6406      100.000%
                                                  0.05         0.22              0.33         0.43

L1_HIT_ONPATH                                       77       98.718%              244       98.387%
L1_HIT_OFFPATH                                       1        1.282%                4        1.613%
                                                    78      100.000%              248      100.000%
                                                  0.01         0.11              0.02         0.13

L1_HIT_ALL_ONPATH                                  149       98.675%              583       98.981%
L1_HIT_ALL_OFFPATH                                   2        1.325%                6        1.019%
                                                   151      100.000%              589      100.000%
                                                  0.01         0.11              0.01         0.10

L1_HIT_ONPATH_SAT_BY_OFFPATH                         0         -nan%                0         -nan%
L1_HIT_ONPATH_SAT_BY_ONPATH                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_OFFPATH_SAT_BY_OFFPATH                        0         -nan%                0         -nan%
L1_HIT_OFFPATH_SAT_BY_ONPATH                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH                  0         -nan%                0         -nan%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH                    0         -nan%                0         -nan%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_FILL_OFFPATH_IFETCH                               0                              0              

L1_FILL_OFFPATH_DATA                                 0                              0              

L1_FILL_OFFPATH                                      0                              0              

L1_USE_OFFPATH_IFETCH                                0          -nan                0          -nan

L1_USE_OFFPATH_DATA                                  0          -nan                0          -nan

L1_USE_OFFPATH                                       0          -nan                0          -nan

JUST_L1_USE_OFFPATH                                  0          -nan                0          -nan

L1_FILL_ONPATH_IFETCH                                0                              0              

L1_FILL_ONPATH_DATA                                  0                              0              

L1_FILL_ONPATH                                       0                              0              

L1_USE_ONPATH_IFETCH                                 0          -nan                0          -nan

L1_USE_ONPATH_DATA                                   0          -nan                0          -nan

L1_USE_ONPATH                                        0          -nan                0          -nan

L1_CYCLE                                       8321870                       16906681              

L1_LINES                                   47843396769     5749.1161      84029186461     4970.1764

MLC_HIT                                           7369       87.362%            13284       77.233%
MLC_MISS                                          1066       12.638%             3916       22.767%
                                                  8435      100.000%            17200      100.000%
                                                  0.13         0.31              0.23         0.38

MLC_HIT_ALL                                      14542       93.158%            27304       82.199%
MLC_MISS_ALL                                      1068        6.842%             5913       17.801%
                                                 15610      100.000%            33217      100.000%
                                                  0.07         0.24              0.18         0.35

MLC_DEMAND_MISS                                   1066       99.813%             3916       66.227%
MLC_PREF_REQ_MISS                                    0        0.000%                0        0.000%
MLC_WB_MISS                                          2        0.187%             1997       33.773%
                                                  1068      100.000%             5913      100.000%
                                                  0.00         0.09              0.68         0.86

MLC_DEMAND_HIT                                    7369       50.674%            13284       48.652%
MLC_PREF_REQ_HIT                                     0        0.000%                0        0.000%
MLC_WB_HIT                                        7173       49.326%            14020       51.348%
                                                 14542      100.000%            27304      100.000%
                                                  0.99         0.99              1.03         1.01

MLC_MISS_ONPATH                                    997       93.527%             3664       93.565%
MLC_MISS_OFFPATH                                    69        6.473%              252        6.435%
                                                  1066      100.000%             3916      100.000%
                                                  0.06         0.24              0.06         0.24

MLC_MISS_ALL_ONPATH                                998       93.446%             3730       63.081%
MLC_MISS_ALL_OFFPATH                                70        6.554%             2183       36.919%
                                                  1068      100.000%             5913      100.000%
                                                  0.07         0.24              0.37         0.44

MLC_HIT_ONPATH                                    7354       99.796%            13249       99.737%
MLC_HIT_OFFPATH                                     15        0.204%               35        0.263%
                                                  7369      100.000%            13284      100.000%
                                                  0.00         0.05              0.00         0.05

MLC_HIT_ALL_ONPATH                               13230       90.978%            24119       88.335%
MLC_HIT_ALL_OFFPATH                               1312        9.022%             3185       11.665%
                                                 14542      100.000%            27304      100.000%
                                                  0.09         0.27              0.12         0.30

L1_QUEUE_OCCUPANCY                               48614        0.0029           264991        0.0157

MLC_QUEUE_OCCUPANCY                              47310        0.0028           257996        0.0153

DCACHE_FILL_PORT_UNAVAILABLE_ONPATH                 93                            171              

DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH                 0                              0              

DCACHE_FILL_OFFPATH                                  0                              0              

DCACHE_USE_OFFPATH                                   0          -nan                0          -nan

DCACHE_FILL_ONPATH                                   0                              0              

DCACHE_USE_ONPATH                                    0          -nan                0          -nan

ICACHE_FILL_OFFPATH                                  0                              0              

ICACHE_USE_OFFPATH                                   0          -nan                0          -nan

ICACHE_FILL_ONPATH                                   0                              0              

ICACHE_USE_ONPATH                                    0          -nan                0          -nan

REQBUF_CREATE_ONPATH                             14457                          28919              

REQBUF_ONPATH_MATCH_OFFPATH                          0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_DATA                         8255                          16611              

REQBUF_ONPATH_MATCH_OFFPATH_DATA                     0        0.0000                0        0.0000

REQBUF_CREATE_ONPATH_IFETCH                          0                             32              

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH                   0          -nan                0        0.0000

REQBUF_CREATE_OFFPATH                             1389                           5381              

ONPATH_KICKED_OUT_OFFPATH                            0                              0              

ONPATH_KICKED_OUT_PREFETCH                           0                              0              

DIST_ICACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_ICACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_ICACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_DCACHE_FILL_OFFPATH_USED                        0         -nan%                0         -nan%
DIST_DCACHE_FILL_OFFPATH_NOTUSED                     0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH_PARTIAL                      0         -nan%                0         -nan%
DIST_DCACHE_FILL_ONPATH                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_L1_FILL_OFFPATH_USED                            0         -nan%                0         -nan%
DIST_L1_FILL_OFFPATH_NOTUSED                         0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH_PARTIAL                          0         -nan%                0         -nan%
DIST_L1_FILL_ONPATH                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_JUST_L1_FILL_OFFPATH_USED                       0         -nan%                0         -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED                    0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL                     0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_REQBUF_OFFPATH_USED                             0        0.000%                0        0.000%
DIST_REQBUF_OFFPATH_NOTUSED                          0        0.000%                0        0.000%
DIST_REQBUF_ONPATH                               13842      100.000%            27710      100.000%
                                                 13842      100.000%            27710      100.000%
                                                  2.00         2.00              2.00         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL                    0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_USED_FULL                       0        0.000%                0        0.000%
DIST2_REQBUF_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST2_REQBUF_ONPATH                              13842      100.000%            27710      100.000%
                                                 13842      100.000%            27710      100.000%
                                                  3.00         3.00              3.00         3.00

DIST_ICACHE_FILL                                     0                              0              

DIST_DCACHE_FILL                                     0                              0              

DIST_L1_FILL                                         0                              0              

DIST_USED_OFFPATH_ICACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_ICACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_DCACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_DCACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_L1                                 0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_L1                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_JUST_L1                            0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_JUST_L1                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_ICACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_DCACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_L1_FULL                                 0         -nan%                0         -nan%
DIST_OFFPATH_L1_PARTIAL                              0         -nan%                0         -nan%
DIST_OFFPATH_L1_NOTUSED                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_JUST_L1_FULL                            0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_PARTIAL                         0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_NOTUSED                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH_IFETCH                               2        0.200%               92        2.466%
MLC_MISS_ONPATH_DFETCH                             994       99.599%             3474       93.137%
MLC_MISS_ONPATH_DSTORE                               1        0.100%               98        2.627%
MLC_MISS_ONPATH_IPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_DPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_WB                                   1        0.100%               65        1.743%
MLC_MISS_ONPATH_WB_NODIRTY                           0        0.000%                1        0.027%
                                                   998      100.000%             3730      100.000%
                                                  1.00         0.13              1.07         0.55

MLC_MISS_OFFPATH_IFETCH                              0        0.000%                9        0.412%
MLC_MISS_OFFPATH_DFETCH                             69       98.571%              240       10.994%
MLC_MISS_OFFPATH_DSTORE                              0        0.000%                3        0.137%
MLC_MISS_OFFPATH_IPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_DPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_WB                                  0        0.000%                0        0.000%
MLC_MISS_OFFPATH_WB_NODIRTY                          1        1.429%             1931       88.456%
                                                    70      100.000%             2183      100.000%
                                                  1.07         0.61              5.42         5.33

MLC_HIT_ONPATH_IFETCH                               88        0.665%              202        0.838%
MLC_HIT_ONPATH_DFETCH                             6781       51.255%            12105       50.189%
MLC_HIT_ONPATH_DSTORE                              485        3.666%              942        3.906%
MLC_HIT_ONPATH_IPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_DPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_WB                                 5262       39.773%             9663       40.064%
MLC_HIT_ONPATH_WB_NODIRTY                          614        4.641%             1207        5.004%
                                                 13230      100.000%            24119      100.000%
                                                  2.85         2.11              2.88         2.12

MLC_HIT_OFFPATH_IFETCH                               2        0.152%                3        0.094%
MLC_HIT_OFFPATH_DFETCH                               9        0.686%               19        0.597%
MLC_HIT_OFFPATH_DSTORE                               4        0.305%               13        0.408%
MLC_HIT_OFFPATH_IPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_DPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_WB                                   1        0.076%                9        0.283%
MLC_HIT_OFFPATH_WB_NODIRTY                        1296       98.780%             3141       98.619%
                                                  1312      100.000%             3185      100.000%
                                                  5.94         5.93              5.95         5.92

L1_MISS_ONPATH_IFETCH                                2        0.183%               97        2.270%
L1_MISS_ONPATH_DFETCH                              926       84.799%             3311       77.487%
L1_MISS_ONPATH_DSTORE                                1        0.092%               65        1.521%
L1_MISS_ONPATH_IPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_DPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_WB                                    1        0.092%               66        1.545%
L1_MISS_ONPATH_WB_NODIRTY                          162       14.835%              734       17.178%
                                                  1092      100.000%             4273      100.000%
                                                  1.74         1.90              1.91         2.07

L1_MISS_OFFPATH_IFETCH                               0        0.000%                8        0.375%
L1_MISS_OFFPATH_DFETCH                              61      100.000%              199        9.330%
L1_MISS_OFFPATH_DSTORE                               0        0.000%                2        0.094%
L1_MISS_OFFPATH_IPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_DPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_WB                                   0        0.000%                2        0.094%
L1_MISS_OFFPATH_WB_NODIRTY                           0        0.000%             1922       90.108%
                                                    61      100.000%             2133      100.000%
                                                  1.00         0.00              5.51         5.43

L1_HIT_ONPATH_IFETCH                                 0        0.000%                0        0.000%
L1_HIT_ONPATH_DFETCH                                77       51.678%              210       36.021%
L1_HIT_ONPATH_DSTORE                                 0        0.000%               34        5.832%
L1_HIT_ONPATH_IPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_DPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_WB                                     0        0.000%                0        0.000%
L1_HIT_ONPATH_WB_NODIRTY                            72       48.322%              339       58.148%
                                                   149      100.000%              583      100.000%
                                                  3.42         3.46              3.97         3.87

L1_HIT_OFFPATH_IFETCH                                0        0.000%                0        0.000%
L1_HIT_OFFPATH_DFETCH                                1       50.000%                4       66.667%
L1_HIT_OFFPATH_DSTORE                                0        0.000%                0        0.000%
L1_HIT_OFFPATH_IPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_DPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB                                    0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB_NODIRTY                            1       50.000%                2       33.333%
                                                     2      100.000%                6      100.000%
                                                  3.50         4.97              2.67         3.08

DRAM_CYCLES                                          0                              0              

DRAM_UNBLOCK_CYCLES                                  0          -nan                0          -nan

DRAM_UNBLOCK_PERIODS                                 0                              0              

MEM_REQ_BUFFER_FULL                                  0                           3139              

MEM_REQ_BUFFER_FULL_DENIED_DEMAND                    0                             35              

CORE_MEM_BLOCKED                                     0                             66              

MEM_REQ_BUFFER_FULL_DENIED_IFETCH                    0         -nan%               17       20.000%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH                    0         -nan%               14       16.471%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE                    0         -nan%                4        4.706%
MEM_REQ_BUFFER_FULL_DENIED_IPRF                      0         -nan%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DPRF                      0         -nan%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB                        0         -nan%               34       40.000%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY                0         -nan%               16       18.824%
                                                     0         -nan%               85      100.000%
                                                  -nan         -nan              3.39         2.36

MEM_QUEUE_FULL                                       0                           3054              

MEM_REQ_BUFFER_MISS                              15846       56.025%            34300       52.824%
MEM_REQ_BUFFER_HIT                               12438       43.975%            30632       47.176%
                                                 28284      100.000%            64932      100.000%
                                                  0.44         0.47              0.47         0.49

MEM_REQ_FDIP_BUFFER_HIT                            589                           2421              

MEM_REQ_FDIP_CYCLE_DELTA                          3200                         229311              

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT                     0                             32              

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA                    0                            518              

MEM_REQ_IFETCH                                       0        0.000%               42        0.122%
MEM_REQ_DFETCH                                    7853       49.558%            15838       46.175%
MEM_REQ_DSTORE                                     490        3.092%             1056        3.079%
MEM_REQ_IPRF                                         0        0.000%                0        0.000%
MEM_REQ_DPRF                                         0        0.000%                0        0.000%
MEM_REQ_WB                                        5352       33.775%             9985       29.111%
MEM_REQ_WB_NODIRTY                                2151       13.574%             7379       21.513%
                                                 15846      100.000%            34300      100.000%
                                                  3.06         2.42              3.27         2.68

LD_NO_FORWARD                                  3204400       97.124%          6468813       97.123%
FORWARDED_LD                                     94895        2.876%           191640        2.877%
                                               3299295      100.000%          6660453      100.000%
                                                  0.03         0.16              0.03         0.16

WRONGPATH_L1Q_REMOVALS                               0         -nan%                0         -nan%
WRONGPATH_BUSQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_MEMQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_REMOVALS                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WRONGPATH_L1Q_DEMOTIONS                              0         -nan%                0         -nan%
WRONGPATH_BUSQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_MEMQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_DEMOTIONS                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_QMLC                                      94       97.917%              277       93.266%
PROMOTION_QL1                                        2        2.083%               20        6.734%
                                                    96      100.000%              297      100.000%
                                                  0.02         0.14              0.07         0.24

PROMOTION_QBUSOUT                                    0                              0              

PROMOTION_QMEM                                       0                              0              

PROMOTION_QL1FILL                                    1                              6              

PROMOTION_QMLC_FILL                                  0                             22              

NOPROMOTION_QMEM                                     0                              0              

NOPROMOTION_QL1FILL                                  0         -nan%                0         -nan%
NOPROMOTION_QMLC_FILL                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON                        2                             20              

ICACHE_FILL_CORRECT_REQ                             93        1.398%              379        2.507%
ICACHE_FILL_INCORRECT_REQ                         6560       98.602%            14736       97.493%
                                                  6653      100.000%            15115      100.000%
                                                  0.99         0.98              0.97         0.96

ICACHE_FILL_CORRECT_REQ_BY_FDIP                     93        1.398%              343        2.269%
ICACHE_FILL_INCORRECT_REQ_BY_FDIP                 6560       98.602%            14730       97.453%
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND             0        0.000%               36        0.238%
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND             0        0.000%                6        0.040%
                                                  6653      100.000%            15115      100.000%
                                                  0.99         0.01              0.98         0.07

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD            86                            287              

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              2              

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD             5                             37              

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA         1160831788                     1519057687              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND             0                           8938              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP          1747                          39422              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD          1112                          14499              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                             24              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA      83230745458                   108747246095              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND             0                           1371              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP         91939                         892767              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

MEM_REQ_INIT                                     15846                          34300              

MEM_REQ_COMPLETE                                 15846        1.0000            34300        1.0000

MEM_REQ_KILLED                                       0        0.0000                0        0.0000

MEM_REQ_COMPLETE_MLC                             14542        0.9177            27305        0.7961

MEM_REQ_COMPLETE_L1                                 72        0.0045              339        0.0099

MEM_REQ_COMPLETE_MEM                              1232        0.0777             6656        0.1941

MEM_REQ_INIT_ONPATH                              14457        0.9123            28919        0.8431

MEM_REQ_INIT_OFFPATH                              1389        0.0877             5381        0.1569

MEM_REQ_COMPLETE_ONPATH                          14485        0.9141            29036        0.8465

MEM_REQ_COMPLETE_OFFPATH                          1361        0.0859             5264        0.1535

MEM_REQ_INIT_IFETCH                                  0        0.000%               42        0.131%
MEM_REQ_INIT_DFETCH                               7853       52.367%            15838       49.480%
MEM_REQ_INIT_DSTORE                                490        3.268%             1056        3.299%
MEM_REQ_INIT_IPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_DPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_WB                                   5352       35.690%             9985       31.194%
MEM_REQ_INIT_WB_NODIRTY                           1301        8.676%             5088       15.896%
                                                 14996      100.000%            32009      100.000%
                                                  2.89         2.25              3.07         2.49

MEM_REQ_COMPLETE_IFETCH                            327        2.062%             1416        4.123%
MEM_REQ_COMPLETE_DFETCH                           8477       53.466%            17087       49.758%
MEM_REQ_COMPLETE_DSTORE                            490        3.091%             1056        3.075%
MEM_REQ_COMPLETE_IPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_DPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_WB                               5264       33.201%             9725       28.320%
MEM_REQ_COMPLETE_WB_NODIRTY                       1297        8.180%             5056       14.723%
                                                 15855      100.000%            34340      100.000%
                                                  2.75         2.19              2.86         2.39

MEM_REQ_KILLED_IFETCH                              841      100.000%             2251      100.000%
MEM_REQ_KILLED_DFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DSTORE                                0        0.000%                0        0.000%
MEM_REQ_KILLED_IPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_DPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_WB                                    0        0.000%                0        0.000%
MEM_REQ_KILLED_WB_NODIRTY                            0        0.000%                0        0.000%
                                                   841      100.000%             2251      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_INIT_OFFPATH_IFETCH                          0        0.000%               10        0.186%
MEM_REQ_INIT_OFFPATH_DFETCH                         84        6.048%              267        4.962%
MEM_REQ_INIT_OFFPATH_DSTORE                          4        0.288%               16        0.297%
MEM_REQ_INIT_OFFPATH_IPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_DPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB                              0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY                   1301       93.665%             5088       94.555%
                                                  1389      100.000%             5381      100.000%
                                                  5.69         5.64              5.73         5.68

MEM_REQ_INIT_ONPATH_IFETCH                           0        0.000%               32        0.120%
MEM_REQ_INIT_ONPATH_DFETCH                        7769       57.096%            15571       58.476%
MEM_REQ_INIT_ONPATH_DSTORE                         486        3.572%             1040        3.906%
MEM_REQ_INIT_ONPATH_IPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_DPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_WB                            5352       39.333%             9985       37.498%
MEM_REQ_INIT_ONPATH_WB_NODIRTY                       0        0.000%                0        0.000%
                                                 13607      100.000%            26628      100.000%
                                                  2.61         1.93              2.54         1.92

MEM_REQ_MATCH_IFETCH                               243        1.952%             1182        4.060%
MEM_REQ_MATCH_DFETCH                             10547       84.708%            23442       80.529%
MEM_REQ_MATCH_DSTORE                               493        3.960%             1124        3.861%
MEM_REQ_MATCH_IPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_DPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_WB                                  1100        8.835%             2368        8.135%
MEM_REQ_MATCH_WB_NODIRTY                            68        0.546%              994        3.415%
                                                 12451      100.000%            29110      100.000%
                                                  1.40         1.19              1.49         1.41

MEM_REQ_COMPLETE_OFFPATH_IFETCH                      2        0.147%               15        0.285%
MEM_REQ_COMPLETE_OFFPATH_DFETCH                     57        4.188%              178        3.381%
MEM_REQ_COMPLETE_OFFPATH_DSTORE                      4        0.294%               15        0.285%
MEM_REQ_COMPLETE_OFFPATH_IPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_DPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB                          1        0.073%               11        0.209%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY               1297       95.298%             5045       95.840%
                                                  1361      100.000%             5264      100.000%
                                                  5.77         5.73              5.80         5.75

MEM_REQ_COMPLETE_ONPATH_IFETCH                      90        0.660%              319        1.191%
MEM_REQ_COMPLETE_ONPATH_DFETCH                    7805       57.205%            15700       58.615%
MEM_REQ_COMPLETE_ONPATH_DSTORE                     486        3.562%             1041        3.887%
MEM_REQ_COMPLETE_ONPATH_IPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_DPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_WB                        5263       38.574%             9714       36.267%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY                   0        0.000%               11        0.041%
                                                 13644      100.000%            26785      100.000%
                                                  2.57         1.92              2.48         1.90

MEM_REQ_COMPLETE_MEM_IFETCH                        843       43.952%             2380       29.014%
MEM_REQ_COMPLETE_MEM_DFETCH                       1072       55.892%             3754       45.764%
MEM_REQ_COMPLETE_MEM_DSTORE                          1        0.052%              101        1.231%
MEM_REQ_COMPLETE_MEM_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_WB                              1        0.052%               53        0.646%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY                      1        0.052%             1915       23.345%
                                                  1918      100.000%             8203      100.000%
                                                  0.57         0.36              1.92         2.28

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE               180                            852              

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF                 1                              2              

MEM_REQ_COMPLETE_L1_IFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DSTORE                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_IPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB                               0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB_NODIRTY                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_COMPLETE_MLC_IFETCH                        162        1.157%              544        2.058%
MEM_REQ_COMPLETE_MLC_DFETCH                       6790       48.500%            12124       45.862%
MEM_REQ_COMPLETE_MLC_DSTORE                        489        3.493%              955        3.612%
MEM_REQ_COMPLETE_MLC_IPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_WB                           5263       37.593%             9672       36.586%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY                   1296        9.257%             3141       11.882%
                                                 14000      100.000%            26436      100.000%
                                                  2.99         2.27              3.07         2.35

CORE_MLP_CLUSTERS                                  614                           1208              

CORE_MLP                                        105726                        1059977              

CORE_MLP_IFETCH                                      0                              0              

CORE_MLP_DFETCH                                      0                              0              

CORE_MLP_DSTORE                                      0                              0              

CORE_MLP_IPRF                                        0                              0              

CORE_MLP_DPRF                                        0                              0              

CORE_MLP_WB                                          0                              0              

CORE_MLP_WB_NODIRTY                                  0                              0              

CORE_MLP_0                                     8244621       99.072%         16599744       98.185%
CORE_MLP_1                                       54541        0.655%           181982        1.076%
CORE_MLP_2                                       17657        0.212%            66813        0.395%
CORE_MLP_3                                        4477        0.054%            16357        0.097%
CORE_MLP_4                                         430        0.005%             5675        0.034%
CORE_MLP_5                                         144        0.002%             2152        0.013%
CORE_MLP_6                                           0        0.000%             1537        0.009%
CORE_MLP_7                                           0        0.000%             1149        0.007%
CORE_MLP_8                                           0        0.000%              859        0.005%
CORE_MLP_9                                           0        0.000%              861        0.005%
CORE_MLP_10                                          0        0.000%              823        0.005%
CORE_MLP_11                                          0        0.000%              841        0.005%
CORE_MLP_12                                          0        0.000%              864        0.005%
CORE_MLP_13                                          0        0.000%              817        0.005%
CORE_MLP_14                                          0        0.000%             1113        0.007%
CORE_MLP_15                                          0        0.000%              847        0.005%
CORE_MLP_16                                          0        0.000%              802        0.005%
CORE_MLP_17                                          0        0.000%              976        0.006%
CORE_MLP_18                                          0        0.000%              821        0.005%
CORE_MLP_19                                          0        0.000%              692        0.004%
CORE_MLP_20                                          0        0.000%              677        0.004%
CORE_MLP_21                                          0        0.000%              739        0.004%
CORE_MLP_22                                          0        0.000%             1656        0.010%
CORE_MLP_23                                          0        0.000%             4251        0.025%
CORE_MLP_24                                          0        0.000%             5767        0.034%
CORE_MLP_25                                          0        0.000%             4445        0.026%
CORE_MLP_26                                          0        0.000%             1042        0.006%
CORE_MLP_27                                          0        0.000%              947        0.006%
CORE_MLP_28                                          0        0.000%             1208        0.007%
CORE_MLP_29                                          0        0.000%              157        0.001%
CORE_MLP_30                                          0        0.000%               67        0.000%
CORE_MLP_31                                          0        0.000%                0        0.000%
CORE_MLP_32                                          0        0.000%                0        0.000%
                                               8321870      100.000%         16906681      100.000%
                                                  0.01         0.14              0.06         0.94

MEM_QUEUE_OCC_0                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_4                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_8                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_12                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_16                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_20                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_24                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_28                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_32                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_36                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_40                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_44                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_48                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_52                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_56                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_60                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_64                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_68                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_72                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_76                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_80                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_84                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_88                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_92                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_96                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_100                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_104                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_108                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_112                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_116                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_120                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_124                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_128                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

OPEN_PAGE_HIT                                        0         -nan%                0         -nan%
CLOSED_PAGE_MISS                                     0         -nan%                0         -nan%
WRONG_PAGE_MISS                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_LD_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_ST_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_ST_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L0_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_BANK_BLOCK                                   60        0.399%              118        0.367%
MLC_LD_BANK_AVAIL                                14996       99.601%            32009       99.633%
                                                 15056      100.000%            32127      100.000%
                                                  1.00         0.99              1.00         0.99

MLC_ST_BANK_BLOCK                                    0        0.000%                0        0.000%
MLC_ST_BANK_AVAIL                                  614      100.000%             1208      100.000%
                                                   614      100.000%             1208      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_LD_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_LD_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_ST_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_LD_BANK_BLOCK                                   130        9.072%             5093       42.136%
L1_LD_BANK_AVAIL                                  1303       90.928%             6994       57.864%
                                                  1433      100.000%            12087      100.000%
                                                  0.91         0.87              0.58         0.54

L1_ST_BANK_BLOCK                                     0        0.000%                0        0.000%
L1_ST_BANK_AVAIL                                     1      100.000%                1      100.000%
                                                     1      100.000%                1      100.000%
                                                  1.00          inf              1.00          inf

L1_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_ST_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_ST_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_PF_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_PF_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_FILL                                              0                              0              

L1_FILL                                           1153      100.000%             6406      100.000%
L1_WB_FILL                                           0        0.000%                0        0.000%
                                                  1153      100.000%             6406      100.000%
                                                  0.00         0.00              0.00         0.00

L1_DEMAND_FILL                                     989       85.776%             5662       88.386%
L1_PREF_FILL                                       164       14.224%              744       11.614%
                                                  1153      100.000%             6406      100.000%
                                                  0.14         0.33              0.12         0.30

MLC_FILL                                          1077      100.000%             5952       99.983%
MLC_WB_FILL                                          0        0.000%                1        0.017%
                                                  1077      100.000%             5953      100.000%
                                                  0.00         0.00              0.00         0.01

MLC_DEMAND_FILL                                   1068       99.164%             5912       99.328%
MLC_PREF_FILL                                        9        0.836%               40        0.672%
                                                  1077      100.000%             5952      100.000%
                                                  0.01         0.09              0.01         0.08

NORESET_L1_FILL                                   1153                           6406              

NORESET_L1_FILL_NONPREF                            988                           3672              

NORESET_L1_FILL_PREF                               165                           2734              

NORESET_L1_EVICT                                     0                              0              

NORESET_L1_EVICT_NONPREF                             0                              0              

NORESET_L1_EVICT_PREF_USED                           0                              0              

NORESET_L1_EVICT_PREF_UNUSED                         0                              0              

NORESET_L1_PREF_USED                                68                            236              

ORACLE_OFFPATH_DC_FILL                               0                              0              

ORACLE_OFFPATH_IC_FILL                               0                              0              

ORACLE_OFFPATH_L1_FILL                               0                              0              

UPDATE_EVENT_QUEUE_PROCESS                           0                              0              

INSERT_EVENT_QUEUE_PROCESS                           0                              0              

ICFILL_AFTER_REDIRECT                                0                              0              

EVENT_QUEUE_MATCH_ADD_REQ                            0                              0              

DC_PREF_CACHE_INSERT_REQ                             0                              0              

DC_PREF_REQ_DCACHE_HIT                               0         -nan%                0         -nan%
DC_PREF_REQ_PREF_CACHE_HIT                           0         -nan%                0         -nan%
DC_PREF_REQ_L1_MISS                                  0         -nan%                0         -nan%
DC_PREF_REQ_CORR                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_PREF_CACHE_INSERT                                 0                              0              

DC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

DC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

DC_PREF_CACHE_HIT                                    0                              0              

DC_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_HIT_L1_MISS                                  0                              0              

IC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

IC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

IC_PREF_CACHE_HIT                                    0                              0              

IC_PREF_CACHE_HIT_OFFPATH                            0                              0              

L1_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

L1_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

L1_PREF_CACHE_HIT                                    0                              0              

L1_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_CACHE_FILL                                   0                              0              

DC_PREF_MOVE_DC                                      0         -nan%                0         -nan%

DC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

IC_PREF_CACHE_FILL                                   0                              0              

IC_PREF_MOVE_IC                                      0         -nan%                0         -nan%

IC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

L1_PREF_CACHE_FILL                                   0                              0              

L1_PREF_MOVE_L1                                      0         -nan%                0         -nan%

OFF_PATH_CONFIRMED                                 665                           6444              

OFF_PATH_NO_FILL_L1                                  0                              0              

WB_L1_MISS_FILL_L1                                   0                              0              

WB_MLC_MISS_FILL_MLC                                 0                              1              

ICACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1_NOREAD                        0                              0              

L1_FILL_SKIPPED                                      0                              0              

MLC_FILL_SKIPPED                                     0                              0              

DCACHE_FILL                                       8352                          16934              

DCACHE_WB_REQ                                      614        0.0735             1208        0.0713

DCACHE_WB_REQ_DIRTY                                614      100.000%             1208      100.000%
DCACHE_WB_REQ_NODIRTY                                0        0.000%                0        0.000%
                                                   614      100.000%             1208      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_FILL                                         93                            379              

ICACHE_WB_REQ                                        0        0.0000                0        0.0000

L1_FILL_DIRTY                                        0        0.0000                0        0.0000

MLC_FILL_DIRTY                                       1        0.0009                1        0.0002

ICACHE_UNUSEFUL_CL_CYC                               0                              0              

ICACHE_UNUSEFUL_CL                                   0                              0              

ICACHE_EVICT_MISS_ONPATH_BY_FDIP                     0         -nan%                0         -nan%
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_MISS_BY_FDIP_ONPATH                     0         -nan%                0         -nan%
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_HIT_ONPATH_BY_FDIP                      0         -nan%                0         -nan%
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ICACHE_EVICT_HIT_BY_FDIP_ONPATH                      0         -nan%                0         -nan%
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED_NULL                                  0         -nan%                0         -nan%
MEM_REQ_DENIED_INST_OUTOF_CS                         0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_IN_CS                            0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED                                       0         -nan%                0         -nan%
MEM_REQ_NOT_DENIED                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_HIT_WB_STALL                                  0                              0              

EXCLUSION_VIOLATED_OSR                               0         -nan%                0         -nan%
EXCLUSION_VIOLATED_NOTOSR                            0         -nan%                0         -nan%
EXCLUSION_NOT_VIOLATED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIRTY_WRITE_TO_ICACHE                                0                              0              

STREAM_DC_HIT_NOSEND                                 0         -nan%                0         -nan%
STREAM_WBQDC_HIT_NOSEND                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

STREAM_DCACHE_PREF_HIT                               0                              0              

PREF_DC_HIT_ON_INSERT                                0         -nan%                0         -nan%
PREF_L1_HIT_ON_INSERT                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_NEWREQ_MATCHED_MLC_REQ                            2                              4              

MLC_NEWREQ_MATCHED_L2_PREF                           9                             40              

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT                   0        0.0000                0        0.0000

NEWREQ_WB_MATCH_IGNORED                              0                              0              

DEMAND_MATCH_WB_NEW_DONE_FUNC                        0         -nan%                0         -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB                                      0         -nan%                0         -nan%
DEMAND_MATCH_WB_NODIRTY                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WBALL_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_IFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DSTORE                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_IPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_DPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB                                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_ND_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WB_MATCH_DEMAND                                      0        0.000%                0        0.000%
WB_MATCH_PREF                                        0        0.000%                0        0.000%
WB_MATCH_WB                                          0        0.000%                0        0.000%
WB_MATCH_WB_FILTERED                             11430      100.000%            25829      100.000%
                                                 11430      100.000%            25829      100.000%
                                                  3.00         3.00              3.00         3.00

WB_COMING_BACK_FROM_MEM                              0                              0              

WB_COMING_BACK_FROM_L1                               0                              0              

WB_COMING_BACK_FROM_MLC                              0                              0              

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH               27        0.228%               90        0.320%
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC         11816       99.772%            28071       99.680%
                                                 11843      100.000%            28161      100.000%
                                                  1.00         1.00              1.00         1.00

TOTAL_ONPATH_ICACHE_FILLS                            0                              0              

TOTAL_ONPATH_DCACHE_FILLS                            0                              0              

TOTAL_ONPATH_L1_FILLS                                0                              0              

PER1K_ONPATH_ICACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_DCACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_L1_FILLS                                0        0.0000                0        0.0000

PER1K_L1_DEMAND_MISS_ONPATH                        929        0.0464             3473        0.1736

PER1K_L1_DEMAND_MISS_OFFPATH                        61        0.0031              209        0.0104

L2_IDEAL_FILL_L1                                     0         -nan%                0         -nan%
L2_IDEAL_MISS_L2                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L2_IDEAL_FILL_ICACHE                                 0         -nan%                0         -nan%
L2_IDEAL_MISS_ICACHE                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_MISS_DELTA__0                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__1                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__2                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__3                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__4                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__5                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__6                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__7                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__8                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__9                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_HIT_DELTA__0                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__1                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__2                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__3                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__4                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__5                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__6                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__7                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__8                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_MISS_DELTA__0                                     0         -nan%                0         -nan%
DC_MISS_DELTA__1                                     0         -nan%                0         -nan%
DC_MISS_DELTA__2                                     0         -nan%                0         -nan%
DC_MISS_DELTA__3                                     0         -nan%                0         -nan%
DC_MISS_DELTA__4                                     0         -nan%                0         -nan%
DC_MISS_DELTA__5                                     0         -nan%                0         -nan%
DC_MISS_DELTA__6                                     0         -nan%                0         -nan%
DC_MISS_DELTA__7                                     0         -nan%                0         -nan%
DC_MISS_DELTA__8                                     0         -nan%                0         -nan%
DC_MISS_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ONE_MORE_SUCESS                                      0         -nan%                0         -nan%
ONE_MORE_DISCARDED_L0CACHE                           0         -nan%                0         -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PREF_L1_TOTAL_SENT                                 164                            744              

PREF_L1_TOTAL_USED                                  68       41.463%              236       65.014%
PREF_L1_TOTAL_PARTIAL_USED                           9        5.488%               40       11.019%
PREF_L1_TOTAL_NOT_USED                              87       53.049%               87       23.967%
PREF_L1_TOTAL_DROPPED                                0        0.000%                0        0.000%
                                                   164      100.000%              363      100.000%
                                                  1.12         0.65              0.59         0.70

PREF_MLC_TOTAL_SENT                                  0                              0              

PREF_MLC_TOTAL_USED                                141       94.000%              815       95.322%
PREF_MLC_TOTAL_PARTIAL_USED                          9        6.000%               40        4.678%
PREF_MLC_TOTAL_NOT_USED                              0        0.000%                0        0.000%
PREF_MLC_TOTAL_DROPPED                               0        0.000%                0        0.000%
                                                   150      100.000%              855      100.000%
                                                  0.06         0.23              0.05         0.21

CORE_MLC_PREF_REQ_MISS                               0        0.000%                0        0.000%
CORE_MLC_DEMAND_MISS                              1066       99.813%             3916       66.227%
CORE_MLC_WB_MISS                                     2        0.187%             1997       33.773%
                                                  1068      100.000%             5913      100.000%
                                                  1.00         0.06              1.34         0.91

CORE_MLC_PREF_REQ_HIT                                0        0.000%                0        0.000%
CORE_MLC_DEMAND_HIT                               7369       50.674%            13284       48.652%
CORE_MLC_WB_HIT                                   7173       49.326%            14020       51.348%
                                                 14542      100.000%            27304      100.000%
                                                  1.49         1.16              1.51         1.19

CORE_MLC_HIT                                      7369       87.362%            13284       77.233%
CORE_MLC_MISS                                     1066       12.638%             3916       22.767%
                                                  8435      100.000%            17200      100.000%
                                                  0.13         0.31              0.23         0.38

CORE_MLC_FILL                                     1077      100.000%             5952       99.983%
CORE_MLC_WB_FILL                                     0        0.000%                1        0.017%
                                                  1077      100.000%             5953      100.000%
                                                  0.00         0.00              0.00         0.01

CORE_MLC_DEMAND_FILL                              1068       99.164%             5912       99.328%
CORE_MLC_PREF_FILL                                   9        0.836%               40        0.672%
                                                  1077      100.000%             5952      100.000%
                                                  0.01         0.09              0.01         0.08

CORE_MLC_PREF_FILL_USED                            141       94.000%              815       95.322%
CORE_MLC_PREF_FILL_PARTIAL_USED                      9        6.000%               40        4.678%
CORE_MLC_PREF_FILL_NOT_USED                          0        0.000%                0        0.000%
                                                   150      100.000%              855      100.000%
                                                  0.06         0.23              0.05         0.21

CORE_L1_PREF_REQ_MISS                              164       14.224%              744       11.614%
CORE_L1_DEMAND_MISS                                988       85.690%             3672       57.321%
CORE_L1_WB_MISS                                      1        0.087%             1990       31.065%
                                                  1153      100.000%             6406      100.000%
                                                  0.86         0.14              1.19         0.82

CORE_L1_PREF_REQ_HIT                                71       47.020%              338       57.385%
CORE_L1_DEMAND_HIT                                  78       51.656%              248       42.105%
CORE_L1_WB_HIT                                       2        1.325%                3        0.509%
                                                   151      100.000%              589      100.000%
                                                  0.54         0.38              0.43         0.39

CORE_L1_HIT                                         78        7.303%              248        6.310%
CORE_L1_MISS                                       990       92.697%             3682       93.690%
                                                  1068      100.000%             3930      100.000%
                                                  0.93         0.90              0.94         0.91

CORE_L1_FILL                                      1153      100.000%             6406      100.000%
CORE_L1_WB_FILL                                      0        0.000%                0        0.000%
                                                  1153      100.000%             6406      100.000%
                                                  0.00         0.00              0.00         0.00

CORE_L1_DEMAND_FILL                                989       85.776%             5662       88.386%
CORE_L1_PREF_FILL                                  164       14.224%              744       11.614%
                                                  1153      100.000%             6406      100.000%
                                                  0.14         0.33              0.12         0.30

CORE_L1_PREF_FILL_USED                              68       41.463%              236       65.014%
CORE_L1_PREF_FILL_PARTIAL_USED                       9        5.488%               40       11.019%
CORE_L1_PREF_FILL_NOT_USED                          87       53.049%               87       23.967%
                                                   164      100.000%              363      100.000%
                                                  1.12         1.04              0.59         0.76

CORE_L1_DEMAND_USED_POS0                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS1                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS2                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS3                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS4                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS5                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS6                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS7                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS8                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS9                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS10                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS11                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS12                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS13                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS14                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS15                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS16                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS17                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS18                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS19                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS20                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS21                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS22                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS23                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS24                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS25                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS26                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS27                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS28                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS29                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS30                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS31                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS32                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS33                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS34                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS35                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS36                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS37                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS38                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS39                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS40                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS41                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS42                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS43                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS44                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS45                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS46                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS47                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS48                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS49                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS50                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS51                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS52                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS53                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS54                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS55                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS56                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS57                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS58                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS59                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS60                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS61                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS62                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS63                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS64                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS65                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS66                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS67                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS68                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS69                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS70                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS71                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS72                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS73                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS74                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS75                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS76                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS77                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS78                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS79                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS80                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS81                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS82                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS83                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS84                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS85                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS86                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS87                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS88                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS89                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS90                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS91                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS92                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS93                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS94                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS95                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS96                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS97                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS98                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS99                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS100                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS101                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS102                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS103                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS104                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS105                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS106                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS107                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS108                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS109                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS110                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS111                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS112                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS113                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS114                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS115                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS116                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS117                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS118                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS119                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS120                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS121                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS122                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS123                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS124                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS125                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS126                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS127                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_L1_PREF_USED_POS0                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS1                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS2                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS3                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS4                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS5                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS6                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS7                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS8                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS9                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS10                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS11                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS12                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS13                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS14                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS15                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS16                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS17                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS18                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS19                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS20                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS21                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS22                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS23                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS24                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS25                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS26                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS27                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS28                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS29                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS30                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS31                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS32                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS33                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS34                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS35                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS36                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS37                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS38                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS39                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS40                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS41                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS42                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS43                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS44                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS45                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS46                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS47                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS48                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS49                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS50                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS51                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS52                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS53                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS54                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS55                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS56                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS57                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS58                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS59                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS60                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS61                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS62                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS63                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS64                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS65                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS66                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS67                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS68                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS69                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS70                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS71                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS72                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS73                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS74                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS75                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS76                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS77                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS78                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS79                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS80                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS81                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS82                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS83                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS84                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS85                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS86                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS87                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS88                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS89                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS90                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS91                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS92                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS93                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS94                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS95                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS96                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS97                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS98                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS99                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS100                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS101                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS102                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS103                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS104                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS105                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS106                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS107                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS108                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS109                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS110                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS111                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS112                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS113                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS114                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS115                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS116                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS117                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS118                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS119                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS120                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS121                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS122                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS123                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS124                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS125                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS126                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS127                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_TOTAL_SETS_ALL_INTERVALS                        0                              0              

CORE_L1_AVG_NUM_WAYS                                 0          -nan                0          -nan

L1_PARTITION_INTERVALS                               0                              0              

NORESET_L1_PARTITION                                 0                              0              

L1_SHADOW_ACCESS                                     0                              0              

L1_SHADOW_ACCESS_STALLING                            0                              0              

L1_SHADOW_ACCESS_DEMAND                              0                              0              

L1_SHADOW_HIT                                        0                              0              

L1_SHADOW_HIT_STALLING                               0                              0              

L1_SHADOW_HIT_DEMAND                                 0                              0              

L1_SHADOW_UNTIMELY_HIT                               0                              0              

L1_SHADOW_UNTIMELY_HIT_STALLING                      0                              0              

L1_SHADOW_UNTIMELY_HIT_DEMAND                        0                              0              

L1_SHADOW_HIT_POS0                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS1                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS2                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS3                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS4                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS5                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS6                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS7                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS8                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS9                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS10                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS11                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS12                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS13                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS14                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS15                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS16                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS17                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS18                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS19                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS20                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS21                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS22                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS23                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS24                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS25                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS26                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS27                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS28                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS29                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS30                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS31                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS32                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS33                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS34                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS35                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS36                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS37                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS38                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS39                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS40                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS41                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS42                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS43                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS44                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS45                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS46                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS47                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS48                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS49                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS50                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS51                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS52                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS53                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS54                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS55                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS56                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS57                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS58                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS59                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS60                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS61                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS62                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS63                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS64                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS65                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS66                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS67                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS68                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS69                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS70                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS71                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS72                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS73                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS74                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS75                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS76                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS77                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS78                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS79                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS80                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS81                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS82                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS83                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS84                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS85                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS86                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS87                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS88                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS89                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS90                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS91                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS92                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS93                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS94                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS95                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS96                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS97                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS98                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS99                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS100                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS101                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS102                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS103                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS104                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS105                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS106                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS107                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS108                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS109                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS110                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS111                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS112                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS113                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS114                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS115                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS116                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS117                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS118                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS119                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS120                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS121                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS122                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS123                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS124                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS125                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS126                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS127                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_STALLING_HIT_POS0                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS1                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS2                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS3                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS4                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS5                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS6                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS7                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS8                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS9                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS10                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS11                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS12                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS13                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS14                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS15                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS16                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS17                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS18                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS19                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS20                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS21                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS22                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS23                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS24                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS25                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS26                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS27                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS28                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS29                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS30                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS31                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS32                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS33                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS34                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS35                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS36                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS37                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS38                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS39                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS40                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS41                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS42                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS43                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS44                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS45                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS46                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS47                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS48                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS49                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS50                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS51                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS52                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS53                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS54                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS55                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS56                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS57                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS58                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS59                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS60                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS61                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS62                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS63                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS64                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS65                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS66                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS67                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS68                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS69                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS70                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS71                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS72                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS73                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS74                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS75                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS76                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS77                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS78                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS79                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS80                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS81                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS82                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS83                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS84                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS85                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS86                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS87                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS88                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS89                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS90                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS91                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS92                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS93                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS94                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS95                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS96                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS97                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS98                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS99                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS100                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS101                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS102                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS103                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS104                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS105                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS106                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS107                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS108                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS109                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS110                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS111                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS112                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS113                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS114                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS115                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS116                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS117                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS118                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS119                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS120                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS121                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS122                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS123                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS124                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS125                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS126                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS127                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_DEMAND_HIT_POS0                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS1                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS2                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS3                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS4                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS5                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS6                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS7                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS8                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS9                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS10                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS11                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS12                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS13                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS14                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS15                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS16                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS17                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS18                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS19                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS20                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS21                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS22                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS23                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS24                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS25                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS26                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS27                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS28                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS29                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS30                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS31                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS32                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS33                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS34                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS35                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS36                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS37                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS38                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS39                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS40                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS41                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS42                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS43                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS44                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS45                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS46                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS47                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS48                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS49                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS50                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS51                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS52                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS53                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS54                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS55                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS56                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS57                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS58                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS59                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS60                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS61                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS62                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS63                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS64                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS65                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS66                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS67                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS68                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS69                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS70                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS71                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS72                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS73                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS74                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS75                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS76                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS77                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS78                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS79                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS80                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS81                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS82                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS83                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS84                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS85                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS86                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS87                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS88                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS89                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS90                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS91                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS92                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS93                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS94                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS95                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS96                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS97                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS98                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS99                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS100                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS101                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS102                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS103                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS104                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS105                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS106                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS107                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS108                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS109                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS110                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS111                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS112                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS113                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS114                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS115                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS116                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS117                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS118                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS119                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS120                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS121                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS122                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS123                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS124                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS125                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS126                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS127                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_SENT                                   0                              0              

CORE_PREF_MLC_USED                                 141       94.000%              815       95.322%
CORE_PREF_MLC_PARTIAL_USED                           9        6.000%               40        4.678%
CORE_PREF_MLC_NOT_USED                               0        0.000%                0        0.000%
CORE_PREF_MLC_DROPPED                                0        0.000%                0        0.000%
                                                   150      100.000%              855      100.000%
                                                  0.06         0.23              0.05         0.21

CORE_PREF_L1_SENT                                  164                            744              

CORE_PREF_L1_USED                                   68       41.463%              236       65.014%
CORE_PREF_L1_PARTIAL_USED                            9        5.488%               40       11.019%
CORE_PREF_L1_NOT_USED                               87       53.049%               87       23.967%
CORE_PREF_L1_DROPPED                                 0        0.000%                0        0.000%
                                                   164      100.000%              363      100.000%
                                                  1.12         0.65              0.59         0.70

TOTAL_MEM_LATENCY                               244754      212.2758          2307163      360.1566

TOTAL_MEM_LATENCY_DEMAND                        233213      235.8069          1618933      285.9295

TOTAL_MEM_LATENCY_PREF                           11541       70.3720           688230      925.0403

CORE_MEM_LATENCY                                244754      212.2758          2307163      360.1566

CORE_MEM_LATENCY_DEMAND                         233213      235.8069          1618933      285.9295

CORE_MEM_LATENCY_PREF                            11541       70.3720           688230      925.0403

CORE_MEM_LATENCY_IFETCH                            203        0.190%            18428        1.728%
CORE_MEM_LATENCY_DFETCH                          96022       89.842%           355310       33.319%
CORE_MEM_LATENCY_DSTORE                             98        0.092%             8909        0.835%
CORE_MEM_LATENCY_IPRF                                0        0.000%                0        0.000%
CORE_MEM_LATENCY_UOCPRF                              0        0.000%                0        0.000%
CORE_MEM_LATENCY_FDIPPRF                           121        0.113%            12765        1.197%
CORE_MEM_LATENCY_DPRF                                0        0.000%           611179       57.313%
CORE_MEM_LATENCY_WB                              10435        9.763%            59792        5.607%
CORE_MEM_LATENCY_WB_NODIRTY                          0        0.000%                0        0.000%
                                                106879      100.000%          1066383      100.000%
                                                  1.59         1.78              4.24         2.40

CORE_MEM_STALLING_LATENCY_IFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DSTORE                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_IPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB                         0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_L1_MISS_LATENCY                           106879       92.6964          1066383      166.4663

TOTAL_L1_MISS_LATENCY_DEMAND                     95872       96.9383          1003983      177.3195

TOTAL_L1_MISS_LATENCY_PREF                       11007       67.1159            62400       83.8710

CORE_L1_MISS_LATENCY                            106879       92.6964          1066383      166.4663

CORE_L1_MISS_LATENCY_DEMAND                      95872       96.9383          1003983      177.3195

CORE_L1_MISS_LATENCY_PREF                        11007       67.1159            62400       83.8710

CORE_EVICTED_L1_DEMAND                               0         -nan%                0         -nan%
CORE_EVICTED_L1_PREF_USED                            0         -nan%                0         -nan%
CORE_EVICTED_L1_PREF_NOT_USED                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_EVICTED_MLC_DEMAND                            178       73.554%              227       72.063%
CORE_EVICTED_MLC_PREF_USED                           3        1.240%                3        0.952%
CORE_EVICTED_MLC_PREF_NOT_USED                      61       25.207%               85       26.984%
                                                   242      100.000%              315      100.000%
                                                  0.52         0.79              0.55         0.81

CORE_MEM_LATENCY_AVE_DEMAND                      15696           inf            19168           inf

CORE_MEM_LATENCY_AVE_PREF_USED                     404           inf              404           inf

CORE_MEM_LATENCY_AVE_PREF_NOT_USED               20923           inf            28666           inf

DRAM_LATENCY                                         0                              0              

TOTAL_DRAM_LATENCY                                   0                              0              

DRAM_CLOSED_PAGE_POLICY_CMD                          0                              0              

DRAM_ACTIVATE_STALLING                               0                              0              

DRAM_PRECHARGE_STALLING                              0                              0              

DRAM_PRECHARGE_STALLING_WAIT_CYCLES                  0                              0              

L1_STAY_DEMAND                                       0          -nan                0          -nan

L1_STAY_PREF_USED                                    0          -nan                0          -nan

L1_STAY_PREF_NOT_USED                                0          -nan                0          -nan

TOTAL_DATA_MISS_LATENCY                         233378                         863511              

TOTAL_DATA_MISS_COUNT                             2067                           7361              

CORE_PREF_L1_NOT_USED_LATENCY200                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY400                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY600                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY800                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1000                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1200                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1400                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600MORE                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_1                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_2                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_4                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_8                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_16                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_32                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_MORE                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_USED_LATENCY200                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY400                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY600                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY800                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1000                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1200                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1400                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1600                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1600MORE                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_USED_DISTANCE_1                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_2                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_4                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_8                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_16                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_32                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_MORE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_DEMAND_LATENCY300                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY400                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY500                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY600                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY700                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY800                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY900                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY1000                      0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY1000MORE                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_NOT_USED_LATENCY200                    2        3.279%                5        5.882%
CORE_PREF_MLC_NOT_USED_LATENCY400                   41       67.213%               55       64.706%
CORE_PREF_MLC_NOT_USED_LATENCY600                   16       26.230%               22       25.882%
CORE_PREF_MLC_NOT_USED_LATENCY800                    2        3.279%                2        2.353%
CORE_PREF_MLC_NOT_USED_LATENCY1000                   0        0.000%                1        1.176%
CORE_PREF_MLC_NOT_USED_LATENCY1200                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1400                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1600                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE               0        0.000%                0        0.000%
                                                    61      100.000%               85      100.000%
                                                  1.30         0.54              1.28         0.59

CORE_PREF_MLC_USED_LATENCY200                        2       66.667%                2       66.667%
CORE_PREF_MLC_USED_LATENCY400                        1       33.333%                1       33.333%
CORE_PREF_MLC_USED_LATENCY600                        0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY800                        0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1000                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1200                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1400                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1600                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1600MORE                   0        0.000%                0        0.000%
                                                     3      100.000%                3      100.000%
                                                  0.33         0.47              0.33         0.47

CORE_PREF_MLC_DEMAND_LATENCY300                    170       95.506%              218       96.035%
CORE_PREF_MLC_DEMAND_LATENCY400                      2        1.124%                3        1.322%
CORE_PREF_MLC_DEMAND_LATENCY500                      2        1.124%                2        0.881%
CORE_PREF_MLC_DEMAND_LATENCY600                      1        0.562%                1        0.441%
CORE_PREF_MLC_DEMAND_LATENCY700                      3        1.685%                3        1.322%
CORE_PREF_MLC_DEMAND_LATENCY800                      0        0.000%                0        0.000%
CORE_PREF_MLC_DEMAND_LATENCY900                      0        0.000%                0        0.000%
CORE_PREF_MLC_DEMAND_LATENCY1000                     0        0.000%                0        0.000%
CORE_PREF_MLC_DEMAND_LATENCY1000MORE                 0        0.000%                0        0.000%
                                                   178      100.000%              227      100.000%
                                                  0.12         0.59              0.10         0.53

TOTAL_BATCH_FORMED                                   0                              0              

TOTAL_BATCH_MEM_REQ_MARKED                           0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED                            0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND                     0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_PREF                       0          -nan                0          -nan

DRAM_ROW_BATCHES                                     0                              0              

REJECTED_QUEUE_MLC                                   0                              0              

REJECTED_QUEUE_L1                                    0                              0              

REJECTED_QUEUE_BUS_OUT                               0                              0              

LEADING_LOAD_LATENCY                                 0        0.0000                0        0.0000

LEADING_LOADS                                        0        0.0000                0        0.0000

MEM_REQ_CRITICAL_PATH_LENGTH                         0        0.0000                0        0.0000

TOTAL_MEM_REQ_LATENCY                                0                              0              

TOTAL_CRITICAL_MEM_REQ_LATENCY                       0          -nan                0          -nan

TOTAL_CRITICAL_BANK_LATENCY                          0          -nan                0          -nan

TOTAL_MEMORY_SLACK                                   0        0.0000                0        0.0000

TOTAL_CHIP_UTILIZATION                               0        0.0000                0        0.0000

CHIP_BUSY_UNDER_CRITICAL_REQS                        0        0.0000                0        0.0000

PERF_PRED_NUM_STAT_RESETS                            0                              0              

PERF_PRED_RESET_STATS_CYCLE                          0                              0              

PERF_PRED_CYCLE                               16906681                       25491492              

ESTIMATED_ALONE_CYCLES                               0        0.0000                0        0.0000

NUM_WINDOWS_WITH_DCACHE_MISS                      1657                           3261              

LONGEST_DCACHE_MISS_CHAIN                         6203                          12361              

NUM_DCACHE_MISSES_IN_WINDOW_1                      394       23.778%              773       23.704%
NUM_DCACHE_MISSES_IN_WINDOW_2                      264       15.932%              483       14.811%
NUM_DCACHE_MISSES_IN_WINDOW_3                      170       10.260%              334       10.242%
NUM_DCACHE_MISSES_IN_WINDOW_4                      143        8.630%              284        8.709%
NUM_DCACHE_MISSES_IN_WINDOW_5                      114        6.880%              206        6.317%
NUM_DCACHE_MISSES_IN_WINDOW_6                      125        7.544%              242        7.421%
NUM_DCACHE_MISSES_IN_WINDOW_7                       92        5.552%              200        6.133%
NUM_DCACHE_MISSES_IN_WINDOW_8                       94        5.673%              165        5.060%
NUM_DCACHE_MISSES_IN_WINDOW_9                       58        3.500%              138        4.232%
NUM_DCACHE_MISSES_IN_WINDOW_10                      45        2.716%              102        3.128%
NUM_DCACHE_MISSES_IN_WINDOW_11                      29        1.750%               71        2.177%
NUM_DCACHE_MISSES_IN_WINDOW_12                      28        1.690%               64        1.963%
NUM_DCACHE_MISSES_IN_WINDOW_13                      31        1.871%               63        1.932%
NUM_DCACHE_MISSES_IN_WINDOW_14                      16        0.966%               30        0.920%
NUM_DCACHE_MISSES_IN_WINDOW_15                      12        0.724%               19        0.583%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE              42        2.535%               87        2.668%
                                                  1657      100.000%             3261      100.000%
                                                  3.72         3.46              3.85         3.50

DCACHE_MLP_IN_WINDOW_1_0                           976       58.902%             1863       57.130%
DCACHE_MLP_IN_WINDOW_1_5                           450       27.158%              933       28.611%
DCACHE_MLP_IN_WINDOW_2_0                           210       12.674%              389       11.929%
DCACHE_MLP_IN_WINDOW_2_5                            12        0.724%               47        1.441%
DCACHE_MLP_IN_WINDOW_3_0                             9        0.543%               24        0.736%
DCACHE_MLP_IN_WINDOW_3_5                             0        0.000%                1        0.031%
DCACHE_MLP_IN_WINDOW_4_0                             0        0.000%                1        0.031%
DCACHE_MLP_IN_WINDOW_4_5                             0        0.000%                1        0.031%
DCACHE_MLP_IN_WINDOW_5_0                             0        0.000%                0        0.000%
DCACHE_MLP_IN_WINDOW_5_5                             0        0.000%                0        0.000%
DCACHE_MLP_IN_WINDOW_6_0                             0        0.000%                1        0.031%
DCACHE_MLP_IN_WINDOW_6_5                             0        0.000%                0        0.000%
DCACHE_MLP_IN_WINDOW_7_0                             0        0.000%                0        0.000%
DCACHE_MLP_IN_WINDOW_7_5                             0        0.000%                0        0.000%
DCACHE_MLP_IN_WINDOW_8_0                             0        0.000%                1        0.031%
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE                     0        0.000%                0        0.000%
                                                  1657      100.000%             3261      100.000%
                                                  0.57         0.65              0.61         0.74

PARAM_CHIP_CYCLE_TIME                                0                              0              

PARAM_CORE_CYCLE_TIME                                0                         312500              

PARAM_L1_CYCLE_TIME                                  0                         312500              

PARAM_MEMORY_CYCLE_TIME                              0                         833333              

MEM_REQ_NON_SCHEDULED__0                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__4                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__8                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_12                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_16                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_20                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_24                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_28                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_32                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_36                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_40                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_44                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_48                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_52                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_56                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_60                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_64                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DEMANDS__0                             8320710       99.986%         16898207       99.950%
MEM_REQ_DEMANDS__4                                1160        0.014%             8245        0.049%
MEM_REQ_DEMANDS__8                                   0        0.000%              229        0.001%
MEM_REQ_DEMANDS_12                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_16                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_20                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_24                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_28                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_32                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_36                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_40                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_44                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_48                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_52                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_56                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_60                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_64                                   0        0.000%                0        0.000%
                                               8321870      100.000%         16906681      100.000%
                                                  0.00         0.01              0.00         0.02

MEM_REQ_PREFS__0                               8318468       99.959%         16859801       99.723%
MEM_REQ_PREFS__4                                  2401        0.029%            11814        0.070%
MEM_REQ_PREFS__8                                   626        0.008%             4773        0.028%
MEM_REQ_PREFS_12                                   252        0.003%             3582        0.021%
MEM_REQ_PREFS_16                                   115        0.001%             3627        0.021%
MEM_REQ_PREFS_20                                     8        0.000%             4267        0.025%
MEM_REQ_PREFS_24                                     0        0.000%            16715        0.099%
MEM_REQ_PREFS_28                                     0        0.000%             2102        0.012%
MEM_REQ_PREFS_32                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_36                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_40                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_44                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_48                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_52                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_56                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_60                                     0        0.000%                0        0.000%
MEM_REQ_PREFS_64                                     0        0.000%                0        0.000%
                                               8321870      100.000%         16906681      100.000%
                                                  0.00         0.03              0.01         0.23

MEM_REQ_WRITEBACKS__0                          8321870      100.000%         16906681      100.000%
MEM_REQ_WRITEBACKS__4                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS__8                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_12                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_16                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_20                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_24                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_28                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_32                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_36                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_40                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_44                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_48                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_52                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_56                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_60                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_64                                0        0.000%                0        0.000%
                                               8321870      100.000%         16906681      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_DEMAND_CYCLES                           273353                         812783              

MEM_REQ_PREF_CYCLES                             112192                        1019066              

MEM_REQ_WB_CYCLES                                 8633                          16949              

DRAM_CHANNEL_REQS                                    0                              0              

DRAM_CHANNEL_CRIT_REQS                               0                              0              

DRAM_CHANNEL_CRIT_DIR_SWITCHES                       0                              0              

DRAM_BANK_CRIT_REQS                                  0                              0              

DRAM_INSTA_MLP_SAMPLES                               0                              0              

DRAM_INSTA_MLP_UNIQUE_REQS                           0          -nan                0          -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000             0          -nan                0          -nan

DRAM_GLOBAL_MLP                                      0          -nan                0          -nan

DRAM_GLOBAL_MLP_0                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_1                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_2                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_3                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_4                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_5                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_6                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_7                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_8                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_9                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_10                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_11                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_12                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_13                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_14                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_15                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_16                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_TOTAL_GLOBAL_MLP_0                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_1                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_2                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_3                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_4                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_5                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_6                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_7                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_8                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_9                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_10                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_11                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_12                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_13                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_14                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_15                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_16                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_17                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_18                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_19                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_20                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_21                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_22                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_23                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_24                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_25                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_26                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_27                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_28                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_29                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_30                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_31                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_32                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UNIQUE_ROWS_PER_BANK_0                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_1                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_2                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_3                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_4                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_5                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_6                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_7                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_MORE                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_UNIQUE_ROWS_PER_BANK_0                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_1                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_2                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_3                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_4                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_5                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_6                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_7                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORES_PER_BANK_0                                     0         -nan%                0         -nan%
CORES_PER_BANK_1                                     0         -nan%                0         -nan%
CORES_PER_BANK_2                                     0         -nan%                0         -nan%
CORES_PER_BANK_3                                     0         -nan%                0         -nan%
CORES_PER_BANK_4                                     0         -nan%                0         -nan%
CORES_PER_BANK_5                                     0         -nan%                0         -nan%
CORES_PER_BANK_6                                     0         -nan%                0         -nan%
CORES_PER_BANK_7                                     0         -nan%                0         -nan%
CORES_PER_BANK_MORE                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS_0                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_1                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_2                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_3                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_4                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_5                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_6                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_7                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_8                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_9                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_10                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_11                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_12                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_13                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_14                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_15                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_16                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS                                  0                              0              

DRAM_CHANNEL_IN_DEMAND                               0                              0              

DRAM_BUS_IN_DEMAND                                   0                              0              

DRAM_BANK_IN_DEMAND                                  0                              0              

DRAM_BANK_IN_DEMAND_STALLING                         0                              0              

DRAM_ANY_BANK_IN_DEMAND                              0                              0              

DRAM_BANK_IN_DEMAND_BANK_0                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_1                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_2                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_3                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_4                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_5                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_6                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_7                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_8                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_9                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_10                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_11                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_12                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_13                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_14                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_15                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_16                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_CONTENTION_BUS                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS                                0          -nan                0          -nan

DRAM_CONTENTION_FAW                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS_TIMES_1000                     0          -nan                0          -nan

DRAM_STALL_OTHER_CORE                                0                              0              

DRAM_STALLED_BY_OTHER_CORE                           0                              0              

DRAM_MP_CRIT_PATH                                    0                              0              

DRAM_MP_CRIT_PATH_BUS                                0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK                               0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK_TRAS                          0          -nan                0          -nan

DRAM_MP_CRIT_PATH_FAW                                0          -nan                0          -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000                    0                              0              

DRAM_BLACK_BOX_REQS_BUSY_0                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_1                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_2                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_3                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_4                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_5                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_6                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_7                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_8                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

NUM_MEM_SCHED_DECISIONS                              0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES                     0          -nan                0          -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK                     0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK             0          -nan                0          -nan

ROW_BUFFER_HITS_BANK_0                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_1                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_2                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_3                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_4                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_5                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_6                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_7                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ROW_BUFFER_CONFLICTS_BANK_0                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_1                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_2                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_3                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_4                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_5                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_6                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_7                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANK_WAITING_CYCLES                              0                              0              

MEM_WAITING_CYCLES_TIMES_840                         0                              0              

MEM_PROB_WAITING_CYCLES                              0                              0              

DRAM_SCHED_QUANTA                                    0                              0              

DRAM_SCHED_CORE_PRIORITY_0                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_1                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_2                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_3                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_4                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_5                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_6                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_7                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_SCHED_CMD_SCHEDULED                             0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE                       0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT                   0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_MISS                       0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_HIT                        0                              0              

DRAM_ROW_OPEN_WAIT                                   0                              0              

MEM_QUEUE_ARRIVAL_DISTANCE_0                         0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_10                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_20                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_30                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_40                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_50                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_60                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_70                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_80                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_90                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_100                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_110                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_120                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_130                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_140                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_150                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_160                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_170                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_180                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_190                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_200                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_210                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_220                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_230                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_240                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_250                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_550                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_560                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_570                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_580                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_590                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_600                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_610                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_620                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_630                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_640                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_650                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_660                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_670                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_680                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_690                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_700                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_710                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_720                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_730                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_740                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_750                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_760                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_770                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_780                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_790                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_800                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_810                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_820                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_830                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_840                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_850                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_860                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_870                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_880                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_890                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_900                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_910                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_920                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_930                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_940                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_950                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_960                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_970                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_980                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_990                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_1000                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_QUANTUMS                                   0                              0              

EQUAL_USE_BW_MEASURE_PERIODS                         0                              0              

EQUAL_USE_BW                                         0                              0              

EQUAL_USE_BOTTLENECK_BUS                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BANK                            0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_FAW                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_BW_BUS                                     0                              0              

EQUAL_USE_BW_BANK                                    0                              0              

EQUAL_USE_BW_FAW                                     0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW                            0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW2                           0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW3                           0                              0              

EQUAL_USE_BW_CRIT_PATH                               0                              0              

EQUAL_USE_BW_BLACK_BOX                               0                              0              

DRAM_BANK_SERVICE                                    0                              0              

DRAM_CONTENDED_BANK_SERVICE                          0                              0              

DRAM_BUS_DIR_SWITCHES                                0                              0              

DRAM_ACTIVATE_TO_COLUMN_LATENCY                      0                              0              

DRAM_ACTIVATE_TO_READ                                0                              0              

DRAM_ACTIVATE_TO_READ_LATENCY                        0          -nan                0          -nan

DRAM_ACTIVATE_TO_WRITE                               0                              0              

DRAM_ACTIVATE_TO_WRITE_LATENCY                       0          -nan                0          -nan

EQUAL_USE_PRIORITY_0                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_1                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_2                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_3                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_4                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_5                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_6                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_7                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_8                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_9                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_10                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_11                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_12                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_13                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_14                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_15                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_ACCESSES_0                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_1                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_2                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_3                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_4                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_5                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_6                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_7                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_8                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_9                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_10                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_11                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_12                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_13                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_14                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_15                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_16                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_17                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_18                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_19                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_20                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_21                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_22                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_23                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_24                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_25                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_26                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_27                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_28                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_29                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_30                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_31                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_32                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_33                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_34                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_35                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_36                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_37                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_38                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_39                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_40                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_41                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_42                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_43                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_44                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_45                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_46                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_47                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_48                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_49                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_50                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_51                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_52                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_53                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_54                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_55                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_56                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_57                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_58                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_59                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_60                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_61                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_62                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_63                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_64                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_NUM_REQS_0_TOTAL                                0                              0              

DRAM_NUM_REQS_1_TOTAL                                0                              0              

DRAM_NUM_REQS_2_TOTAL                                0                              0              

DRAM_NUM_REQS_3_TOTAL                                0                              0              

DRAM_NUM_REQS_4_TOTAL                                0                              0              

DRAM_NUM_REQS_5_TOTAL                                0                              0              

DRAM_NUM_REQS_6_TOTAL                                0                              0              

DRAM_NUM_REQS_7_TOTAL                                0                              0              

DRAM_NUM_REQS_8_TOTAL                                0                              0              

DRAM_NUM_REQS_9_TOTAL                                0                              0              

DRAM_NUM_REQS_10_TOTAL                               0                              0              

DRAM_NUM_REQS_11_TOTAL                               0                              0              

DRAM_NUM_REQS_12_TOTAL                               0                              0              

DRAM_NUM_REQS_13_TOTAL                               0                              0              

DRAM_NUM_REQS_14_TOTAL                               0                              0              

DRAM_NUM_REQS_15_TOTAL                               0                              0              

DRAM_NUM_REQS_16_TOTAL                               0                              0              

DRAM_NUM_REQS_17_TOTAL                               0                              0              

DRAM_NUM_REQS_18_TOTAL                               0                              0              

DRAM_NUM_REQS_19_TOTAL                               0                              0              

DRAM_NUM_REQS_20_TOTAL                               0                              0              

DRAM_NUM_REQS_21_TOTAL                               0                              0              

DRAM_NUM_REQS_22_TOTAL                               0                              0              

DRAM_NUM_REQS_23_TOTAL                               0                              0              

DRAM_NUM_REQS_24_TOTAL                               0                              0              

DRAM_NUM_REQS_25_TOTAL                               0                              0              

DRAM_NUM_REQS_26_TOTAL                               0                              0              

DRAM_NUM_REQS_27_TOTAL                               0                              0              

DRAM_NUM_REQS_28_TOTAL                               0                              0              

DRAM_NUM_REQS_29_TOTAL                               0                              0              

DRAM_NUM_REQS_30_TOTAL                               0                              0              

DRAM_NUM_REQS_31_TOTAL                               0                              0              

DRAM_NUM_REQS_32_TOTAL                               0                              0              

DRAM_NUM_REQS_0_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_0_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_0_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_1_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_1_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_1_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_2_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_2_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_2_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_3_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_3_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_3_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_4_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_4_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_4_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_5_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_5_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_5_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_6_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_6_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_6_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_7_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_7_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_7_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_8_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_8_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_8_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_9_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_9_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_9_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_10_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_10_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_10_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_11_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_11_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_11_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_12_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_12_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_12_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_13_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_13_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_13_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_14_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_14_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_14_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_15_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_15_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_15_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_16_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_16_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_16_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_17_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_17_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_17_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_18_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_18_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_18_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_19_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_19_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_19_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_20_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_20_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_20_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_21_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_21_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_21_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_22_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_22_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_22_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_23_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_23_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_23_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_24_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_24_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_24_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_25_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_25_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_25_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_26_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_26_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_26_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_27_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_27_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_27_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_28_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_28_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_28_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_29_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_29_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_29_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_30_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_30_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_30_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_31_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_31_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_31_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_32_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_32_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_32_WB_NODIRTY                          0          -nan                0          -nan

DRAM_BOTTLENECK_BUS_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_BANKS_0                              0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_10                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_20                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_30                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_40                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_50                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_60                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_70                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_80                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_90                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_100                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_FAW_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING             0                              0              

KNOWN_BAD_ADDRESS                                    0        0.000%                0        0.000%
GOOD_ADDRESS                                   3665913      100.000%          7675396      100.000%
                                               3665913      100.000%          7675396      100.000%
                                                  1.00         1.00              1.00         1.00

BBL_LENGTH_1                                         0         -nan%                0         -nan%
BBL_LENGTH_2                                         0         -nan%                0         -nan%
BBL_LENGTH_3                                         0         -nan%                0         -nan%
BBL_LENGTH_4                                         0         -nan%                0         -nan%
BBL_LENGTH_5                                         0         -nan%                0         -nan%
BBL_LENGTH_6                                         0         -nan%                0         -nan%
BBL_LENGTH_7                                         0         -nan%                0         -nan%
BBL_LENGTH_8                                         0         -nan%                0         -nan%
BBL_LENGTH_9                                         0         -nan%                0         -nan%
BBL_LENGTH_10                                        0         -nan%                0         -nan%
BBL_LENGTH_11                                        0         -nan%                0         -nan%
BBL_LENGTH_12                                        0         -nan%                0         -nan%
BBL_LENGTH_13                                        0         -nan%                0         -nan%
BBL_LENGTH_14                                        0         -nan%                0         -nan%
BBL_LENGTH_15                                        0         -nan%                0         -nan%
BBL_LENGTH_16                                        0         -nan%                0         -nan%
BBL_LENGTH_17                                        0         -nan%                0         -nan%
BBL_LENGTH_18                                        0         -nan%                0         -nan%
BBL_LENGTH_19                                        0         -nan%                0         -nan%
BBL_LENGTH_20                                        0         -nan%                0         -nan%
BBL_LENGTH_21                                        0         -nan%                0         -nan%
BBL_LENGTH_22                                        0         -nan%                0         -nan%
BBL_LENGTH_23                                        0         -nan%                0         -nan%
BBL_LENGTH_24                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BBL_DONT_END_PRED_NT_LENGTH_1                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_2                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_3                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_4                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_5                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_6                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_7                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_8                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_9                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_10                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_11                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_12                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_13                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_14                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_15                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_16                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_17                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_18                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_19                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_20                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_21                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_22                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_23                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_24                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DATA_LD_CYCLES_ONPATH                           266286                         766869              

DATA_LD_CYCLES_OFFPATH                            6277                          21865              

DATA_LD_MLC_CYCLES_ONPATH                       116349                         208922              

DATA_LD_MLC_CYCLES_OFFPATH                         208                            512              

DATA_LD_MLC_ACCESSES_ONPATH                       7266                          13047              

DATA_LD_MLC_ACCESSES_OFFPATH                        13                             32              

DATA_LD_L1_CYCLES_ONPATH                          4235                          13421              

DATA_LD_L1_CYCLES_OFFPATH                           55                            220              

DATA_LD_L1_ACCESSES_ONPATH                          77                            244              

DATA_LD_L1_ACCESSES_OFFPATH                          1                              4              

DATA_LD_MEM_CYCLES_ONPATH                       145702                         544526              

DATA_LD_MEM_CYCLES_OFFPATH                        6014                          21133              

DATA_LD_MEM_ACCESSES_ONPATH                        948                           3450              

DATA_LD_MEM_ACCESSES_OFFPATH                        47                            157              

DATA_LD_PREF_CYCLES_ONPATH                           0                              0              

DATA_LD_PREF_CYCLES_OFFPATH                          0                              0              

DATA_LD_PREF_MLC_CYCLES_ONPATH                       0                              0              

DATA_LD_PREF_MLC_CYCLES_OFFPATH                      0                              0              

DATA_LD_PREF_L1_CYCLES_ONPATH                        0                              0              

DATA_LD_PREF_L1_CYCLES_OFFPATH                       0                              0              

DATA_LD_PREF_MEM_CYCLES_ONPATH                       0                              0              

DATA_LD_PREF_MEM_CYCLES_OFFPATH                      0                              0              



