Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Tue Nov 30 23:05:14 2021
| Host              : DESKTOP-6IT4G6N running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file timing_synth.log
| Design            : system_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (265)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (290)
5. checking no_input_delay (39)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (265)
--------------------------
 There are 265 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (290)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 13 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.009       -0.027                      3               239772       -0.691    -3166.520                  87951               238872       -0.024       -0.382                      16                 88133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                             ------------           ----------      --------------
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}         33.333          30.000          
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}         33.333          30.000          
phy_clk_p                                                                         {0.000 0.800}          1.600           625.000         
  clk125_i                                                                        {0.000 4.000}          8.000           125.000         
  clk625_i                                                                        {0.000 0.800}          1.600           625.000         
    clk312_out                                                                    {0.000 1.600}          3.200           312.500         
    clk625_i_INTERNAL_DIVCLK                                                      {0.000 1.600}          3.200           312.500         
  clk_fb_i                                                                        {0.000 1.600}          3.200           312.500         
rx_clk                                                                            {0.000 2.000}          4.000           250.000         
  clk_div_sel_0_s                                                                 {0.000 8.000}          16.000          62.500          
  clk_div_sel_1_s                                                                 {0.000 4.000}          8.000           125.000         
sys_clk_p                                                                         {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                    {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                    {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                    {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                    {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                              {0.000 1.666}          3.332           300.120         
  mmcm_clkout1                                                                    {0.000 4.998}          9.996           100.040         
    spi_clk                                                                       {0.000 9.996}          19.992          50.020          
  mmcm_clkout2                                                                    {0.000 2.499}          4.998           200.080         
  mmcm_clkout3                                                                    {0.000 1.666}          3.332           300.120         
  mmcm_clkout4                                                                    {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                    {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                    {0.000 3.332}          6.664           150.060         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.219        0.000                      0                  246       -0.062       -6.087                    142                  246       16.108        0.000                       0                   258  
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       15.143        0.000                      0                   49        0.093        0.000                      0                   49       16.391        0.000                       0                    43  
phy_clk_p                                                                                                                                                                                                                           0.080        0.000                       0                     1  
  clk125_i                                                                              3.301        0.000                      0                11398       -0.071     -133.383                   4041                11398        3.146        0.000                       0                  4841  
  clk625_i                                                                                                                                                                                                                          0.108        0.000                       0                     8  
    clk312_out                                                                          0.741        0.000                      0                  414       -0.073       -5.840                    210                  414        0.350        0.000                       0                   181  
  clk_fb_i                                                                                                                                                                                                                          1.821        0.000                       0                     3  
rx_clk                                                                                  1.644        0.000                      0                16899       -0.090     -263.085                   9071                16899        1.146        0.000                       0                 10636  
  clk_div_sel_0_s                                                                      13.739        0.000                      0                 1371       -0.075      -18.688                    577                 1371        7.146        0.000                       0                   630  
  clk_div_sel_1_s                                                                       5.739        0.000                      0                 1371       -0.075      -18.688                    577                 1371        3.146        0.000                       0                   630  
sys_clk_p                                                                               1.979        0.000                      0                   23       -0.044       -0.499                     15                   23        0.500        0.000                       0                    20  
  mmcm_clkout0                                                                         -0.009       -0.027                      3                94273       -0.093     -638.015                  31987                94273        0.500        0.000                       0                 33612  
    pll_clk[0]                                                                                                                                                                                                                      0.021        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                0.172        0.000                       0                    45  
    pll_clk[1]                                                                                                                                                                                                                      0.021        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                                0.172        0.000                       0                    40  
    pll_clk[2]                                                                                                                                                                                                                      0.021        0.000                       0                     5  
      pll_clk[2]_DIV                                                                                                                                                                                                                0.172        0.000                       0                    20  
  mmcm_clkout1                                                                          5.294        0.000                      0               103798       -0.093     -843.811                  34467               103798        3.765        0.000                       0                 35975  
  mmcm_clkout2                                                                          4.008        0.000                      0                   55       -0.051       -1.525                     38                   55        1.937        0.000                       0                    46  
  mmcm_clkout3                                                                                                                                                                                                                      1.953        0.000                       0                     2  
  mmcm_clkout4                                                                                                                                                                                                                      1.953        0.000                       0                     2  
  mmcm_clkout5                                                                                                                                                                                                                     11.949        0.000                       0                     2  
  mmcm_clkout6                                                                          2.908        0.000                      0                 5615       -0.691      -61.942                   1311                 5175       -0.024       -0.382                      16                  1744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout1              clk125_i                        5.203        0.000                      0                  260                                                                        
clk625_i_INTERNAL_DIVCLK  clk312_out                      1.208        0.000                      0                   10        0.360        0.000                      0                   10  
mmcm_clkout1              clk_div_sel_0_s                 6.265        0.000                      0                  138                                                                        
mmcm_clkout1              clk_div_sel_1_s                 6.265        0.000                      0                  138                                                                        
                          mmcm_clkout0                    2.732        0.000                      0                   28                                                                        
mmcm_clkout1              mmcm_clkout0                    2.595        0.000                      0                 3317       -0.384     -647.112                   3317                 3317  
mmcm_clkout6              mmcm_clkout0                    2.646        0.000                      0                  125                                                                        
mmcm_clkout0              pll_clk[0]_DIV                  0.863        0.000                      0                  384        0.577        0.000                      0                  384  
mmcm_clkout0              pll_clk[1]_DIV                  0.869        0.000                      0                  352        0.592        0.000                      0                  352  
mmcm_clkout0              pll_clk[2]_DIV                  0.869        0.000                      0                  176        0.594        0.000                      0                  176  
clk125_i                  mmcm_clkout1                    5.407        0.000                      0                   33                                                                        
clk_div_sel_0_s           mmcm_clkout1                    7.689        0.000                      0                   63                                                                        
clk_div_sel_1_s           mmcm_clkout1                    7.689        0.000                      0                   63                                                                        
mmcm_clkout0              mmcm_clkout1                    2.145        0.000                      0                 2774       -0.292     -546.271                   2774                 2774  
mmcm_clkout0              mmcm_clkout6                    2.485        0.000                      0                   36        0.004        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                        From Clock                                                                        To Clock                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                        ----------                                                                        --------                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                 clk125_i                                                                          clk125_i                                                                                6.910        0.000                      0                    2        0.137        0.000                      0                    2  
**async_default**                                                                 clk_div_sel_0_s                                                                   clk_div_sel_0_s                                                                        15.123        0.000                      0                   52        0.140        0.000                      0                   52  
**async_default**                                                                 clk_div_sel_1_s                                                                   clk_div_sel_1_s                                                                         7.123        0.000                      0                   52        0.140        0.000                      0                   52  
**async_default**                                                                 i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       15.859        0.000                      0                    1       16.921        0.000                      0                    1  
**async_default**                                                                 mmcm_clkout1                                                                      mmcm_clkout1                                                                            8.873        0.000                      0                 2060        0.251        0.000                      0                 2060  
**async_default**                                                                 mmcm_clkout2                                                                      mmcm_clkout2                                                                            3.428        0.000                      0                    1       -0.263       -0.263                      1                    1  
**async_default**                                                                 rx_clk                                                                            rx_clk                                                                                  2.979        0.000                      0                 1768        0.080        0.000                      0                 1768  
**default**                                                                       mmcm_clkout0                                                                                                                                                             11.732        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.219ns,  Total Violation        0.000ns
Hold  :          142  Failing Endpoints,  Worst Slack       -0.062ns,  Total Violation       -6.087ns
PW    :            0  Failing Endpoints,  Worst Slack       16.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.219ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.345ns (28.279%)  route 0.875ns (71.721%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 21.353 - 16.667 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         2.287     2.287    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     2.370 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=257, unplaced)       2.584     4.954    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     5.069 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, unplaced)         0.330     5.399    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
                         LUT6 (Prop_LUT6_I0_O)        0.190     5.589 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, unplaced)         0.249     5.838    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.040     5.878 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, unplaced)         0.296     6.174    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         2.173    18.839    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    18.914 f  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=257, unplaced)       2.439    21.353    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.122    21.476    
                         clock uncertainty           -0.035    21.440    
                         FDRE (Setup_FDRE_C_CE)      -0.047    21.393    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                 15.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.170%)  route 0.154ns (75.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         1.134     1.134    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     1.161 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=257, unplaced)       1.114     2.275    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
                         FDPE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049     2.324 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, unplaced)         0.154     2.478    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
                         SRL16E                                       r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         1.194     1.194    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     1.225 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=257, unplaced)       1.259     2.484    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
                         SRL16E                                       r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.064     2.420    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     2.540    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                 -0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.333      31.954               i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.666      16.108               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.558         16.667      16.109               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       15.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.143ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.411ns  (logic 0.358ns (25.372%)  route 1.053ns (74.628%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 33.903 - 33.333 ) 
    Source Clock Delay      (SCD):    0.600ns = ( 17.267 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.600    17.267    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115    17.382 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, unplaced)        0.195    17.576    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
                         LUT3 (Prop_LUT3_I1_O)        0.071    17.647 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, unplaced)         0.264    17.911    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
                         LUT4 (Prop_LUT4_I0_O)        0.132    18.043 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=5, unplaced)         0.267    18.310    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.040    18.351 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, unplaced)         0.327    18.677    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
                         BSCANE2                      0.000    33.333 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.570    33.903    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.000    33.903    
                         clock uncertainty           -0.035    33.868    
                         FDCE (Setup_FDCE_C_CE)      -0.047    33.821    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.821    
                         arrival time                         -18.677    
  -------------------------------------------------------------------
                         slack                                 15.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.079ns (48.055%)  route 0.085ns (51.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.313ns
    Source Clock Delay      (SCD):    0.298ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.298     0.298    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.347 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, unplaced)         0.073     0.420    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
                         LUT3 (Prop_LUT3_I2_O)        0.030     0.450 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, unplaced)         0.012     0.462    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.313     0.313    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.000     0.313    
                         FDRE (Hold_FDRE_C_D)         0.056     0.369    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.667      16.392               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         16.666      16.391               i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  phy_clk_p
  To Clock:  phy_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_clk_p
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { phy_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         1.600       0.529                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            0.720         0.800       0.080                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            0.720         0.800       0.080                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk125_i
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        3.301ns,  Total Violation        0.000ns
Hold  :         4041  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation     -133.383ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg/D
                            (falling edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk125_i fall@4.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.247ns (44.828%)  route 0.304ns (55.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 3.001 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.275ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    -2.859 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      2.584    -0.275    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg4_reg_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115    -0.160 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/reg3_reg/Q
                         net (fo=6, unplaced)         0.281     0.121    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/clk12_5
                         LUT5 (Prop_LUT5_I1_O)        0.132     0.253 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1/sgmii_clk_f_i_1/O
                         net (fo=1, unplaced)         0.023     0.276    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/clk_div1_n_3
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i fall edge)
                                                      4.000     4.000 f  
    P26                                               0.000     4.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     4.273 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     4.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     4.364 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     5.072    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.867     0.205 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     0.487    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     0.562 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      2.439     3.001    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/reg4_reg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.579     3.580    
                         clock uncertainty           -0.062     3.518    
                         FDRE (Setup_FDRE_C_D)        0.059     3.577    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/sgmii_logic/clock_generation/sgmii_clk_f_reg
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  3.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_i rise@0.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.957%)  route 0.100ns (67.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.371     0.609    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.494    -1.885 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128    -1.757    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -1.730 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      1.114    -0.616    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst1_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049    -0.567 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/write_addr_reg[1]/Q
                         net (fo=20, unplaced)        0.100    -0.467    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/ADDRD1
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.417     1.082    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.849    -1.767 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    -1.591    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.560 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      1.259    -0.301    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/WCLK
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD/CLK
                         clock pessimism             -0.170    -0.471    
                         RAMS32 (Hold_RAMS32_CLK_ADR1)
                                                      0.075    -0.396    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/gb0/loop2[0].ram_inst0/RAMD
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291                i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146                i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146                i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk625_i
  To Clock:  clk625_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk625_i
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin        Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I       n/a               1.379         1.600       0.221                            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/I
Low Pulse Width   Slow    ISERDESE3/CLK  n/a               0.617         0.800       0.183      BITSLICE_RX_TX_X1Y80  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/CLK
High Pulse Width  Slow    ISERDESE3/CLK  n/a               0.617         0.800       0.183      BITSLICE_RX_TX_X1Y80  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/CLK
Max Skew          Fast    OSERDESE3/CLK  OSERDESE3/CLKDIV  0.320         0.212       0.108      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk312_out
  To Clock:  clk312_out

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :          210  Failing Endpoints,  Worst Slack       -0.073ns,  Total Violation       -5.840ns
PW    :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk312_out rise@3.200ns - clk312_out rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.744ns (32.041%)  route 1.578ns (67.959%))
  Logic Levels:           6  (CARRY8=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 2.497 - 3.200 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282    -2.660 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.731     0.071    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     0.186 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_int_reg[0]/Q
                         net (fo=19, unplaced)        0.307     0.493    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/m_delay_val_in[0]
                         LUT4 (Prop_LUT4_I0_O)        0.198     0.691 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[6]_i_7/O
                         net (fo=1, unplaced)         0.294     0.985    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[6]_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[3])
                                                      0.216     1.201 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[6]_i_3/CO[3]
                         net (fo=13, unplaced)        0.195     1.396    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_ovflw0
                         LUT5 (Prop_LUT5_I3_O)        0.095     1.491 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[2]_i_3/O
                         net (fo=3, unplaced)         0.255     1.746    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[2]_i_3_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.040     1.786 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[4]_i_3/O
                         net (fo=3, unplaced)         0.255     2.041    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[4]_i_3_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.040     2.081 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_3/O
                         net (fo=1, unplaced)         0.249     2.330    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_3_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.370 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_1/O
                         net (fo=1, unplaced)         0.023     2.393    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int[5]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      3.200     3.200 r  
    P26                                               0.000     3.200 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     3.200    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     3.473 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     3.532    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.564 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     4.272    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.867    -0.595 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.282    -0.313    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    -0.089 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.586     2.497    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]/C
                         clock pessimism              0.629     3.126    
                         clock uncertainty           -0.051     3.075    
                         FDRE (Setup_FDRE_C_D)        0.059     3.134    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_delay_val_int_reg[5]
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -2.393    
  -------------------------------------------------------------------
                         slack                                  0.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CNTVALUEIN[8]
                            (rising edge-triggered cell ODELAYE3 clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk312_out rise@0.000ns - clk312_out rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.104ns (19.463%)  route 0.430ns (80.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.071ns
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     0.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.364 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     1.072    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.867    -3.795 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.282    -3.513    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    -3.289 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.586    -0.703    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104    -0.599 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[8]/Q
                         net (fo=6, unplaced)         0.430    -0.168    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[8]
                         ODELAYE3                                     r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CNTVALUEIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282    -2.660 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.731     0.071    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/CLK
                         ODELAYE3                                     r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CLK
                         clock pessimism             -0.629    -0.558    
                         ODELAYE3 (Hold_ODELAYE3_CLK_CNTVALUEIN[8])
                                                      0.462    -0.096    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk312_out
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLKDIV  n/a            2.740         3.200       0.460      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.233         1.600       0.367      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.233         1.600       0.367      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.040         0.690       0.350      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_i
  To Clock:  clk_fb_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_i
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         3.200       1.821                i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clkf_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.644ns,  Total Violation        0.000ns
Hold  :         9071  Failing Endpoints,  Worst Slack       -0.090ns,  Total Violation     -263.085ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/CLK_B
                            (rising edge-triggered cell ISERDESE3 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.268ns (58.433%)  route 0.902ns (41.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 7.519 - 4.000 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.486     0.486 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.576    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.576 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.247    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.330 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.624     3.954    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/CB0
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/CLK_B  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_Q[1])
                                                      1.055     5.009 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q[1]
                         net (fo=7, unplaced)         0.553     5.562    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/D[0]
                         LUT5 (Prop_LUT5_I0_O)        0.213     5.775 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, unplaced)        0.349     6.124    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/p_0_in[47]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    W23                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     4.289 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     4.340    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.340 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     4.925    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     5.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.520     7.519    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[24]/C
                         clock pessimism              0.330     7.850    
                         clock uncertainty           -0.035     7.814    
                         FDRE (Setup_FDRE_C_CE)      -0.047     7.767    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_p_reg[24]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.090ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.650%)  route 0.229ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.167     0.167 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.195    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.195 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.520    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.547 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.353     1.899    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.948 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, unplaced)         0.229     2.177    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/tx_data_n
    BITSLICE_RX_TX_X0Y175
                         OSERDESE3                                    r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.422     0.422 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.470    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.470 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.846    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.877 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.548     2.425    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/clk
    BITSLICE_RX_TX_X0Y175
                         OSERDESE3                                    r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/CLKDIV
                         clock pessimism             -0.330     2.095    
    BITSLICE_RX_TX_X0Y175
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[4])
                                                      0.173     2.268    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 -0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a              1.709         4.000       2.291                             i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a              0.854         2.000       1.146                             i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a              0.854         2.000       1.146                             i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Max Skew          Slow    ISERDESE3/CLK       ISERDESE3/CLK_B  1.665         0.306       1.359      BITSLICE_RX_TX_X0Y201  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       13.739ns,  Total Violation        0.000ns
Hold  :          577  Failing Endpoints,  Worst Slack       -0.075ns,  Total Violation      -18.688ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.739ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.544ns (72.150%)  route 0.596ns (27.850%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.758ns = ( 24.758 - 16.000 ) 
    Source Clock Delay      (SCD):    9.597ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.486     0.486 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.576    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.576 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.247    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.330 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.665     3.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282     4.277 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         2.584     6.861    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.152     7.013 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.584     9.597    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
                         RAMB36E2                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTBDOUT[18])
                                                      1.274    10.871 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOUTBDOUT[18]
                         net (fo=3, unplaced)         0.357    11.228    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[50]
                         LUT5 (Prop_LUT5_I1_O)        0.132    11.360 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[34]_i_3/O
                         net (fo=2, unplaced)         0.216    11.576    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/p_1_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.138    11.714 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[50]_i_1/O
                         net (fo=1, unplaced)         0.023    11.737    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[50]
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    W23                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289    16.289 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    16.340    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.340 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585    16.925    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    17.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.520    19.519    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    19.743 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         2.439    22.182    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.137    22.319 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.439    24.758    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]/C
                         clock pessimism              0.693    25.452    
                         clock uncertainty           -0.035    25.416    
                         FDRE (Setup_FDRE_C_D)        0.059    25.475    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                 13.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.745%)  route 0.096ns (66.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.084ns
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.167     0.167 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.195    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.195 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.520    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.547 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.353     1.899    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020     1.919 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         1.114     3.033    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     3.090 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.114     4.204    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     4.253 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, unplaced)        0.096     4.350    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD1
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.422     0.422 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.470    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.470 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.846    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.877 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.498     2.375    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     2.496 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         1.259     3.755    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.070     3.825 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.259     5.084    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/CLK
                         clock pessimism             -0.734     4.349    
                         RAMS32 (Hold_RAMS32_CLK_ADR1)
                                                      0.075     4.424    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                 -0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         16.000      14.291               i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         8.000       7.146                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         8.000       7.146                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        5.739ns,  Total Violation        0.000ns
Hold  :          577  Failing Endpoints,  Worst Slack       -0.075ns,  Total Violation      -18.688ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.544ns (72.150%)  route 0.596ns (27.850%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.594ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.486     0.486 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.576    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.576 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.247    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.330 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.665     3.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282     4.277 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         2.584     6.861    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.149     7.010 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.584     9.594    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
                         RAMB36E2                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTBDOUT[18])
                                                      1.274    10.868 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DOUTBDOUT[18]
                         net (fo=3, unplaced)         0.357    11.225    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/s_axis_data[50]
                         LUT5 (Prop_LUT5_I1_O)        0.132    11.357 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[34]_i_3/O
                         net (fo=2, unplaced)         0.216    11.573    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/p_1_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.138    11.711 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/fifo_rd_data[50]_i_1/O
                         net (fo=1, unplaced)         0.023    11.734    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/deinterleaved_data[50]
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    W23                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     8.289 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     8.340    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.340 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     8.925    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.520    11.519    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    11.743 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         2.439    14.182    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.134    14.316 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.439    16.755    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]/C
                         clock pessimism              0.693    17.449    
                         clock uncertainty           -0.035    17.413    
                         FDRE (Setup_FDRE_C_D)        0.059    17.472    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_data_reg[50]
  -------------------------------------------------------------------
                         required time                         17.472    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  5.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.745%)  route 0.096ns (66.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.733ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.167     0.167 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.195    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.195 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.520    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.547 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.353     1.899    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020     1.919 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         1.114     3.033    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.056     3.089 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.114     4.203    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     4.252 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, unplaced)        0.096     4.349    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD1
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.422     0.422 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.470    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.470 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.846    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.877 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.498     2.375    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     2.496 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         1.259     3.755    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.068     3.823 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.259     5.082    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
                         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/CLK
                         clock pessimism             -0.733     4.348    
                         RAMS32 (Hold_RAMS32_CLK_ADR1)
                                                      0.075     4.423    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -4.423    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                 -0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.979ns,  Total Violation        0.000ns
Hold  :           15  Failing Endpoints,  Worst Slack       -0.044ns,  Total Violation       -0.499ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (sys_clk_p rise@3.332ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.287ns (26.354%)  route 0.802ns (73.646%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 6.800 - 3.332 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     4.059 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, unplaced)         0.265     4.324    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[3]
                         LUT4 (Prop_LUT4_I0_O)        0.132     4.456 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, unplaced)         0.271     4.727    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.040     4.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, unplaced)         0.266     5.033    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.650 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.701    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.701 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.286    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.361 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        2.439     6.800    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.330     7.131    
                         clock uncertainty           -0.035     7.096    
                         FDRE (Setup_FDRE_C_R)       -0.084     7.012    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  1.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.808%)  route 0.093ns (59.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, unplaced)         0.081     1.820    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[2]
                         LUT3 (Prop_LUT3_I2_O)        0.015     1.835 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, unplaced)         0.012     1.847    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst0[2]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.330     1.835    
                         FDRE (Hold_FDRE_C_D)         0.056     1.891    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                 -0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         3.332       1.953                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            3  Failing Endpoints,  Worst Slack       -0.009ns,  Total Violation       -0.027ns
Hold  :        31987  Failing Endpoints,  Worst Slack       -0.093ns,  Total Violation     -638.015ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.791ns (25.557%)  route 2.304ns (74.443%))
  Logic Levels:           8  (CARRY8=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.053ns = ( 10.385 - 3.332 ) 
    Source Clock Delay      (SCD):    7.158ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     3.037     7.158    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg[0][0][1][3]/Q
                         net (fo=1, unplaced)         0.324     7.597    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo_reg_n_0_[0][0][1][3]
                         LUT6 (Prop_LUT6_I0_O)        0.190     7.787 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_20__2/O
                         net (fo=1, unplaced)         0.249     8.036    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_20__2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     8.076 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2/O
                         net (fo=1, unplaced)         0.000     8.076    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2_n_0
                         CARRY8 (Prop_CARRY8_S[0]_CO[5])
                                                      0.246     8.322 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=4, unplaced)         0.323     8.645    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3_inferred__0/i__carry_n_2
                         LUT5 (Prop_LUT5_I2_O)        0.040     8.685 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6/O
                         net (fo=1, unplaced)         0.249     8.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     8.974 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2/O
                         net (fo=5, unplaced)         0.267     9.241    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     9.281 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__0/O
                         net (fo=73, unplaced)        0.328     9.609    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.040     9.649 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0/O
                         net (fo=4, unplaced)         0.262     9.911    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     9.951 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2/O
                         net (fo=3, unplaced)         0.302    10.253    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.650 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.701    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.701 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.286    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.361 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.800    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.135 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.417    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.492 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     2.892    10.385    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]/C
                         clock pessimism             -0.040    10.345    
                         clock uncertainty           -0.054    10.291    
                         FDRE (Setup_FDRE_C_CE)      -0.047    10.244    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                 -0.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.049ns (27.927%)  route 0.126ns (72.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.395     3.511    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.560 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[0]/Q
                         net (fo=1, unplaced)         0.126     3.686    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[0]
                         SRLC32E                                      r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.959 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.540     3.706    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
                         SRLC32E                                      r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.050     3.656    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.123     3.779    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                 -0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.332       1.623                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN     n/a            1.166         1.666       0.500                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN     n/a            1.166         1.666       0.500                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.738      0.538                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.738      0.538                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y26  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y26  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y26  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.738      0.538                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y130  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.294ns,  Total Violation        0.000ns
Hold  :        34467  Failing Endpoints,  Worst Slack       -0.093ns,  Total Violation     -843.811ns
PW    :            0  Failing Endpoints,  Worst Slack        3.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 2.803ns (61.537%)  route 1.752ns (38.463%))
  Logic Levels:           11  (CARRY8=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 16.770 - 9.996 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     2.759     6.880    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
                         RAMB36E2                                     r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.351     8.231 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Ultra_FPGA.native_Ultra/DOUTADOUT[0]
                         net (fo=2, unplaced)         0.326     8.557    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/A[23]
                         LUT6 (Prop_LUT6_I0_O)        0.191     8.748 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__167/O
                         net (fo=1, unplaced)         0.000     8.748    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_9
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.333     9.081 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.000     9.081    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[7].MUXCY_I/carry_chain_3
                         CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.095     9.176 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[7].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[2]
                         net (fo=9, unplaced)         0.245     9.421    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_0
                         LUT3 (Prop_LUT3_I0_O)        0.040     9.461 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/FSM_sequential_cache_state[2]_i_6/O
                         net (fo=4, unplaced)         0.262     9.723    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/icache_miss_hold_reg_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     9.763 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.stream_req_1st_cycle_i_3/O
                         net (fo=6, unplaced)         0.271    10.034    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/cache_req_raw
                         LUT4 (Prop_LUT4_I1_O)        0.040    10.074 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4/O
                         net (fo=40, unplaced)        0.281    10.355    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/icache_miss_hold_reg
                         LUT6 (Prop_LUT6_I0_O)        0.071    10.426 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/extra_bits[0]_i_1/O
                         net (fo=67, unplaced)        0.326    10.752    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/clear_stream_cache_fetch
                         LUT5 (Prop_LUT5_I0_O)        0.040    10.792 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_FPGA.Native_I1_i_2/O
                         net (fo=1, unplaced)         0.000    10.792    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[26].MUXCY_XOR_I/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.388    11.180 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[26].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.000    11.180    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[18].MUXCY_XOR_I/Using_FPGA.Native_I1_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.028    11.208 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[18].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, unplaced)         0.000    11.208    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[10].MUXCY_XOR_I/Using_FPGA.Native_I1_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.186    11.394 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Addr_Handler[10].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=1, unplaced)         0.041    11.435    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_I[3]
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.314 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    10.365    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.365 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585    10.950    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    11.025 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    13.464    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    13.799 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282    14.081    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    14.156 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     2.614    16.770    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]/C
                         clock pessimism             -0.040    16.731    
                         clock uncertainty           -0.062    16.669    
                         FDRE (Setup_FDRE_C_D)        0.060    16.729    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.729    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  5.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.049ns (27.927%)  route 0.126ns (72.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     1.410     3.525    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.574 r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/Q
                         net (fo=1, unplaced)         0.126     3.701    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/m_axi_rresp[0]
                         SRLC32E                                      r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.959 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     1.555     3.721    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/aclk
                         SRLC32E                                      r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.050     3.670    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.123     3.793    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.793    
                         arrival time                           3.701    
  -------------------------------------------------------------------
                         slack                                 -0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout1
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         9.996       7.256      BITSLICE_RX_TX_X0Y169  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/CLK
Low Pulse Width   Slow    IDELAYE3/CLK  n/a            1.233         4.998       3.765      BITSLICE_RX_TX_X0Y169  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/CLK
High Pulse Width  Slow    IDELAYE3/CLK  n/a            1.233         4.998       3.765      BITSLICE_RX_TX_X0Y169  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout2
  To Clock:  mmcm_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.008ns,  Total Violation        0.000ns
Hold  :           38  Failing Endpoints,  Worst Slack       -0.051ns,  Total Violation       -1.525ns
PW    :            0  Failing Endpoints,  Worst Slack        1.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout2 rise@4.998ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.588ns (69.422%)  route 0.259ns (30.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 11.597 - 4.998 ) 
    Source Clock Delay      (SCD):    6.705ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        2.584     6.705    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/slowest_sync_clk
                         SRL16E                                       r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.548     7.253 r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, unplaced)         0.236     7.489    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/Q
                         LUT4 (Prop_LUT4_I3_O)        0.040     7.529 r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, unplaced)         0.023     7.552    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_int0__0
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     5.316 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     5.367    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.367 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     5.952    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     6.027 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     8.466    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                      0.335     8.801 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.282     9.083    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.158 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        2.439    11.597    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.040    11.558    
                         clock uncertainty           -0.057    11.501    
                         FDRE (Setup_FDRE_C_D)        0.059    11.560    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  4.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.557%)  route 0.086ns (57.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        1.114     3.229    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.278 r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, unplaced)         0.074     3.353    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
                         LUT5 (Prop_LUT5_I4_O)        0.015     3.368 r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, unplaced)         0.012     3.380    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -0.207     1.959 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        1.259     3.425    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.050     3.374    
                         FDRE (Hold_FDRE_C_D)         0.056     3.430    i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                 -0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout2
Waveform(ns):       { 0.000 2.499 }
Period(ns):         4.998
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         4.998       3.619                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/I
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.499       1.937                i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.499       1.937                i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout3
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         3.332       1.953                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout4
  To Clock:  mmcm_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout4
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         3.332       1.953                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_4/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.949ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         13.328      11.949               i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.908ns,  Total Violation        0.000ns
Hold  :         1311  Failing Endpoints,  Worst Slack       -0.691ns,  Total Violation      -61.942ns
PW    :           16  Failing Endpoints,  Worst Slack       -0.024ns,  Total Violation       -0.382ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 2.716ns (75.215%)  route 0.895ns (24.785%))
  Logic Levels:           1  (RIU_OR=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 13.263 - 6.664 ) 
    Source Clock Delay      (SCD):    6.705ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=1758, unplaced)      2.584     6.705    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
  -------------------------------------------------------------------    -------------------
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[0])
                                                      2.664     9.369 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_RD_DATA[0]
                         net (fo=1, unplaced)         0.292     9.661    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/u_xiphy_riuor/xiphy_riu_or_1[0]
                         RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[0]_RIU_RD_DATA[0])
                                                      0.052     9.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/u_xiphy_riuor/xiphy_riu_or/RIU_RD_DATA[0]
                         net (fo=1, unplaced)         0.603    10.316    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_rd_data[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.982 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     7.033    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.033 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     7.618    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.693 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    10.132    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.467 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.282    10.749    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    10.824 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=1758, unplaced)      2.439    13.263    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]/C
                         clock pessimism             -0.040    13.224    
                         clock uncertainty           -0.059    13.165    
                         FDRE (Setup_FDRE_C_D)        0.059    13.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.224    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  2.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.691ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.104ns (17.701%)  route 0.484ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.705ns
    Source Clock Delay      (SCD):    6.599ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.318 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     0.369    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.369 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     0.954    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     1.029 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.468    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     3.803 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.282     4.085    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.160 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=1758, unplaced)      2.439     6.599    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     6.703 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/Q
                         net (fo=1, unplaced)         0.484     7.187    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/Q[0]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=1758, unplaced)      2.584     6.705    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism              0.040     6.744    
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RIU_CLK_RIU_NIBBLE_SEL)
                                                      1.134     7.878    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -7.878    
                         arrival time                           7.187    
  -------------------------------------------------------------------
                         slack                                 -0.691    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082                i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.424       -0.024               i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        5.203ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.856ns  (logic 0.308ns (35.981%)  route 0.548ns (64.019%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, unplaced)       0.342     0.457    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.193     0.650 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, unplaced)         0.206     0.856    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.059     6.059    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  5.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk625_i_INTERNAL_DIVCLK
  To Clock:  clk312_out

Setup :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/INTERNAL_DIVCLK
                            (rising edge-triggered cell ISERDESE3 clocked by clk625_i_INTERNAL_DIVCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk312_out rise@3.200ns - clk625_i_INTERNAL_DIVCLK rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 1.107ns (69.188%)  route 0.493ns (30.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 2.497 - 3.200 ) 
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_i_INTERNAL_DIVCLK rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.828    -3.267 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    -2.859 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/O
                         net (fo=6, unplaced)         2.597    -0.262    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s_0
    BITSLICE_RX_TX_X1Y80 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_INTERNAL_DIVCLK)
                                                      0.940     0.678 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/INTERNAL_DIVCLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y80 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_INTERNAL_DIVCLK_Q[0])
                                                      0.975     1.653 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/Q[0]
                         net (fo=2, unplaced)         0.470     2.123    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/D[0]
                         LUT5 (Prop_LUT5_I1_O)        0.132     2.255 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc[3]_i_1/O
                         net (fo=1, unplaced)         0.023     2.278    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc[3]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      3.200     3.200 r  
    P26                                               0.000     3.200 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     3.200    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     3.473 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     3.532    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.564 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     4.272    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.867    -0.595 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.282    -0.313    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    -0.089 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       2.586     2.497    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]/C
                         clock pessimism              0.981     3.478    
                         clock uncertainty           -0.051     3.427    
                         FDRE (Setup_FDRE_C_D)        0.059     3.486    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                          3.486    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                  1.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
                            (rising edge-triggered cell ISERDESE3 clocked by clk625_i_INTERNAL_DIVCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk312_out rise@0.000ns - clk625_i_INTERNAL_DIVCLK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.213ns (46.650%)  route 0.244ns (53.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_i_INTERNAL_DIVCLK rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.371     0.609    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.494    -1.885 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.128    -1.757    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -1.730 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/O
                         net (fo=6, unplaced)         1.173    -0.557    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s_0
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_INTERNAL_DIVCLK)
                                                      0.411    -0.146 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_INTERNAL_DIVCLK_Q[0])
                                                      0.198     0.052 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/Q[0]
                         net (fo=2, unplaced)         0.232     0.284    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/serdess[0]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.299 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/sdataouta[0]_i_1/O
                         net (fo=1, unplaced)         0.012     0.311    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[3]_0[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.417     1.082    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.849    -1.767 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, unplaced)         0.176    -1.591    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121    -1.470 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
                         net (fo=181, unplaced)       1.483     0.013    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/C
                         clock pessimism             -0.118    -0.105    
                         FDRE (Hold_FDRE_C_D)         0.056    -0.049    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        6.265ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.331ns  (logic 0.613ns (46.056%)  route 0.718ns (53.944%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.458     0.458 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=8, unplaced)         0.174     0.632    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT4 (Prop_LUT4_I2_O)        0.115     0.747 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_id[3]_i_2/O
                         net (fo=13, unplaced)        0.288     1.035    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
                         LUT1 (Prop_LUT1_I0_O)        0.040     1.075 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=8, unplaced)         0.256     1.331    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WE
                         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.404     7.596    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  6.265    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        6.265ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.331ns  (logic 0.613ns (46.056%)  route 0.718ns (53.944%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.458     0.458 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=8, unplaced)         0.174     0.632    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT4 (Prop_LUT4_I2_O)        0.115     0.747 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_id[3]_i_2/O
                         net (fo=13, unplaced)        0.288     1.035    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
                         LUT1 (Prop_LUT1_I0_O)        0.040     1.075 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/burst_len_mem_reg_0_7_0_4_i_1/O
                         net (fo=8, unplaced)         0.256     1.331    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WE
                         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.404     7.596    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          7.596    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  6.265    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         FDRE (Setup_FDRE_C_D)        0.059     3.059    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  2.732    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.595ns,  Total Violation        0.000ns
Hold  :         3317  Failing Endpoints,  Worst Slack       -0.384ns,  Total Violation     -647.112ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.528ns (75.753%)  route 0.169ns (24.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.053ns = ( 10.385 - 3.332 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    -0.091ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     2.759     6.880    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.413     7.293 r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/O
                         net (fo=1, unplaced)         0.146     7.439    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[0]
                         LUT4 (Prop_LUT4_I2_O)        0.115     7.554 r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.023     7.577    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg[0]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.650 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.701    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.701 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.286    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.361 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.800    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.135 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.417    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.492 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     2.892    10.385    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                         clock pessimism             -0.091    10.294    
                         clock uncertainty           -0.182    10.112    
                         FDRE (Setup_FDRE_C_D)        0.059    10.171    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  2.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.384ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.rd_addra_sync_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.104ns (34.054%)  route 0.201ns (65.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.158ns
    Source Clock Delay      (SCD):    6.774ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.318 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     0.369    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.369 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     0.954    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     1.029 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.468    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     3.803 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282     4.085    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.160 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     2.614     6.774    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     6.878 r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[5]/Q
                         net (fo=2, unplaced)         0.201     7.080    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].wr_addra[5]
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.rd_addra_sync_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     3.037     7.158    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.rd_addra_sync_i_reg[5]/C
                         clock pessimism              0.016     7.174    
                         clock uncertainty            0.182     7.356    
                         FDRE (Hold_FDRE_C_D)         0.108     7.464    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.rd_addra_sync_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.464    
                         arrival time                           7.080    
  -------------------------------------------------------------------
                         slack                                 -0.384    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.646ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.413ns  (logic 0.115ns (27.845%)  route 0.298ns (72.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/Q
                         net (fo=101, unplaced)       0.298     0.413    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[12]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
                         FDRE (Setup_FDRE_C_D)        0.059     3.059    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  2.646    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.115ns (23.663%)  route 0.371ns (76.338%))
  Logic Levels:           0  
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.938ns = ( 10.270 - 3.332 ) 
    Source Clock Delay      (SCD):    7.158ns
    Clock Pessimism Removal (CPR):    -1.014ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     3.037     7.158    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=3, unplaced)         0.371     7.644    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.650 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.701    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.701 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.286    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.361 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.800    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.135 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.417    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.492 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     2.892    10.385    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     9.392 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.196     9.588    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.270 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -1.014     9.256    
                         clock uncertainty           -0.158     9.098    
                         BITSLICE_CONTROL (Setup_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.507    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  0.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.650%)  route 0.229ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.395     3.511    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.560 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][44]/Q
                         net (fo=2, unplaced)         0.229     3.788    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.959 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.540     3.706    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.274     2.432 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.158     2.590    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.447     3.037 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, unplaced)         0.000     3.037    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.050     2.987    
                         clock uncertainty            0.158     3.144    
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.067     3.211    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.115ns (23.958%)  route 0.365ns (76.042%))
  Logic Levels:           0  
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.938ns = ( 10.270 - 3.332 ) 
    Source Clock Delay      (SCD):    7.158ns
    Clock Pessimism Removal (CPR):    -1.014ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     3.037     7.158    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.365     7.638    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.650 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.701    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.701 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.286    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.361 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.800    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.135 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.417    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.492 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     2.892    10.385    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     9.392 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.196     9.588    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.270 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -1.014     9.256    
                         clock uncertainty           -0.158     9.098    
                         BITSLICE_CONTROL (Setup_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.507    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.650%)  route 0.229ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.395     3.511    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[10]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.560 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, unplaced)         0.229     3.788    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y121
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.959 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.540     3.706    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.274     2.432 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.158     2.590    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.447     3.037 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, unplaced)         0.000     3.037    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y121
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.050     2.987    
                         clock uncertainty            0.158     3.144    
    BITSLICE_RX_TX_X0Y121
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.052     3.196    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.592    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.115ns (23.958%)  route 0.365ns (76.042%))
  Logic Levels:           0  
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.938ns = ( 10.270 - 3.332 ) 
    Source Clock Delay      (SCD):    7.158ns
    Clock Pessimism Removal (CPR):    -1.014ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     3.037     7.158    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     7.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.365     7.638    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     3.650 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     3.701    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.701 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     4.286    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.361 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     6.800    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.135 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     7.417    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.492 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     2.892    10.385    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     9.392 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, unplaced)         0.196     9.588    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.270 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -1.014     9.256    
                         clock uncertainty           -0.158     9.098    
                         BITSLICE_CONTROL (Setup_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     8.507    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.650%)  route 0.229ns (82.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.395     3.511    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[10]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.560 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, unplaced)         0.229     3.788    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.959 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.540     3.706    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                         PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.274     2.432 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=4, unplaced)         0.158     2.590    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.447     3.037 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                         net (fo=1, unplaced)         0.000     3.037    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.050     2.987    
                         clock uncertainty            0.158     3.144    
    BITSLICE_RX_TX_X0Y132
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.050     3.194    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.594    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_i
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.407ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.652ns  (logic 0.305ns (46.779%)  route 0.347ns (53.221%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/Q
                         net (fo=1, unplaced)         0.324     0.439    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref[0]
                         LUT6 (Prop_LUT6_I0_O)        0.190     0.629 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, unplaced)         0.023     0.652    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_FDRE_C_D)        0.059     6.059    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  5.407    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        7.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.370ns  (logic 0.115ns (31.081%)  route 0.255ns (68.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, unplaced)        0.255     0.370    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  7.689    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        7.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.370ns  (logic 0.115ns (31.081%)  route 0.255ns (68.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, unplaced)        0.255     0.370    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_FDRE_C_D)        0.059     8.059    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  7.689    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.145ns,  Total Violation        0.000ns
Hold  :         2774  Failing Endpoints,  Worst Slack       -0.292ns,  Total Violation     -546.271ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout0 rise@6.664ns)
  Data Path Delay:        0.664ns  (logic 0.458ns (68.976%)  route 0.206ns (31.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 16.770 - 9.996 ) 
    Source Clock Delay      (SCD):    7.158ns = ( 13.822 - 6.664 ) 
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     7.180 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     7.270    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.270 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     7.941    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     8.024 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584    10.608    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    10.377 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325    10.702    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    10.785 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     3.037    13.822    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                         RAMD32                                       r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
                         RAMD32 (Prop_RAMD32_CLK_O)
                                                      0.458    14.280 r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG_D1/O
                         net (fo=1, unplaced)         0.206    14.486    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[13]
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.314 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    10.365    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.365 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585    10.950    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    11.025 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    13.464    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    13.799 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282    14.081    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    14.156 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     2.614    16.770    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C
                         clock pessimism             -0.016    16.754    
                         clock uncertainty           -0.182    16.572    
                         FDRE (Setup_FDRE_C_D)        0.059    16.631    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         16.631    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  2.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.292ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.wr_addrb_sync_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.189%)  route 0.108ns (68.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.395     3.511    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.560 r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/Q
                         net (fo=3, unplaced)         0.108     3.668    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].rd_addrb[5]
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.wr_addrb_sync_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.959 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     1.555     3.721    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.wr_addrb_sync_i_reg[5]/C
                         clock pessimism              0.002     3.722    
                         clock uncertainty            0.182     3.904    
                         FDRE (Hold_FDRE_C_D)         0.056     3.960    i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_related_clocks.wr_addrb_sync_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.960    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                 -0.292    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout0 rise@3.332ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 13.263 - 6.664 ) 
    Source Clock Delay      (SCD):    7.158ns = ( 10.490 - 3.332 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     3.848 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     3.938    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.938 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     4.609    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.692 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     7.276    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     7.045 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325     7.370    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     7.453 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     3.037    10.490    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115    10.605 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, unplaced)         0.212    10.817    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     6.982 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     7.033    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.033 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     7.618    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     7.693 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    10.132    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335    10.467 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.282    10.749    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    10.824 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=1758, unplaced)      2.439    13.263    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.159    13.422    
                         clock uncertainty           -0.179    13.244    
                         FDRE (Setup_FDRE_C_D)        0.059    13.303    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  2.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.791%)  route 0.105ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    3.511ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=33610, unplaced)     1.395     3.511    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[10]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.560 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, unplaced)         0.105     3.665    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     1.959 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=1758, unplaced)      1.259     3.425    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.002     3.426    
                         clock uncertainty            0.179     3.605    
                         FDRE (Hold_FDRE_C_D)         0.056     3.661    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -3.661    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.004    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_i
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        6.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_i rise@8.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.270ns (33.708%)  route 0.531ns (66.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 7.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.275ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.785     1.561    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.828    -3.267 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.325    -2.942    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.083    -2.859 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      2.584    -0.275    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
                         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115    -0.160 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=8, unplaced)         0.278     0.118    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
                         LUT3 (Prop_LUT3_I0_O)        0.155     0.273 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.253     0.526    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RESET_INT_PIPE0
                         FDPE                                         f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      8.000     8.000 r  
    P26                                               0.000     8.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     8.273 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.059     8.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.364 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.708     9.072    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.867     4.205 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.282     4.487    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.562 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      2.439     7.001    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.579     7.580    
                         clock uncertainty           -0.062     7.518    
                         FDPE (Recov_FDPE_C_PRE)     -0.082     7.436    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  6.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_i rise@0.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.087ns (30.329%)  route 0.200ns (69.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.371     0.609    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.494    -1.885 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.128    -1.757    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -1.730 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      1.114    -0.616    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
                         FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.049    -0.567 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, unplaced)         0.074    -0.492    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    -0.454 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, unplaced)         0.125    -0.329    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/RESET_INT_PIPE0
                         FDPE                                         f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.417     1.082    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.849    -1.767 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    -1.591    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.560 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
                         net (fo=4839, unplaced)      1.259    -0.301    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.170    -0.471    
                         FDPE (Remov_FDPE_C_PRE)      0.005    -0.466    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       15.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.155ns (25.203%)  route 0.460ns (74.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.758ns = ( 24.758 - 16.000 ) 
    Source Clock Delay      (SCD):    9.597ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.486     0.486 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.576    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.576 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.247    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.330 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.665     3.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282     4.277 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         2.584     6.861    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.152     7.013 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.584     9.597    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     9.712 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.150     9.862    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
                         LUT1 (Prop_LUT1_I0_O)        0.040     9.902 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, unplaced)        0.310    10.212    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    W23                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289    16.289 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    16.340    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.340 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585    16.925    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    17.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.520    19.519    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    19.743 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         2.439    22.182    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.137    22.319 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.439    24.758    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C
                         clock pessimism              0.693    25.452    
                         clock uncertainty           -0.035    25.416    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    25.334    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         25.334    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                 15.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.064ns (22.059%)  route 0.226ns (77.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.084ns
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.167     0.167 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.195    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.195 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.520    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.547 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.353     1.899    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020     1.919 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         1.114     3.033    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     3.090 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.114     4.204    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     4.253 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.074     4.328    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
                         LUT1 (Prop_LUT1_I0_O)        0.015     4.343 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, unplaced)        0.152     4.495    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
                         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.422     0.422 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.470    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.470 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.846    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.877 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.498     2.375    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     2.496 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         1.259     3.755    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.070     3.825 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.259     5.084    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
                         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C
                         clock pessimism             -0.734     4.349    
                         FDCE (Remov_FDCE_C_CLR)      0.005     4.354    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.354    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        7.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.155ns (25.203%)  route 0.460ns (74.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.594ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.486     0.486 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.576    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.576 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.247    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.330 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.665     3.995    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282     4.277 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         2.584     6.861    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.149     7.010 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.584     9.594    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     9.709 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.150     9.859    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
                         LUT1 (Prop_LUT1_I0_O)        0.040     9.899 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, unplaced)        0.310    10.209    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    W23                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     8.289 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     8.340    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.340 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     8.925    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.520    11.519    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224    11.743 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         2.439    14.182    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.134    14.316 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       2.439    16.755    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]/C
                         clock pessimism              0.693    17.449    
                         clock uncertainty           -0.035    17.413    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    17.331    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.331    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  7.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.064ns (22.059%)  route 0.226ns (77.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    4.203ns
    Clock Pessimism Removal (CPR):    0.733ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.167     0.167 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.195    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.195 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.520    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.547 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.353     1.899    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020     1.919 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         1.114     3.033    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.056     3.089 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.114     4.203    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     4.252 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.074     4.327    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
                         LUT1 (Prop_LUT1_I0_O)        0.015     4.342 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, unplaced)        0.152     4.494    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
                         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.422     0.422 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.470    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.470 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.846    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.877 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.498     2.375    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     2.496 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         1.259     3.755    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.068     3.823 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=629, unplaced)       1.259     5.082    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
                         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C
                         clock pessimism             -0.733     4.348    
                         FDCE (Remov_FDCE_C_CLR)      0.005     4.353    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       15.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.859ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.210ns (31.818%)  route 0.450ns (68.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 33.903 - 33.333 ) 
    Source Clock Delay      (SCD):    0.600ns = ( 17.267 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.600    17.267    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115    17.382 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, unplaced)        0.197    17.579    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
                         LUT2 (Prop_LUT2_I1_O)        0.095    17.674 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, unplaced)         0.253    17.927    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/command_11
                         FDCE                                         f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
                         BSCANE2                      0.000    33.333 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.570    33.903    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.000    33.903    
                         clock uncertainty           -0.035    33.868    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    33.786    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         33.786    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                 15.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.921ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.310ns  (logic 0.087ns (28.050%)  route 0.223ns (71.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.313ns
    Source Clock Delay      (SCD):    0.298ns = ( 16.964 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.298    16.964    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.049    17.013 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, unplaced)        0.098    17.111    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
                         LUT2 (Prop_LUT2_I1_O)        0.038    17.149 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, unplaced)         0.125    17.274    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/command_11
                         FDCE                                         f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=43, unplaced)        0.313     0.313    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
                         FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.000     0.313    
                         clock uncertainty            0.035     0.349    
                         FDCE (Remov_FDCE_C_CLR)      0.005     0.354    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                          17.274    
  -------------------------------------------------------------------
                         slack                                 16.921    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        8.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.155ns (18.585%)  route 0.679ns (81.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 16.770 - 9.996 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     2.759     6.880    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     6.995 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, unplaced)       0.253     7.248    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.040     7.288 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4620, unplaced)      0.426     7.714    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/p_0_in
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.314 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051    10.365    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.365 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585    10.950    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    11.025 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439    13.464    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    13.799 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.282    14.081    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    14.156 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     2.614    16.770    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/s_axi_aclk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/C
                         clock pessimism             -0.040    16.731    
                         clock uncertainty           -0.062    16.669    
                         FDCE (Recov_FDCE_C_CLR)     -0.082    16.587    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  8.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.064ns (15.971%)  route 0.337ns (84.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.224    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.325     0.549    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.576 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.690    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.960 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.128     2.088    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     2.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     1.410     3.525    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     3.574 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=212, unplaced)       0.125     3.700    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.015     3.715 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4620, unplaced)      0.211     3.926    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/p_0_in
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.500    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.376     0.876    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.907 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     2.166    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.959 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.176     2.135    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     2.166 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=35995, unplaced)     1.555     3.721    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/s_axi_aclk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/C
                         clock pessimism             -0.050     3.670    
                         FDCE (Remov_FDCE_C_CLR)      0.005     3.675    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout2
  To Clock:  mmcm_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        3.428ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.263ns,  Total Violation       -0.263ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RST
                            (recovery check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout2 rise@4.998ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.115ns (15.646%)  route 0.620ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 11.597 - 4.998 ) 
    Source Clock Delay      (SCD):    6.705ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        2.584     6.705    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.115     6.820 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/Q
                         net (fo=1, unplaced)         0.620     7.440    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_rst
                         IDELAYCTRL                                   f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     5.316 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     5.367    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.367 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     5.952    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     6.027 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     8.466    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                      0.335     8.801 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.282     9.083    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.158 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        2.439    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_clk
                         IDELAYCTRL                                   r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
                         clock pessimism             -0.040    11.558    
                         clock uncertainty           -0.057    11.501    
                         IDELAYCTRL (Recov_IDELAYCTRL_REFCLK_RST)
                                                     -0.633    10.868    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  3.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.263ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RST
                            (removal check against rising-edge clock mmcm_clkout2  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout2 rise@0.000ns - mmcm_clkout2 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.104ns (15.007%)  route 0.589ns (84.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.705ns
    Source Clock Delay      (SCD):    6.599ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318     0.318 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     0.369    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.369 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.585     0.954    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     1.029 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.468    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                      0.335     3.803 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.282     4.085    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     4.160 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        2.439     6.599    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.104     6.703 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/Q
                         net (fo=1, unplaced)         0.589     7.292    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_rst
                         IDELAYCTRL                                   f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout2 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.606    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.671     1.277    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.360 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.944    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -0.231     3.713 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.325     4.038    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     4.121 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_2/O
                         net (fo=44, unplaced)        2.584     6.705    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_clk
                         IDELAYCTRL                                   r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
                         clock pessimism              0.040     6.744    
                         IDELAYCTRL (Remov_IDELAYCTRL_REFCLK_RST)
                                                      0.811     7.555    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl
  -------------------------------------------------------------------
                         required time                         -7.555    
                         arrival time                           7.292    
  -------------------------------------------------------------------
                         slack                                 -0.263    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.155ns (20.422%)  route 0.604ns (79.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 7.519 - 4.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.486     0.486 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.090     0.576    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.576 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.247    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.330 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.665     3.995    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.115     4.110 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=31, unplaced)        0.209     4.319    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]
                         LUT1 (Prop_LUT1_I0_O)        0.040     4.359 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1179, unplaced)      0.395     4.754    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg_0
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    W23                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     4.289 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.051     4.340    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.340 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     4.925    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     5.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     2.520     7.519    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_int_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/C
                         clock pessimism              0.330     7.850    
                         clock uncertainty           -0.035     7.814    
                         FDCE (Recov_FDCE_C_CLR)     -0.082     7.732    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  2.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.167     0.167 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.028     0.195    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.195 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.325     0.520    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.547 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.353     1.899    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     1.948 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, unplaced)        0.181     2.129    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/AR[0]
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    W23                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.422     0.422 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.048     0.470    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/OUT
    W23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.470 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.376     0.846    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.877 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10775, unplaced)     1.498     2.375    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.330     2.044    
                         FDCE (Remov_FDCE_C_CLR)      0.005     2.049    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm_clkout0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.327ns  (logic 0.115ns (35.168%)  route 0.212ns (64.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.115     0.115 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, unplaced)         0.212     0.327    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
                         FDRE (Setup_fdre_C_D)        0.059    12.059    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.059    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                 11.732    





