ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"USART_STM32F4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	__NVIC_EnableIRQ:
  26              	.LFB104:
  27              		.file 1 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 2


  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 3


  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 4


 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 5


 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 6


 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 7


 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 8


 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 9


 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 10


 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 11


 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 12


 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 13


 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 14


 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 15


 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 16


 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 17


 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 18


 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 19


1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 20


1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 21


1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 22


1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 23


1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 24


1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 25


1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 26


1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 27


1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 28


1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 29


1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 30


1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 31


1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1689 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 0346     		mov	r3, r0
  44 0008 FB71     		strb	r3, [r7, #7]
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  45              		.loc 1 1690 6
  46 000a 97F90730 		ldrsb	r3, [r7, #7]
  47 000e 002B     		cmp	r3, #0
  48 0010 0BDB     		blt	.L3
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  49              		.loc 1 1692 81
  50 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  51 0014 03F01F02 		and	r2, r3, #31
  52              		.loc 1 1692 9
  53 0018 0749     		ldr	r1, .L4
  54              		.loc 1 1692 18
  55 001a 97F90730 		ldrsb	r3, [r7, #7]
  56              		.loc 1 1692 34
  57 001e 5B09     		lsrs	r3, r3, #5
  58              		.loc 1 1692 45
  59 0020 0120     		movs	r0, #1
  60 0022 00FA02F2 		lsl	r2, r0, r2
  61              		.loc 1 1692 43
  62 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  63              	.L3:
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
  64              		.loc 1 1694 1
  65 002a 00BF     		nop
  66 002c 0C37     		adds	r7, r7, #12
  67              	.LCFI3:
  68              		.cfi_def_cfa_offset 4
  69 002e BD46     		mov	sp, r7
  70              	.LCFI4:
  71              		.cfi_def_cfa_register 13
  72              		@ sp needed
  73 0030 5DF8047B 		ldr	r7, [sp], #4
  74              	.LCFI5:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 32


  75              		.cfi_restore 7
  76              		.cfi_def_cfa_offset 0
  77 0034 7047     		bx	lr
  78              	.L5:
  79 0036 00BF     		.align	2
  80              	.L4:
  81 0038 00E100E0 		.word	-536813312
  82              		.cfi_endproc
  83              	.LFE104:
  85              		.section	.text.__NVIC_ClearPendingIRQ,"ax",%progbits
  86              		.align	1
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	__NVIC_ClearPendingIRQ:
  93              	.LFB109:
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 33


1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
  94              		.loc 1 1778 1
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 1, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  99 0000 80B4     		push	{r7}
 100              	.LCFI6:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 7, -4
 103 0002 83B0     		sub	sp, sp, #12
 104              	.LCFI7:
 105              		.cfi_def_cfa_offset 16
 106 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 34


 107              	.LCFI8:
 108              		.cfi_def_cfa_register 7
 109 0006 0346     		mov	r3, r0
 110 0008 FB71     		strb	r3, [r7, #7]
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 111              		.loc 1 1779 6
 112 000a 97F90730 		ldrsb	r3, [r7, #7]
 113 000e 002B     		cmp	r3, #0
 114 0010 0CDB     		blt	.L8
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 115              		.loc 1 1781 81
 116 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 117 0014 03F01F02 		and	r2, r3, #31
 118              		.loc 1 1781 9
 119 0018 0749     		ldr	r1, .L9
 120              		.loc 1 1781 18
 121 001a 97F90730 		ldrsb	r3, [r7, #7]
 122              		.loc 1 1781 34
 123 001e 5B09     		lsrs	r3, r3, #5
 124              		.loc 1 1781 45
 125 0020 0120     		movs	r0, #1
 126 0022 00FA02F2 		lsl	r2, r0, r2
 127              		.loc 1 1781 43
 128 0026 6033     		adds	r3, r3, #96
 129 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 130              	.L8:
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
 131              		.loc 1 1783 1
 132 002c 00BF     		nop
 133 002e 0C37     		adds	r7, r7, #12
 134              	.LCFI9:
 135              		.cfi_def_cfa_offset 4
 136 0030 BD46     		mov	sp, r7
 137              	.LCFI10:
 138              		.cfi_def_cfa_register 13
 139              		@ sp needed
 140 0032 5DF8047B 		ldr	r7, [sp], #4
 141              	.LCFI11:
 142              		.cfi_restore 7
 143              		.cfi_def_cfa_offset 0
 144 0036 7047     		bx	lr
 145              	.L10:
 146              		.align	2
 147              	.L9:
 148 0038 00E100E0 		.word	-536813312
 149              		.cfi_endproc
 150              	.LFE109:
 152              		.section	.rodata.usart_driver_version,"a"
 153              		.align	2
 156              	usart_driver_version:
 157 0000 0402     		.short	516
 158 0002 0C02     		.short	524
 159              		.section	.bss.USART1_Info,"aw",%nobits
 160              		.align	2
 163              	USART1_Info:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 35


 164 0000 00000000 		.space	20
 164      00000000 
 164      00000000 
 164      00000000 
 164      00000000 
 165              		.section	.bss.USART1_TransferInfo,"aw",%nobits
 166              		.align	2
 169              	USART1_TransferInfo:
 170 0000 00000000 		.space	36
 170      00000000 
 170      00000000 
 170      00000000 
 170      00000000 
 171              		.section	.rodata.USART1_tx,"a"
 172              		.align	2
 175              	USART1_tx:
 176 0000 00000240 		.word	1073872896
 177 0004 0002     		.short	512
 178 0006 0700     		.short	7
 179 0008 0000     		.short	0
 180 000a 0000     		.short	0
 181              		.section	.rodata.USART1_rx,"a"
 182              		.align	2
 185              	USART1_rx:
 186 0000 00000240 		.word	1073872896
 187 0004 0004     		.short	1024
 188 0006 0700     		.short	7
 189 0008 0000     		.short	0
 190 000a 0000     		.short	0
 191              		.section	.rodata.USART1_Resources,"a"
 192              		.align	2
 195              	USART1_Resources:
 196 0000 39       		.byte	57
 197 0001 06       		.byte	6
 198 0002 00       		.byte	0
 199 0003 00       		.byte	0
 200 0004 00100140 		.word	1073811456
 201 0008 00000000 		.word	HAL_RCC_GetPCLK2Freq
 202 000c 00000000 		.word	USART1_tx
 203 0010 00000000 		.word	USART1_rx
 204 0014 00000000 		.word	0
 205 0018 00000000 		.word	0
 206 001c 00000000 		.word	0
 207 0020 25       		.byte	37
 208 0021 000000   		.ascii	"\000\000\000"
 209 0024 00000000 		.word	0
 210 0028 00000000 		.word	0
 211 002c 00000000 		.word	USART1_Info
 212 0030 00000000 		.word	USART1_TransferInfo
 213              		.section	.text.Enable_GPIO_Clock,"ax",%progbits
 214              		.align	1
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 218              		.fpu fpv4-sp-d16
 220              	Enable_GPIO_Clock:
 221              	.LFB130:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 36


 222              		.file 2 "Drivers/CMSIS/Driver/USART_STM32F4xx.c"
   1:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /* -----------------------------------------------------------------------------
   2:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * Copyright (c) 2013-2019 Arm Limited (or its affiliates). All 
   3:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * rights reserved.
   4:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
   5:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * SPDX-License-Identifier: Apache-2.0
   6:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
   7:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   8:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * not use this file except in compliance with the License.
   9:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * You may obtain a copy of the License at
  10:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
  11:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * www.apache.org/licenses/LICENSE-2.0
  12:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
  13:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * Unless required by applicable law or agreed to in writing, software
  14:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  15:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  16:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * See the License for the specific language governing permissions and
  17:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * limitations under the License.
  18:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
  19:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
  20:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * $Date:        18. February 2019
  21:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * $Revision:    V2.12
  22:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
  23:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * Driver:       Driver_USART1, Driver_USART2, Driver_USART3, Driver_USART4,
  24:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *               Driver_USART5, Driver_USART6, Driver_USART7, Driver_USART8,
  25:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *               Driver_USART9, Driver_USART10
  26:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * Configured:   via RTE_Device.h or MX_Device.h configuration file
  27:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * Project:      USART Driver for ST STM32F4xx
  28:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * --------------------------------------------------------------------------
  29:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * Use the following configuration settings in the middleware component
  30:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * to connect to this driver.
  31:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
  32:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Configuration Setting                   Value   UART Interface
  33:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   ---------------------                   -----   --------------
  34:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 1       use USART1
  35:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 2       use USART2
  36:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 3       use USART3
  37:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 4       use UART4
  38:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 5       use UART5
  39:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 6       use USART6
  40:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 7       use UART7
  41:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 8       use UART8
  42:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 9       use UART9
  43:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *   Connect to hardware via Driver_USART# = 10      use UART10
  44:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * --------------------------------------------------------------------------
  45:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *
  46:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * When RTE_DEVICE_FRAMEWORK_CLASSIC is used:
  47:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  USART IO Speed frequencies can be defined by preprocessor:
  48:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    USARTx_GPIO_SPEED_FREQ (where x = 1,2,3 and 6) and 
  49:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    UARTy_GPIO_SPEED_FREQ (where y = 4,5,7,8,9 and 10) can be defined as:
  50:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *      GPIO_SPEED_FREQ_LOW, GPIO_SPEED_FREQ_MEDIUM, 
  51:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *      GPIO_SPEED_FREQ_HIGH or GPIO_SPEED_FREQ_VERY_HIGH
  52:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  * -------------------------------------------------------------------------- */
  53:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
  54:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /* History:
  55:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.12
  56:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Corrected POWER_OFF sequence. DMA is DeInitialized after it is aborted.
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 37


  57:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.11
  58:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Added checking if pointer to USART_PIN is valid, before it is used.
  59:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.10
  60:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Added support for ARM Compiler 6
  61:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.9
  62:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Corrected condition for ARM_USART_SET_IRDA_PULSE control
  63:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.8
  64:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Added port configuration for ports supported by subfamily STM32F413, STM32F423.
  65:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    I/O output speed is configurable
  66:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.7
  67:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Added port configuration for ports supported by new subfamily.
  68:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.6
  69:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Corrected CTS handling and added Signal CTS change event.
  70:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.5
  71:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Corrected PowerControl function for:
  72:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *      - Unconditional Power Off
  73:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *      - Conditional Power full (driver must be initialized)
  74:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.4
  75:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Added support for STM32F410xx
  76:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Corrected unwanted receive stop (Caused by calling USART_Receive function, while receiver is 
  77:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Removed checking if Asynchronous Single-wire mode has been configured in CubeMX
  78:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.3
  79:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    - Added RX Timeout handling
  80:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    - PowerControl for Power OFF and Uninitialize functions made unconditional.
  81:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    - Corrected status bit-field handling, to prevent race conditions.
  82:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.2
  83:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Added support for STM32F446xx
  84:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.1
  85:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    STM32CubeMX generated code can also be used to configure the driver
  86:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 2.0
  87:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Updated to CMSIS Driver API V2.00
  88:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 1.1
  89:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Based on API V1.10 (namespace prefix ARM_ added)
  90:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *  Version 1.0
  91:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  *    Initial release
  92:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  */
  93:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
  94:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  /*! \page stm32f4_usart CMSIS-Driver USART Setup
  95:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
  96:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** The CMSIS-Driver USART requires:
  97:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   - Setup of USART/UART mode (Asynchronous, Synchronous, Single wire, IrDA or SmartCard)
  98:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   - Optional configuration of Hardware Flow Control (only in Asynchronous mode).
  99:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  
 100:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** Valid settings for various evaluation boards are listed in the table below:
 101:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 102:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** Peripheral Resource | MCBSTM32F400        | MCBSTM32F400        | 32F401C-Discovery   | 32F429I-Dis
 103:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** :-------------------|:--------------------|:--------------------|:--------------------|:-----------
 104:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** USART Peripheral    | USART1              | USART3/UART4        | USART2              | USART1
 105:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** USART Mode          | <b>Asynchronous</b> | <b>Asynchronous</b> | <b>Asynchronous</b> | <b>Asynchro
 106:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** TX Pin              | PB6                 | PC10                | PA2                 | PA9
 107:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** RX Pin              | PB7                 | PC11                | PA3                 | PA10
 108:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 109:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** For different boards, refer to the hardware schematics to reflect correct setup values.
 110:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 111:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** The STM32CubeMX configuration for MCBSTM32F400 with steps for Pinout, Clock, and System Configurati
 112:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** listed below. Enter the values that are marked \b bold.
 113:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****    
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 38


 114:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** Pinout tab
 115:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** ----------
 116:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   1. Configure USART1 mode
 117:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      - Peripherals \b USART1: Mode=<b>Asynchronous</b>, Hardware Flow Control=<b>Disable</b>
 118:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           
 119:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** Clock Configuration tab
 120:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** -----------------------
 121:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   1. Configure USART1 Clock.
 122:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   
 123:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** Configuration tab
 124:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** -----------------
 125:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   1. Under Connectivity open \b USART1 Configuration:
 126:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      - \e optional <b>DMA Settings</b>: setup DMA transfers for Rx and Tx (DMA is optional)\n
 127:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****        \b Add - Select \b USART1_RX: Stream=DMA2 Stream 2, DMA Request Settings: not used\n
 128:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****        \b Add - Select \b USART1_TX: Stream=DMA2 Stream 7, DMA Request Settings: not used
 129:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 130:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      - <b>GPIO Settings</b>: review settings, no changes required
 131:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           Pin Name | Signal on Pin | GPIO mode | GPIO Pull-up/Pull..| Maximum out | User Label
 132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           :--------|:--------------|:----------|:-------------------|:------------|:----------
 133:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           PB6      | USART1_TX     | Alternate | Pull-up            | High        |.  
 134:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           PB7      | USART1_RX     | Alternate | Pull-up            | High        |.
 135:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      - <b>NVIC Settings</b>: enable interrupts
 136:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           Interrupt Table                      | Enable | Preemption Priority | Sub Priority
 137:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           :------------------------------------|:-------|:--------------------|:--------------
 138:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           USART1 global interrupt              |\b ON   | 0                   | 0
 139:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           DMA2 stream2 global interrupt        |   ON   | 0                   | 0
 140:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           DMA2 stream7 global interrupt        |   ON   | 0                   | 0
 141:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      - Parameter Settings: not used
 142:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      - User Constants: not used
 143:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      - Click \b OK to close the USART1 Configuration dialog
 144:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
 145:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****  
 146:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /*! \cond */
 147:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 148:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #include "USART_STM32F4xx.h"
 149:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 150:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #define ARM_USART_DRV_VERSION ARM_DRIVER_VERSION_MAJOR_MINOR(2,12)
 151:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 152:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // Driver Version
 153:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const ARM_DRIVER_VERSION usart_driver_version = { ARM_USART_API_VERSION, ARM_USART_DRV_VERSI
 154:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 155:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART1
 156:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1
 157:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 158:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 159:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART1_VM == VM_ASYNC)
 160:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart1;
 161:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART1_VM == VM_SYNC)
 162:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern USART_HandleTypeDef husart1;
 163:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART1_VM == VM_IRDA)
 164:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda1;
 165:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART1_VM == VM_SMARTCARD)
 166:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern SMARTCARD_HandleTypeDef hsc1;
 167:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 168:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
 169:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 170:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 39


 171:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 172:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART1 Run-Time Information
 173:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          USART1_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
 174:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO USART1_TransferInfo;
 175:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 176:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_TX_Pin
 177:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART1_tx =  {MX_USART1_TX_GPIOx,  MX_USART1_TX_GPIO_Pin,  MX_USART1_TX_GPIO_AF,
 178:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 179:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RX_Pin
 180:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART1_rx =  {MX_USART1_RX_GPIOx,  MX_USART1_RX_GPIO_Pin,  MX_USART1_RX_GPIO_AF,
 181:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 182:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CK_Pin
 183:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART1_ck =  {MX_USART1_CK_GPIOx,  MX_USART1_CK_GPIO_Pin,  MX_USART1_CK_GPIO_AF,
 184:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 185:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RTS_Pin
 186:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART1_rts = {MX_USART1_RTS_GPIOx, MX_USART1_RTS_GPIO_Pin, MX_USART1_RTS_GPIO_AF
 187:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 188:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CTS_Pin
 189:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART1_cts = {MX_USART1_CTS_GPIOx, MX_USART1_CTS_GPIO_Pin, MX_USART1_CTS_GPIO_AF
 190:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 191:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 192:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_TX_DMA_Instance
 193:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART1_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
 194:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 195:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 196:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart1_tx;
 197:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 198:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart1_tx;
 199:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 200:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART1_DMA_Tx = {
 201:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart1_tx,
 202:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART1_TX_DMA_Complete,
 203:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 204:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_TX_DMA_Instance,
 205:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_TX_DMA_Channel,
 206:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_TX_DMA_Priority,
 207:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_TX_DMA_IRQn,
 208:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 209:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 210:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 211:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 212:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RX_DMA_Instance
 213:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART1_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
 214:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 215:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 216:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart1_rx;
 217:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 218:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart1_rx;
 219:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 220:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART1_DMA_Rx = {
 221:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart1_rx,
 222:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART1_RX_DMA_Complete,
 223:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 224:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_RX_DMA_Instance,
 225:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_RX_DMA_Channel,
 226:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_RX_DMA_Priority,
 227:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART1_RX_DMA_IRQn,
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 40


 228:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 229:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 230:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 231:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 232:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 233:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART1 Resources
 234:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART1_Resources = {
 235:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 236:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART1_VM == VM_ASYNC)
 237:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart1,
 238:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
 239:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART1_VM == VM_SYNC)
 240:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &husart1,
 241:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SYNC,
 242:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART1_VM == VM_IRDA)
 243:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda1,
 244:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
 245:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART1_VM == VM_SMARTCARD)
 246:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hsc1,
 247:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SMARTCARD,
 248:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 249:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 250:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
 251:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
 252:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CK_Pin
 253:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports Synchronous Master mode
 254:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 255:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
 256:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 257:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
 258:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
 259:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
 260:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Smart Card mode
 261:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
 262:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RTS_Pin
 263:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Flow Control available
 264:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 265:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
 266:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 267:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CTS_Pin
 268:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Flow Control available
 269:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 270:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
 271:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 272:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
 273:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
 274:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RTS_Pin
 275:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Line: 0=not available, 1=available
 276:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 277:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
 278:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 279:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CTS_Pin
 280:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Line: 0=not available, 1=available
 281:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 282:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
 283:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 284:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 41


 285:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
 286:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
 287:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
 288:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CTS_Pin
 289:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
 290:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 291:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
 292:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 293:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
 294:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
 295:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
 296:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
 297:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
 298:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 299:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 300:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 301:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART1,
 302:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK2Freq,
 303:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 304:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
 305:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
 306:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_TX_Pin
 307:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART1_tx,
 308:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 309:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 310:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 311:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RX_Pin
 312:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART1_rx,
 313:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 314:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 315:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 316:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CK_Pin
 317:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART1_ck,
 318:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 319:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 320:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 321:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RTS_Pin 
 322:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART1_rts,
 323:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 324:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 325:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 326:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_CTS_Pin 
 327:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART1_cts,
 328:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 329:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 330:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 331:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 332:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 333:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART1_IRQn,
 334:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
 335:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 336:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_TX_DMA_Instance
 337:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART1_DMA_Tx,
 338:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 339:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 340:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 341:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1_RX_DMA_Instance
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 42


 342:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART1_DMA_Rx,
 343:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 344:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 345:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 346:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 347:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART1_Info,
 348:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART1_TransferInfo
 349:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
 350:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 351:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 352:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART2
 353:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2
 354:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 355:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 356:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART2_VM == VM_ASYNC)
 357:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart2;
 358:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART2_VM == VM_SYNC)
 359:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern USART_HandleTypeDef husart2;
 360:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART2_VM == VM_IRDA)
 361:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda2;
 362:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART2_VM == VM_SMARTCARD)
 363:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern SMARTCARD_HandleTypeDef hsc2;
 364:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 365:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
 366:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 367:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 368:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 369:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART2 Run-Time Information
 370:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          USART2_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
 371:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO USART2_TransferInfo;
 372:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 373:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_TX_Pin
 374:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART2_tx =  {MX_USART2_TX_GPIOx,  MX_USART2_TX_GPIO_Pin,  MX_USART2_TX_GPIO_AF,
 375:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 376:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RX_Pin
 377:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART2_rx =  {MX_USART2_RX_GPIOx,  MX_USART2_RX_GPIO_Pin,  MX_USART2_RX_GPIO_AF,
 378:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 379:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CK_Pin
 380:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART2_ck =  {MX_USART2_CK_GPIOx,  MX_USART2_CK_GPIO_Pin,  MX_USART2_CK_GPIO_AF,
 381:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 382:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RTS_Pin
 383:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART2_rts = {MX_USART2_RTS_GPIOx, MX_USART2_RTS_GPIO_Pin, MX_USART2_RTS_GPIO_AF
 384:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 385:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CTS_Pin
 386:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART2_cts = {MX_USART2_CTS_GPIOx, MX_USART2_CTS_GPIO_Pin, MX_USART2_CTS_GPIO_AF
 387:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 388:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 389:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_TX_DMA_Instance
 390:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART2_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
 391:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 392:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 393:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart2_tx;
 394:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 395:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart2_tx;
 396:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 397:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART2_DMA_Tx = {
 398:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart2_tx,
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 43


 399:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART2_TX_DMA_Complete,
 400:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 401:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_TX_DMA_Instance,
 402:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_TX_DMA_Channel,
 403:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_TX_DMA_Priority,
 404:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_TX_DMA_IRQn,
 405:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 406:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 407:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 408:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 409:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RX_DMA_Instance
 410:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART2_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
 411:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 412:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 413:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart2_rx;
 414:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 415:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart2_rx;
 416:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 417:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART2_DMA_Rx = {
 418:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart2_rx,
 419:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART2_RX_DMA_Complete,
 420:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 421:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_RX_DMA_Instance,
 422:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_RX_DMA_Channel,
 423:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_RX_DMA_Priority,
 424:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART2_RX_DMA_IRQn,
 425:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 426:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 427:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 428:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 429:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 430:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART2 Resources
 431:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART2_Resources = {
 432:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 433:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART2_VM == VM_ASYNC)
 434:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart2,
 435:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
 436:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART2_VM == VM_SYNC)
 437:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &husart2,
 438:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SYNC,
 439:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART2_VM == VM_IRDA)
 440:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda2,
 441:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
 442:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART2_VM == VM_SMARTCARD)
 443:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hsc2,
 444:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SMARTCARD,
 445:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 446:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 447:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
 448:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
 449:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CK_Pin
 450:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports Synchronous Master mode
 451:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 452:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
 453:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 454:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
 455:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 44


 456:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
 457:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Smart Card mode
 458:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
 459:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RTS_Pin
 460:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Flow Control available
 461:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 462:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
 463:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 464:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CTS_Pin
 465:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Flow Control available
 466:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 467:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
 468:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 469:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
 470:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
 471:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RTS_Pin
 472:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Line: 0=not available, 1=available
 473:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 474:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
 475:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 476:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CTS_Pin
 477:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Line: 0=not available, 1=available
 478:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 479:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
 480:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 481:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
 482:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
 483:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
 484:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
 485:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CTS_Pin
 486:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
 487:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 488:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
 489:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 490:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
 491:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
 492:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
 493:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
 494:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
 495:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 496:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 497:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 498:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART2,
 499:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK1Freq,
 500:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 501:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
 502:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
 503:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_TX_Pin
 504:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART2_tx,
 505:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 506:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 507:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 508:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RX_Pin
 509:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART2_rx,
 510:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 511:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 512:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 45


 513:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CK_Pin
 514:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART2_ck,
 515:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 516:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 517:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 518:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RTS_Pin 
 519:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART2_rts,
 520:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 521:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 522:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 523:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_CTS_Pin 
 524:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART2_cts,
 525:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 526:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 527:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 528:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 529:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 530:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART2_IRQn,
 531:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
 532:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 533:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_TX_DMA_Instance
 534:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART2_DMA_Tx,
 535:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 536:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 537:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 538:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART2_RX_DMA_Instance
 539:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART2_DMA_Rx,
 540:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 541:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 542:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 543:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 544:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART2_Info,
 545:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART2_TransferInfo
 546:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
 547:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 548:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 549:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART3
 550:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3
 551:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 552:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 553:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART3_VM == VM_ASYNC)
 554:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart3;
 555:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART3_VM == VM_SYNC)
 556:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern USART_HandleTypeDef husart3;
 557:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART3_VM == VM_IRDA)
 558:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda3;
 559:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART3_VM == VM_SMARTCARD)
 560:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern SMARTCARD_HandleTypeDef hsc3;
 561:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 562:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
 563:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 564:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 565:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 566:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART3 Run-Time Information
 567:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          USART3_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
 568:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO USART3_TransferInfo;
 569:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 46


 570:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_TX_Pin
 571:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART3_tx =  {MX_USART3_TX_GPIOx,  MX_USART3_TX_GPIO_Pin,  MX_USART3_TX_GPIO_AF,
 572:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 573:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RX_Pin
 574:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART3_rx =  {MX_USART3_RX_GPIOx,  MX_USART3_RX_GPIO_Pin,  MX_USART3_RX_GPIO_AF,
 575:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 576:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CK_Pin
 577:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART3_ck =  {MX_USART3_CK_GPIOx,  MX_USART3_CK_GPIO_Pin,  MX_USART3_CK_GPIO_AF,
 578:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 579:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RTS_Pin
 580:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART3_rts = {MX_USART3_RTS_GPIOx, MX_USART3_RTS_GPIO_Pin, MX_USART3_RTS_GPIO_AF
 581:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 582:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CTS_Pin
 583:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART3_cts = {MX_USART3_CTS_GPIOx, MX_USART3_CTS_GPIO_Pin, MX_USART3_CTS_GPIO_AF
 584:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 585:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 586:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_TX_DMA_Instance
 587:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART3_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
 588:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 589:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 590:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart3_tx;
 591:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 592:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart3_tx;
 593:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 594:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART3_DMA_Tx = {
 595:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart3_tx,
 596:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART3_TX_DMA_Complete,
 597:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 598:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_TX_DMA_Instance,
 599:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_TX_DMA_Channel,
 600:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_TX_DMA_Priority,
 601:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_TX_DMA_IRQn,
 602:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 603:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 604:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 605:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 606:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RX_DMA_Instance
 607:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART3_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
 608:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 609:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 610:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart3_rx;
 611:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 612:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart3_rx;
 613:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 614:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART3_DMA_Rx = {
 615:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart3_rx,
 616:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART3_RX_DMA_Complete,
 617:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 618:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_RX_DMA_Instance,
 619:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_RX_DMA_Channel,
 620:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_RX_DMA_Priority,
 621:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART3_RX_DMA_IRQn,
 622:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 623:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 624:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 625:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 626:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 47


 627:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART3 Resources
 628:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART3_Resources = {
 629:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 630:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART3_VM == VM_ASYNC)
 631:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart3,
 632:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
 633:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART3_VM == VM_SYNC)
 634:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &husart3,
 635:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SYNC,
 636:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART3_VM == VM_IRDA)
 637:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda3,
 638:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
 639:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART3_VM == VM_SMARTCARD)
 640:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hsc3,
 641:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SMARTCARD,
 642:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 643:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 644:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
 645:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
 646:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CK_Pin
 647:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports Synchronous Master mode
 648:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 649:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
 650:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 651:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
 652:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
 653:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
 654:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Smart Card mode
 655:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
 656:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RTS_Pin
 657:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Flow Control available
 658:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 659:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
 660:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 661:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CTS_Pin
 662:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Flow Control available
 663:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 664:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
 665:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 666:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
 667:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
 668:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RTS_Pin
 669:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Line: 0=not available, 1=available
 670:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 671:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
 672:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 673:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CTS_Pin
 674:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Line: 0=not available, 1=available
 675:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 676:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
 677:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 678:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
 679:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
 680:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
 681:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
 682:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CTS_Pin
 683:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 48


 684:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 685:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
 686:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 687:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
 688:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
 689:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
 690:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
 691:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
 692:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 693:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 694:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 695:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART3,
 696:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK1Freq,
 697:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 698:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
 699:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
 700:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_TX_Pin
 701:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART3_tx,
 702:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 703:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 704:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 705:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RX_Pin
 706:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART3_rx,
 707:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 708:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 709:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 710:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CK_Pin
 711:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART3_ck,
 712:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 713:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 714:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 715:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RTS_Pin 
 716:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART3_rts,
 717:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 718:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 719:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 720:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_CTS_Pin 
 721:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART3_cts,
 722:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 723:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 724:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 725:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 726:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 727:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART3_IRQn,
 728:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
 729:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 730:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_TX_DMA_Instance
 731:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART3_DMA_Tx,
 732:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 733:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 734:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 735:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART3_RX_DMA_Instance
 736:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART3_DMA_Rx,
 737:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 738:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 739:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 740:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 49


 741:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART3_Info,
 742:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART3_TransferInfo
 743:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
 744:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 745:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 746:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART4
 747:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4
 748:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 749:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 750:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART4_VM == Asynchronous)
 751:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart4;
 752:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART4_VM == IrDA)
 753:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda4;
 754:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 755:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
 756:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 757:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 758:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 759:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART4 Run-Time Information
 760:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          UART4_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
 761:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO UART4_TransferInfo;
 762:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 763:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_TX_Pin
 764:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART4_tx = {MX_UART4_TX_GPIOx,  MX_UART4_TX_GPIO_Pin,  MX_UART4_TX_GPIO_AF, MX_U
 765:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 766:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_RX_Pin
 767:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART4_rx = {MX_UART4_RX_GPIOx,  MX_UART4_RX_GPIO_Pin,  MX_UART4_RX_GPIO_AF, MX_U
 768:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 769:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 770:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_TX_DMA_Instance
 771:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART4_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
 772:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 773:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 774:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart4_tx;
 775:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 776:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart4_tx;
 777:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 778:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART4_DMA_Tx = {
 779:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart4_tx,
 780:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART4_TX_DMA_Complete,
 781:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 782:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_TX_DMA_Instance,
 783:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_TX_DMA_Channel,
 784:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_TX_DMA_Priority,
 785:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_TX_DMA_IRQn,
 786:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 787:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 788:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 789:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 790:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_RX_DMA_Instance
 791:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART4_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
 792:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 793:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 794:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart4_rx;
 795:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 796:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart4_rx;
 797:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 50


 798:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART4_DMA_Rx = {
 799:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart4_rx,
 800:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART4_RX_DMA_Complete,
 801:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 802:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_RX_DMA_Instance,
 803:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_RX_DMA_Channel,
 804:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_RX_DMA_Priority,
 805:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART4_RX_DMA_IRQn,
 806:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 807:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 808:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 809:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 810:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 811:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART4 Resources
 812:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART4_Resources = {
 813:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 814:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART4_VM == Asynchronous)
 815:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart4,
 816:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
 817:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART4_VM == IrDA)
 818:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda4,
 819:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
 820:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 821:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 822:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
 823:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
 824:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
 825:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
 826:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
 827:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
 828:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports UART Smart Card mode
 829:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
 830:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
 831:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
 832:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
 833:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
 834:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
 835:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
 836:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
 837:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
 838:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
 839:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
 840:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
 841:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
 842:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
 843:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
 844:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
 845:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
 846:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 847:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 848:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 849:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART4,
 850:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK1Freq,
 851:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 852:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
 853:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
 854:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_TX_Pin
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 51


 855:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART4_tx,
 856:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 857:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 858:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 859:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_RX_Pin
 860:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART4_rx,
 861:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 862:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 863:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 864:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 865:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 866:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
 867:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 868:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 869:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART4_IRQn,
 870:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
 871:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 872:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_TX_DMA_Instance
 873:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART4_DMA_Tx,
 874:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 875:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 876:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 877:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART4_RX_DMA_Instance
 878:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART4_DMA_Rx,
 879:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 880:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
 881:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 882:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 883:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART4_Info,
 884:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART4_TransferInfo
 885:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
 886:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 887:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 888:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART5
 889:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5
 890:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 891:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 892:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART5_VM == Asynchronous)
 893:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart5;
 894:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART5_VM == IrDA)
 895:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda5;
 896:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 897:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
 898:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 899:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 900:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 901:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART5 Run-Time Information
 902:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          UART5_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
 903:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO UART5_TransferInfo;
 904:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 905:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_TX_Pin
 906:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART5_tx = {MX_UART5_TX_GPIOx,  MX_UART5_TX_GPIO_Pin,  MX_UART5_TX_GPIO_AF, MX_U
 907:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 908:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_RX_Pin
 909:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART5_rx = {MX_UART5_RX_GPIOx,  MX_UART5_RX_GPIO_Pin,  MX_UART5_RX_GPIO_AF, MX_U
 910:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 911:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 52


 912:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_TX_DMA_Instance
 913:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART5_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
 914:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 915:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 916:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart5_tx;
 917:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 918:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart5_tx;
 919:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 920:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART5_DMA_Tx = {
 921:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart5_tx,
 922:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART5_TX_DMA_Complete,
 923:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 924:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_TX_DMA_Instance,
 925:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_TX_DMA_Channel,
 926:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_TX_DMA_Priority,
 927:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_TX_DMA_IRQn,
 928:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 929:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 930:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 931:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 932:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_RX_DMA_Instance
 933:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART5_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
 934:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 935:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 936:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart5_rx;
 937:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 938:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart5_rx;
 939:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 940:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART5_DMA_Rx = {
 941:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart5_rx,
 942:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART5_RX_DMA_Complete,
 943:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
 944:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_RX_DMA_Instance,
 945:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_RX_DMA_Channel,
 946:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_RX_DMA_Priority,
 947:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART5_RX_DMA_IRQn,
 948:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
 949:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 950:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
 951:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 952:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 953:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART5 Resources
 954:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART5_Resources = {
 955:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
 956:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART5_VM == Asynchronous)
 957:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart5,
 958:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
 959:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART5_VM == IrDA)
 960:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda5,
 961:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
 962:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 963:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 964:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
 965:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
 966:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
 967:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
 968:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 53


 969:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
 970:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports UART Smart Card mode
 971:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
 972:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
 973:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
 974:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
 975:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
 976:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
 977:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
 978:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
 979:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
 980:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
 981:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
 982:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
 983:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
 984:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
 985:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
 986:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
 987:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
 988:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 989:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
 990:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 991:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART5,
 992:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK1Freq,
 993:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
 994:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
 995:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
 996:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_TX_Pin
 997:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART5_tx,
 998:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
 999:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1000:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1001:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_RX_Pin
1002:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART5_rx,
1003:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1004:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1005:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1006:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1007:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1008:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1009:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1010:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1011:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART5_IRQn,
1012:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
1013:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1014:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_TX_DMA_Instance
1015:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART5_DMA_Tx,
1016:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1017:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1018:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1019:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART5_RX_DMA_Instance
1020:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART5_DMA_Rx,
1021:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1022:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1023:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1024:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1025:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART5_Info,
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 54


1026:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART5_TransferInfo
1027:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
1028:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1029:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1030:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART6
1031:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6
1032:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1033:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1034:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART6_VM == VM_ASYNC)
1035:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart6;
1036:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART6_VM == VM_SYNC)
1037:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern USART_HandleTypeDef husart6;
1038:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART6_VM == VM_IRDA)
1039:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda6;
1040:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART6_VM == VM_SMARTCARD)
1041:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern SMARTCARD_HandleTypeDef hsc6;
1042:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1043:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
1044:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1045:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1046:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1047:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART6 Run-Time Information
1048:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          USART6_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
1049:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO USART6_TransferInfo;
1050:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1051:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_TX_Pin
1052:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART6_tx = {MX_USART6_TX_GPIOx,  MX_USART6_TX_GPIO_Pin,  MX_USART6_TX_GPIO_AF, 
1053:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1054:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RX_Pin
1055:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART6_rx = {MX_USART6_RX_GPIOx,  MX_USART6_RX_GPIO_Pin,  MX_USART6_RX_GPIO_AF, 
1056:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1057:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CK_Pin
1058:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART6_ck = {MX_USART6_CK_GPIOx,  MX_USART6_CK_GPIO_Pin,  MX_USART6_CK_GPIO_AF, 
1059:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1060:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RTS_Pin
1061:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART6_rts = {MX_USART6_RTS_GPIOx, MX_USART6_RTS_GPIO_Pin, MX_USART6_RTS_GPIO_AF
1062:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1063:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CTS_Pin
1064:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN USART6_cts = {MX_USART6_CTS_GPIOx, MX_USART6_CTS_GPIO_Pin, MX_USART6_CTS_GPIO_AF
1065:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1066:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1067:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_TX_DMA_Instance
1068:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART6_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
1069:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1070:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1071:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart6_tx;
1072:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1073:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart6_tx;
1074:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1075:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART6_DMA_Tx = {
1076:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart6_tx,
1077:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART6_TX_DMA_Complete,
1078:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1079:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_TX_DMA_Instance,
1080:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_TX_DMA_Channel,
1081:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_TX_DMA_Priority,
1082:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_TX_DMA_IRQn,
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 55


1083:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1084:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1085:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1086:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1087:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RX_DMA_Instance
1088:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void USART6_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
1089:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1090:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1091:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_usart6_rx;
1092:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1093:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_usart6_rx;
1094:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1095:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA USART6_DMA_Rx = {
1096:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_usart6_rx,
1097:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART6_RX_DMA_Complete,
1098:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1099:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_RX_DMA_Instance,
1100:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_RX_DMA_Channel,
1101:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_RX_DMA_Priority,
1102:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_USART6_RX_DMA_IRQn,
1103:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1104:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1105:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1106:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1107:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1108:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART6 Resources
1109:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART6_Resources = {
1110:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1111:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_USART6_VM == VM_ASYNC)
1112:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart6,
1113:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
1114:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART6_VM == VM_SYNC)
1115:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &husart6,
1116:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SYNC,
1117:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART6_VM == VM_IRDA)
1118:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda6,
1119:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
1120:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_USART6_VM == VM_SMARTCARD)
1121:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hsc6,
1122:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_SMARTCARD,
1123:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1124:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1125:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
1126:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
1127:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CK_Pin
1128:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports Synchronous Master mode
1129:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1130:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
1131:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
1133:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
1134:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
1135:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Smart Card mode
1136:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
1137:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RTS_Pin
1138:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Flow Control available
1139:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 56


1140:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
1141:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1142:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CTS_Pin
1143:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Flow Control available
1144:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1145:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
1146:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1147:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
1148:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
1149:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RTS_Pin
1150:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // RTS Line: 0=not available, 1=available
1151:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1152:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
1153:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1154:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CTS_Pin
1155:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // CTS Line: 0=not available, 1=available
1156:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1157:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
1158:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1159:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
1160:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
1161:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
1162:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
1163:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CTS_Pin
1164:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
1165:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1166:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
1167:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1168:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
1169:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
1170:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
1171:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
1172:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
1173:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1174:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1175:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1176:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART6,
1177:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK2Freq,
1178:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1179:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
1180:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
1181:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_TX_Pin
1182:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART6_tx,
1183:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1184:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1185:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1186:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RX_Pin
1187:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART6_rx,
1188:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1189:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1190:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1191:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CK_Pin
1192:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART6_ck,
1193:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1194:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1195:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1196:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RTS_Pin 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 57


1197:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART6_rts,
1198:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1199:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1200:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1201:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_CTS_Pin 
1202:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &USART6_cts,
1203:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1204:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1205:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1206:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1207:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1208:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     USART6_IRQn,
1209:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
1210:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1211:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_TX_DMA_Instance
1212:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART6_DMA_Tx,
1213:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1214:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1215:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1216:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART6_RX_DMA_Instance
1217:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART6_DMA_Rx,
1218:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1219:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1220:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1221:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1222:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART6_Info,
1223:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &USART6_TransferInfo
1224:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
1225:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1226:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1227:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART7
1228:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7
1229:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1230:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1231:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART7_VM == Asynchronous)
1232:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart7;
1233:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART7_VM == IrDA)
1234:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda7;
1235:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1236:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
1237:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1238:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1239:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1240:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART7 Run-Time Information
1241:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          UART7_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
1242:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO UART7_TransferInfo;
1243:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1244:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_TX_Pin
1245:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART7_tx = {MX_UART7_TX_GPIOx,  MX_UART7_TX_GPIO_Pin,  MX_UART7_TX_GPIO_AF, MX_U
1246:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1247:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_RX_Pin
1248:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART7_rx = {MX_UART7_RX_GPIOx,  MX_UART7_RX_GPIO_Pin,  MX_UART7_RX_GPIO_AF, MX_U
1249:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1250:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1251:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_TX_DMA_Instance
1252:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART7_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
1253:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 58


1254:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1255:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart7_tx;
1256:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1257:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart7_tx;
1258:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1259:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART7_DMA_Tx = {
1260:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart7_tx,
1261:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART7_TX_DMA_Complete,
1262:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1263:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_TX_DMA_Instance,
1264:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_TX_DMA_Channel,
1265:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_TX_DMA_Priority,
1266:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_TX_DMA_IRQn,
1267:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1268:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1269:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1270:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1271:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_RX_DMA_Instance
1272:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART7_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
1273:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1274:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1275:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart7_rx;
1276:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1277:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart7_rx;
1278:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1279:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART7_DMA_Rx = {
1280:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart7_rx,
1281:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART7_RX_DMA_Complete,
1282:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1283:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_RX_DMA_Instance,
1284:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_RX_DMA_Channel,
1285:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_RX_DMA_Priority,
1286:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART7_RX_DMA_IRQn,
1287:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1288:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1289:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1290:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1291:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1292:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART7 Resources
1293:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART7_Resources = {
1294:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1295:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART7_VM == Asynchronous)
1296:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart7,
1297:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
1298:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART7_VM == IrDA)
1299:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda7,
1300:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
1301:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1302:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1303:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
1304:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
1305:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
1306:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
1307:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
1308:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
1309:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports UART Smart Card mode
1310:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 59


1311:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
1312:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
1313:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
1314:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
1315:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
1316:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
1317:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
1318:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
1319:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
1320:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
1321:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
1322:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
1323:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
1324:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal RI change event: \ref ARM_USART_EVENT_RI
1325:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1326:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1327:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART7,
1328:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK1Freq,
1329:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1330:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
1331:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
1332:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_TX_Pin
1333:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART7_tx,
1334:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1335:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1336:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1337:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_RX_Pin
1338:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART7_rx,
1339:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1340:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1341:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1342:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1343:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1344:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1345:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1346:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1347:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART7_IRQn,
1348:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
1349:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1350:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_TX_DMA_Instance
1351:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART7_DMA_Tx,
1352:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1353:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1354:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1355:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART7_RX_DMA_Instance
1356:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART7_DMA_Rx,
1357:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1358:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1359:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1360:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1361:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART7_Info,
1362:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART7_TransferInfo
1363:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
1364:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1365:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1366:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART8
1367:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 60


1368:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1369:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1370:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART8_VM == Asynchronous)
1371:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart8;
1372:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART8_VM == IrDA)
1373:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda8;
1374:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1375:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
1376:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1377:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1378:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1379:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART8 Run-Time Information
1380:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          UART8_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
1381:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO UART8_TransferInfo;
1382:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1383:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_TX_Pin
1384:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART8_tx = {MX_UART8_TX_GPIOx,  MX_UART8_TX_GPIO_Pin,  MX_UART8_TX_GPIO_AF, MX_U
1385:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1386:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_RX_Pin
1387:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART8_rx = {MX_UART8_RX_GPIOx,  MX_UART8_RX_GPIO_Pin,  MX_UART8_RX_GPIO_AF, MX_U
1388:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1389:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1390:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_TX_DMA_Instance
1391:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART8_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
1392:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1393:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1394:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart8_tx;
1395:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1396:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart8_tx;
1397:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1398:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART8_DMA_Tx = {
1399:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart8_tx,
1400:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART8_TX_DMA_Complete,
1401:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1402:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_TX_DMA_Instance,
1403:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_TX_DMA_Channel,
1404:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_TX_DMA_Priority,
1405:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_TX_DMA_IRQn,
1406:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1407:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1408:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1409:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1410:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_RX_DMA_Instance
1411:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART8_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
1412:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1413:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1414:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart8_rx;
1415:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1416:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart8_rx;
1417:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1418:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART8_DMA_Rx = {
1419:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart8_rx,
1420:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART8_RX_DMA_Complete,
1421:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1422:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_RX_DMA_Instance,
1423:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_RX_DMA_Channel,
1424:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_RX_DMA_Priority,
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 61


1425:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART8_RX_DMA_IRQn,
1426:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1427:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1428:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1429:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1430:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1431:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART8 Resources
1432:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART8_Resources = {
1433:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1434:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART8_VM == Asynchronous)
1435:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart8,
1436:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
1437:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART8_VM == IrDA)
1438:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda8,
1439:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
1440:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1441:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1442:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
1443:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
1444:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
1445:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
1446:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
1447:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
1448:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports UART Smart Card mode
1449:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
1450:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
1451:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
1452:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
1453:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
1454:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
1455:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
1456:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
1457:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
1458:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
1459:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
1460:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
1461:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
1462:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
1463:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
1464:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
1465:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
1466:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1467:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1468:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1469:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART8,
1470:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK1Freq,
1471:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1472:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
1473:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
1474:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_TX_Pin
1475:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART8_tx,
1476:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1477:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1478:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1479:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_RX_Pin
1480:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART8_rx,
1481:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 62


1482:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1483:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1484:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1485:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1486:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1487:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1488:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1489:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART8_IRQn,
1490:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
1491:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1492:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_TX_DMA_Instance
1493:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART8_DMA_Tx,
1494:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1495:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1496:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1497:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART8_RX_DMA_Instance
1498:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART8_DMA_Rx,
1499:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1500:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1501:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1502:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1503:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART8_Info,
1504:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART8_TransferInfo
1505:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
1506:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1507:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1508:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART9
1509:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9
1510:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1511:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1512:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART9_VM == Asynchronous)
1513:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart9;
1514:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART9_VM == IrDA)
1515:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda9;
1516:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1517:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
1518:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1519:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1520:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1521:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART9 Run-Time Information
1522:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          UART9_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
1523:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO UART9_TransferInfo;
1524:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1525:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_TX_Pin
1526:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART9_tx = {MX_UART9_TX_GPIOx,  MX_UART9_TX_GPIO_Pin,  MX_UART9_TX_GPIO_AF, MX_U
1527:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1528:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_RX_Pin
1529:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART9_rx = {MX_UART9_RX_GPIOx,  MX_UART9_RX_GPIO_Pin,  MX_UART9_RX_GPIO_AF, MX_U
1530:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1531:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1532:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_TX_DMA_Instance
1533:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART9_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
1534:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1535:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1536:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart9_tx;
1537:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1538:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart9_tx;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 63


1539:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1540:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART9_DMA_Tx = {
1541:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart9_tx,
1542:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART9_TX_DMA_Complete,
1543:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1544:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_TX_DMA_Instance,
1545:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_TX_DMA_Channel,
1546:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_TX_DMA_Priority,
1547:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_TX_DMA_IRQn
1548:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1549:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1550:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1551:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1552:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_RX_DMA_Instance
1553:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART9_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
1554:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1555:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1556:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart9_rx;
1557:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1558:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart9_rx;
1559:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1560:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART9_DMA_Rx = {
1561:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart9_rx,
1562:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART9_RX_DMA_Complete,
1563:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1564:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_RX_DMA_Instance,
1565:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_RX_DMA_Channel,
1566:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_RX_DMA_Priority,
1567:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART9_RX_DMA_IRQn,
1568:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1569:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1570:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1571:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1572:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1573:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART9 Resources
1574:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART9_Resources = {
1575:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1576:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART9_VM == Asynchronous)
1577:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart9,
1578:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
1579:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART9_VM == IrDA)
1580:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda9,
1581:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
1582:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1583:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1584:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
1585:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
1586:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
1587:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
1588:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
1589:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
1590:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports UART Smart Card mode
1591:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
1592:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
1593:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
1594:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
1595:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 64


1596:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
1597:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
1598:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
1599:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
1600:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
1601:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
1602:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
1603:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
1604:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
1605:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
1606:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
1607:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
1608:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1609:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1610:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1611:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART9,
1612:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK2Freq,
1613:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1614:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
1615:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
1616:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_TX_Pin
1617:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART9_tx,
1618:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1619:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1620:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1621:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_RX_Pin
1622:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART9_rx,
1623:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1624:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1625:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1626:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1627:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1628:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1629:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1630:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1631:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART9_IRQn,
1632:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
1633:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1634:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_TX_DMA_Instance
1635:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART9_DMA_Tx,
1636:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1637:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1638:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1639:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART9_RX_DMA_Instance
1640:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART9_DMA_Rx,
1641:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1642:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1643:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1644:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1645:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART9_Info,
1646:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART9_TransferInfo
1647:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
1648:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1649:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1650:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART10
1651:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10
1652:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 65


1653:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1654:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART10_VM == Asynchronous)
1655:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern UART_HandleTypeDef huart10;
1656:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART10_VM == IrDA)
1657:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** extern IRDA_HandleTypeDef hirda10;
1658:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1659:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #error "Incorrect virtual mode is selected"
1660:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1661:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1662:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1663:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART10 Run-Time Information
1664:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_INFO          UART10_Info = { 0U, { 0U, 0U, 0U, 0U, 0U, 0U, 0U }, 0U, 0U, 0U };
1665:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static USART_TRANSFER_INFO UART10_TransferInfo;
1666:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1667:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_TX_Pin
1668:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART10_tx = {MX_UART10_TX_GPIOx,  MX_UART10_TX_GPIO_Pin,  MX_UART10_TX_GPIO_AF, 
1669:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1670:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_RX_Pin
1671:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_PIN UART10_rx = {MX_UART10_RX_GPIOx,  MX_UART10_RX_GPIO_Pin,  MX_UART10_RX_GPIO_AF, 
1672:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1673:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1674:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_TX_DMA_Instance
1675:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART10_TX_DMA_Complete (DMA_HandleTypeDef *hdma);
1676:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1677:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1678:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart10_tx;
1679:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1680:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart10_tx;
1681:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1682:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART10_DMA_Tx = {
1683:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart10_tx,
1684:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART10_TX_DMA_Complete,
1685:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1686:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_TX_DMA_Instance,
1687:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_TX_DMA_Channel,
1688:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_TX_DMA_Priority,
1689:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_TX_DMA_IRQn,
1690:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1691:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1692:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1693:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1694:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_RX_DMA_Instance
1695:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static void UART10_RX_DMA_Complete (DMA_HandleTypeDef *hdma);
1696:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1697:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1698:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static DMA_HandleTypeDef hdma_uart10_rx;
1699:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1700:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   extern DMA_HandleTypeDef hdma_uart10_rx;
1701:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1702:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   static USART_DMA UART10_DMA_Rx = {
1703:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &hdma_uart10_rx,
1704:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART10_RX_DMA_Complete,
1705:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1706:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_RX_DMA_Instance,
1707:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_RX_DMA_Channel,
1708:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_RX_DMA_Priority,
1709:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     MX_UART10_RX_DMA_IRQn,
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 66


1710:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     { 0U, 0U, 0U }
1711:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1712:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   };
1713:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1714:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1715:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // UART10 Resources
1716:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static const USART_RESOURCES USART10_Resources = {
1717:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
1718:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (MX_UART10_VM == Asynchronous)
1719:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &huart10,
1720:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_ASYNC,
1721:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #elif (MX_UART10_VM == IrDA)
1722:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &hirda10,
1723:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   VM_IRDA,
1724:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1725:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1726:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {     // Capabilities
1727:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART (Asynchronous) mode
1728:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Master mode
1729:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports Synchronous Slave mode
1730:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART Single-wire mode
1731:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // supports UART IrDA mode
1732:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // supports UART Smart Card mode
1733:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Smart Card Clock generator
1734:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Flow Control available
1735:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Flow Control available
1736:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Transmit completed event: \ref ARM_USART_EVENT_TX_COMPLETE
1737:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     1,  // Signal receive character timeout event: \ref ARM_USART_EVENT_RX_TIMEOUT
1738:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RTS Line: 0=not available, 1=available
1739:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // CTS Line: 0=not available, 1=available
1740:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DTR Line: 0=not available, 1=available
1741:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DSR Line: 0=not available, 1=available
1742:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // DCD Line: 0=not available, 1=available
1743:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // RI Line: 0=not available, 1=available
1744:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal CTS change event: \ref ARM_USART_EVENT_CTS
1745:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DSR change event: \ref ARM_USART_EVENT_DSR
1746:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0,  // Signal DCD change event: \ref ARM_USART_EVENT_DCD
1747:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     0   // Signal RI change event: \ref ARM_USART_EVENT_RI
1748:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #if (defined(ARM_USART_API_VERSION) && (ARM_USART_API_VERSION >= 0x203U))
1749:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   , 0U  // Reserved bits
1750:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1751:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1752:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1753:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART10,
1754:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     HAL_RCC_GetPCLK2Freq,
1755:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1756:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // PINS
1757:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
1758:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_TX_Pin
1759:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART10_tx,
1760:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1761:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1762:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1763:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_RX_Pin
1764:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     &UART10_rx,
1765:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1766:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 67


1767:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1768:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1769:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1770:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     NULL,
1771:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   },
1772:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1773:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     UART10_IRQn,
1774:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   { 0U, 0U, 0U },
1775:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1776:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_TX_DMA_Instance
1777:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART10_DMA_Tx,
1778:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1779:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1780:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1781:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_UART10_RX_DMA_Instance
1782:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART10_DMA_Rx,
1783:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
1784:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   NULL,
1785:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1786:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1787:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART10_Info,
1788:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   &UART10_TransferInfo
1789:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** };
1790:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1791:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1792:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // Function prototypes
1793:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** void USART_IRQHandler (const USART_RESOURCES *usart);
1794:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_TX
1795:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static void USART_TX_DMA_Complete(const USART_RESOURCES *usart);
1796:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1797:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_RX
1798:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static void USART_RX_DMA_Complete(const USART_RESOURCES *usart);
1799:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1800:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_Receive (      void            *data,
1801:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                     uint32_t         num,
1802:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                               const USART_RESOURCES *usart);
1803:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1804:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1805:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1806:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
1807:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          void Enable_GPIO_Clock (GPIO_TypeDef *port)
1808:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Enable GPIO clock
1809:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
1810:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static void Enable_GPIO_Clock (GPIO_TypeDef *GPIOx) {
 223              		.loc 2 1810 53
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 48
 226              		@ frame_needed = 1, uses_anonymous_args = 0
 227              		@ link register save eliminated.
 228 0000 80B4     		push	{r7}
 229              	.LCFI12:
 230              		.cfi_def_cfa_offset 4
 231              		.cfi_offset 7, -4
 232 0002 8DB0     		sub	sp, sp, #52
 233              	.LCFI13:
 234              		.cfi_def_cfa_offset 56
 235 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 68


 236              	.LCFI14:
 237              		.cfi_def_cfa_register 7
 238 0006 7860     		str	r0, [r7, #4]
1811:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOA
1812:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOA) __GPIOA_CLK_ENABLE();
 239              		.loc 2 1812 6
 240 0008 7B68     		ldr	r3, [r7, #4]
 241 000a 534A     		ldr	r2, .L22
 242 000c 9342     		cmp	r3, r2
 243 000e 0DD1     		bne	.L12
 244              	.LBB2:
 245              		.loc 2 1812 23 discriminator 1
 246 0010 0023     		movs	r3, #0
 247 0012 FB62     		str	r3, [r7, #44]
 248 0014 514B     		ldr	r3, .L22+4
 249 0016 1B6B     		ldr	r3, [r3, #48]
 250 0018 504A     		ldr	r2, .L22+4
 251 001a 43F00103 		orr	r3, r3, #1
 252 001e 1363     		str	r3, [r2, #48]
 253 0020 4E4B     		ldr	r3, .L22+4
 254 0022 1B6B     		ldr	r3, [r3, #48]
 255 0024 03F00103 		and	r3, r3, #1
 256 0028 FB62     		str	r3, [r7, #44]
 257 002a FB6A     		ldr	r3, [r7, #44]
 258              	.L12:
 259              	.LBE2:
1813:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif 
1814:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOB
1815:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOB) __GPIOB_CLK_ENABLE();
 260              		.loc 2 1815 6
 261 002c 7B68     		ldr	r3, [r7, #4]
 262 002e 4C4A     		ldr	r2, .L22+8
 263 0030 9342     		cmp	r3, r2
 264 0032 0DD1     		bne	.L13
 265              	.LBB3:
 266              		.loc 2 1815 23 discriminator 1
 267 0034 0023     		movs	r3, #0
 268 0036 BB62     		str	r3, [r7, #40]
 269 0038 484B     		ldr	r3, .L22+4
 270 003a 1B6B     		ldr	r3, [r3, #48]
 271 003c 474A     		ldr	r2, .L22+4
 272 003e 43F00203 		orr	r3, r3, #2
 273 0042 1363     		str	r3, [r2, #48]
 274 0044 454B     		ldr	r3, .L22+4
 275 0046 1B6B     		ldr	r3, [r3, #48]
 276 0048 03F00203 		and	r3, r3, #2
 277 004c BB62     		str	r3, [r7, #40]
 278 004e BB6A     		ldr	r3, [r7, #40]
 279              	.L13:
 280              	.LBE3:
1816:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1817:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOC
1818:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOC) __GPIOC_CLK_ENABLE();
 281              		.loc 2 1818 6
 282 0050 7B68     		ldr	r3, [r7, #4]
 283 0052 444A     		ldr	r2, .L22+12
 284 0054 9342     		cmp	r3, r2
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 69


 285 0056 0DD1     		bne	.L14
 286              	.LBB4:
 287              		.loc 2 1818 23 discriminator 1
 288 0058 0023     		movs	r3, #0
 289 005a 7B62     		str	r3, [r7, #36]
 290 005c 3F4B     		ldr	r3, .L22+4
 291 005e 1B6B     		ldr	r3, [r3, #48]
 292 0060 3E4A     		ldr	r2, .L22+4
 293 0062 43F00403 		orr	r3, r3, #4
 294 0066 1363     		str	r3, [r2, #48]
 295 0068 3C4B     		ldr	r3, .L22+4
 296 006a 1B6B     		ldr	r3, [r3, #48]
 297 006c 03F00403 		and	r3, r3, #4
 298 0070 7B62     		str	r3, [r7, #36]
 299 0072 7B6A     		ldr	r3, [r7, #36]
 300              	.L14:
 301              	.LBE4:
1819:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1820:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOD
1821:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOD) __GPIOD_CLK_ENABLE();
 302              		.loc 2 1821 6
 303 0074 7B68     		ldr	r3, [r7, #4]
 304 0076 3C4A     		ldr	r2, .L22+16
 305 0078 9342     		cmp	r3, r2
 306 007a 0DD1     		bne	.L15
 307              	.LBB5:
 308              		.loc 2 1821 23 discriminator 1
 309 007c 0023     		movs	r3, #0
 310 007e 3B62     		str	r3, [r7, #32]
 311 0080 364B     		ldr	r3, .L22+4
 312 0082 1B6B     		ldr	r3, [r3, #48]
 313 0084 354A     		ldr	r2, .L22+4
 314 0086 43F00803 		orr	r3, r3, #8
 315 008a 1363     		str	r3, [r2, #48]
 316 008c 334B     		ldr	r3, .L22+4
 317 008e 1B6B     		ldr	r3, [r3, #48]
 318 0090 03F00803 		and	r3, r3, #8
 319 0094 3B62     		str	r3, [r7, #32]
 320 0096 3B6A     		ldr	r3, [r7, #32]
 321              	.L15:
 322              	.LBE5:
1822:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1823:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOE
1824:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOE) __GPIOE_CLK_ENABLE();
 323              		.loc 2 1824 6
 324 0098 7B68     		ldr	r3, [r7, #4]
 325 009a 344A     		ldr	r2, .L22+20
 326 009c 9342     		cmp	r3, r2
 327 009e 0DD1     		bne	.L16
 328              	.LBB6:
 329              		.loc 2 1824 23 discriminator 1
 330 00a0 0023     		movs	r3, #0
 331 00a2 FB61     		str	r3, [r7, #28]
 332 00a4 2D4B     		ldr	r3, .L22+4
 333 00a6 1B6B     		ldr	r3, [r3, #48]
 334 00a8 2C4A     		ldr	r2, .L22+4
 335 00aa 43F01003 		orr	r3, r3, #16
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 70


 336 00ae 1363     		str	r3, [r2, #48]
 337 00b0 2A4B     		ldr	r3, .L22+4
 338 00b2 1B6B     		ldr	r3, [r3, #48]
 339 00b4 03F01003 		and	r3, r3, #16
 340 00b8 FB61     		str	r3, [r7, #28]
 341 00ba FB69     		ldr	r3, [r7, #28]
 342              	.L16:
 343              	.LBE6:
1825:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1826:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOF
1827:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOF) __GPIOF_CLK_ENABLE();
 344              		.loc 2 1827 6
 345 00bc 7B68     		ldr	r3, [r7, #4]
 346 00be 2C4A     		ldr	r2, .L22+24
 347 00c0 9342     		cmp	r3, r2
 348 00c2 0DD1     		bne	.L17
 349              	.LBB7:
 350              		.loc 2 1827 23 discriminator 1
 351 00c4 0023     		movs	r3, #0
 352 00c6 BB61     		str	r3, [r7, #24]
 353 00c8 244B     		ldr	r3, .L22+4
 354 00ca 1B6B     		ldr	r3, [r3, #48]
 355 00cc 234A     		ldr	r2, .L22+4
 356 00ce 43F02003 		orr	r3, r3, #32
 357 00d2 1363     		str	r3, [r2, #48]
 358 00d4 214B     		ldr	r3, .L22+4
 359 00d6 1B6B     		ldr	r3, [r3, #48]
 360 00d8 03F02003 		and	r3, r3, #32
 361 00dc BB61     		str	r3, [r7, #24]
 362 00de BB69     		ldr	r3, [r7, #24]
 363              	.L17:
 364              	.LBE7:
1828:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1829:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOG
1830:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOG) __GPIOG_CLK_ENABLE();
 365              		.loc 2 1830 6
 366 00e0 7B68     		ldr	r3, [r7, #4]
 367 00e2 244A     		ldr	r2, .L22+28
 368 00e4 9342     		cmp	r3, r2
 369 00e6 0DD1     		bne	.L18
 370              	.LBB8:
 371              		.loc 2 1830 23 discriminator 1
 372 00e8 0023     		movs	r3, #0
 373 00ea 7B61     		str	r3, [r7, #20]
 374 00ec 1B4B     		ldr	r3, .L22+4
 375 00ee 1B6B     		ldr	r3, [r3, #48]
 376 00f0 1A4A     		ldr	r2, .L22+4
 377 00f2 43F04003 		orr	r3, r3, #64
 378 00f6 1363     		str	r3, [r2, #48]
 379 00f8 184B     		ldr	r3, .L22+4
 380 00fa 1B6B     		ldr	r3, [r3, #48]
 381 00fc 03F04003 		and	r3, r3, #64
 382 0100 7B61     		str	r3, [r7, #20]
 383 0102 7B69     		ldr	r3, [r7, #20]
 384              	.L18:
 385              	.LBE8:
1831:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 71


1832:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOH
1833:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOH) __GPIOH_CLK_ENABLE();
 386              		.loc 2 1833 6
 387 0104 7B68     		ldr	r3, [r7, #4]
 388 0106 1C4A     		ldr	r2, .L22+32
 389 0108 9342     		cmp	r3, r2
 390 010a 0DD1     		bne	.L19
 391              	.LBB9:
 392              		.loc 2 1833 23 discriminator 1
 393 010c 0023     		movs	r3, #0
 394 010e 3B61     		str	r3, [r7, #16]
 395 0110 124B     		ldr	r3, .L22+4
 396 0112 1B6B     		ldr	r3, [r3, #48]
 397 0114 114A     		ldr	r2, .L22+4
 398 0116 43F08003 		orr	r3, r3, #128
 399 011a 1363     		str	r3, [r2, #48]
 400 011c 0F4B     		ldr	r3, .L22+4
 401 011e 1B6B     		ldr	r3, [r3, #48]
 402 0120 03F08003 		and	r3, r3, #128
 403 0124 3B61     		str	r3, [r7, #16]
 404 0126 3B69     		ldr	r3, [r7, #16]
 405              	.L19:
 406              	.LBE9:
1834:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1835:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef GPIOI
1836:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (GPIOx == GPIOI) __GPIOI_CLK_ENABLE();
 407              		.loc 2 1836 6
 408 0128 7B68     		ldr	r3, [r7, #4]
 409 012a 144A     		ldr	r2, .L22+36
 410 012c 9342     		cmp	r3, r2
 411 012e 0DD1     		bne	.L21
 412              	.LBB10:
 413              		.loc 2 1836 23 discriminator 1
 414 0130 0023     		movs	r3, #0
 415 0132 FB60     		str	r3, [r7, #12]
 416 0134 094B     		ldr	r3, .L22+4
 417 0136 1B6B     		ldr	r3, [r3, #48]
 418 0138 084A     		ldr	r2, .L22+4
 419 013a 43F48073 		orr	r3, r3, #256
 420 013e 1363     		str	r3, [r2, #48]
 421 0140 064B     		ldr	r3, .L22+4
 422 0142 1B6B     		ldr	r3, [r3, #48]
 423 0144 03F48073 		and	r3, r3, #256
 424 0148 FB60     		str	r3, [r7, #12]
 425 014a FB68     		ldr	r3, [r7, #12]
 426              	.L21:
 427              	.LBE10:
1837:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1838:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 428              		.loc 2 1838 1
 429 014c 00BF     		nop
 430 014e 3437     		adds	r7, r7, #52
 431              	.LCFI15:
 432              		.cfi_def_cfa_offset 4
 433 0150 BD46     		mov	sp, r7
 434              	.LCFI16:
 435              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 72


 436              		@ sp needed
 437 0152 5DF8047B 		ldr	r7, [sp], #4
 438              	.LCFI17:
 439              		.cfi_restore 7
 440              		.cfi_def_cfa_offset 0
 441 0156 7047     		bx	lr
 442              	.L23:
 443              		.align	2
 444              	.L22:
 445 0158 00000240 		.word	1073872896
 446 015c 00380240 		.word	1073887232
 447 0160 00040240 		.word	1073873920
 448 0164 00080240 		.word	1073874944
 449 0168 000C0240 		.word	1073875968
 450 016c 00100240 		.word	1073876992
 451 0170 00140240 		.word	1073878016
 452 0174 00180240 		.word	1073879040
 453 0178 001C0240 		.word	1073880064
 454 017c 00200240 		.word	1073881088
 455              		.cfi_endproc
 456              	.LFE130:
 458              		.section	.text.USART_PeripheralReset,"ax",%progbits
 459              		.align	1
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 463              		.fpu fpv4-sp-d16
 465              	USART_PeripheralReset:
 466              	.LFB131:
1839:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1840:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1841:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
1842:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          void USART_PeripheralReset (USART_TypeDef *usart)
1843:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       USART Reset
1844:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
1845:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static void USART_PeripheralReset (USART_TypeDef *usart) {
 467              		.loc 2 1845 58
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 8
 470              		@ frame_needed = 1, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472 0000 80B4     		push	{r7}
 473              	.LCFI18:
 474              		.cfi_def_cfa_offset 4
 475              		.cfi_offset 7, -4
 476 0002 83B0     		sub	sp, sp, #12
 477              	.LCFI19:
 478              		.cfi_def_cfa_offset 16
 479 0004 00AF     		add	r7, sp, #0
 480              	.LCFI20:
 481              		.cfi_def_cfa_register 7
 482 0006 7860     		str	r0, [r7, #4]
1846:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   
1847:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if      (usart == USART1) { __HAL_RCC_USART1_FORCE_RESET(); }
 483              		.loc 2 1847 11
 484 0008 7B68     		ldr	r3, [r7, #4]
 485 000a 454A     		ldr	r2, .L38
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 73


 486 000c 9342     		cmp	r3, r2
 487 000e 06D1     		bne	.L25
 488              		.loc 2 1847 31 discriminator 1
 489 0010 444B     		ldr	r3, .L38+4
 490 0012 5B6A     		ldr	r3, [r3, #36]
 491 0014 434A     		ldr	r2, .L38+4
 492 0016 43F01003 		orr	r3, r3, #16
 493 001a 5362     		str	r3, [r2, #36]
 494 001c 35E0     		b	.L26
 495              	.L25:
1848:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART2) { __HAL_RCC_USART2_FORCE_RESET(); }
 496              		.loc 2 1848 11
 497 001e 7B68     		ldr	r3, [r7, #4]
 498 0020 414A     		ldr	r2, .L38+8
 499 0022 9342     		cmp	r3, r2
 500 0024 06D1     		bne	.L27
 501              		.loc 2 1848 31 discriminator 1
 502 0026 3F4B     		ldr	r3, .L38+4
 503 0028 1B6A     		ldr	r3, [r3, #32]
 504 002a 3E4A     		ldr	r2, .L38+4
 505 002c 43F40033 		orr	r3, r3, #131072
 506 0030 1362     		str	r3, [r2, #32]
 507 0032 2AE0     		b	.L26
 508              	.L27:
1849:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART3
1850:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART3) { __HAL_RCC_USART3_FORCE_RESET(); }
 509              		.loc 2 1850 11
 510 0034 7B68     		ldr	r3, [r7, #4]
 511 0036 3D4A     		ldr	r2, .L38+12
 512 0038 9342     		cmp	r3, r2
 513 003a 06D1     		bne	.L28
 514              		.loc 2 1850 31 discriminator 1
 515 003c 394B     		ldr	r3, .L38+4
 516 003e 1B6A     		ldr	r3, [r3, #32]
 517 0040 384A     		ldr	r2, .L38+4
 518 0042 43F48023 		orr	r3, r3, #262144
 519 0046 1362     		str	r3, [r2, #32]
 520 0048 1FE0     		b	.L26
 521              	.L28:
1851:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1852:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART4
1853:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART4)  { __HAL_RCC_UART4_FORCE_RESET();  }
 522              		.loc 2 1853 11
 523 004a 7B68     		ldr	r3, [r7, #4]
 524 004c 384A     		ldr	r2, .L38+16
 525 004e 9342     		cmp	r3, r2
 526 0050 06D1     		bne	.L29
 527              		.loc 2 1853 31 discriminator 1
 528 0052 344B     		ldr	r3, .L38+4
 529 0054 1B6A     		ldr	r3, [r3, #32]
 530 0056 334A     		ldr	r2, .L38+4
 531 0058 43F40023 		orr	r3, r3, #524288
 532 005c 1362     		str	r3, [r2, #32]
 533 005e 14E0     		b	.L26
 534              	.L29:
1854:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1855:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART5
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 74


1856:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART5)  { __HAL_RCC_UART5_FORCE_RESET();  }
 535              		.loc 2 1856 11
 536 0060 7B68     		ldr	r3, [r7, #4]
 537 0062 344A     		ldr	r2, .L38+20
 538 0064 9342     		cmp	r3, r2
 539 0066 06D1     		bne	.L30
 540              		.loc 2 1856 31 discriminator 1
 541 0068 2E4B     		ldr	r3, .L38+4
 542 006a 1B6A     		ldr	r3, [r3, #32]
 543 006c 2D4A     		ldr	r2, .L38+4
 544 006e 43F48013 		orr	r3, r3, #1048576
 545 0072 1362     		str	r3, [r2, #32]
 546 0074 09E0     		b	.L26
 547              	.L30:
1857:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1858:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART6
1859:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART6) { __HAL_RCC_USART6_FORCE_RESET(); }
 548              		.loc 2 1859 11
 549 0076 7B68     		ldr	r3, [r7, #4]
 550 0078 2F4A     		ldr	r2, .L38+24
 551 007a 9342     		cmp	r3, r2
 552 007c 05D1     		bne	.L26
 553              		.loc 2 1859 31 discriminator 1
 554 007e 294B     		ldr	r3, .L38+4
 555 0080 5B6A     		ldr	r3, [r3, #36]
 556 0082 284A     		ldr	r2, .L38+4
 557 0084 43F02003 		orr	r3, r3, #32
 558 0088 5362     		str	r3, [r2, #36]
 559              	.L26:
1860:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1861:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART7
1862:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART7)  { __HAL_RCC_UART7_FORCE_RESET();  }
1863:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1864:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART8
1865:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART8)  { __HAL_RCC_UART8_FORCE_RESET();  }
1866:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1867:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART9
1868:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART9)  { __HAL_RCC_UART9_FORCE_RESET();  }
1869:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1870:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART10
1871:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART10) { __HAL_RCC_UART10_FORCE_RESET(); }
1872:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1873:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1874:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   __NOP(); __NOP(); __NOP(); __NOP();
 560              		.loc 2 1874 3
 561              		.syntax unified
 562              	@ 1874 "Drivers/CMSIS/Driver/USART_STM32F4xx.c" 1
 563 008a 00BF     		nop
 564              	@ 0 "" 2
 565              		.loc 2 1874 12
 566              	@ 1874 "Drivers/CMSIS/Driver/USART_STM32F4xx.c" 1
 567 008c 00BF     		nop
 568              	@ 0 "" 2
 569              		.loc 2 1874 21
 570              	@ 1874 "Drivers/CMSIS/Driver/USART_STM32F4xx.c" 1
 571 008e 00BF     		nop
 572              	@ 0 "" 2
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 75


 573              		.loc 2 1874 30
 574              	@ 1874 "Drivers/CMSIS/Driver/USART_STM32F4xx.c" 1
 575 0090 00BF     		nop
 576              	@ 0 "" 2
1875:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1876:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if      (usart == USART1) { __HAL_RCC_USART1_RELEASE_RESET(); }
 577              		.loc 2 1876 11
 578              		.thumb
 579              		.syntax unified
 580 0092 7B68     		ldr	r3, [r7, #4]
 581 0094 224A     		ldr	r2, .L38
 582 0096 9342     		cmp	r3, r2
 583 0098 06D1     		bne	.L31
 584              		.loc 2 1876 31 discriminator 1
 585 009a 224B     		ldr	r3, .L38+4
 586 009c 5B6A     		ldr	r3, [r3, #36]
 587 009e 214A     		ldr	r2, .L38+4
 588 00a0 23F01003 		bic	r3, r3, #16
 589 00a4 5362     		str	r3, [r2, #36]
1877:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART2) { __HAL_RCC_USART2_RELEASE_RESET(); }
1878:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART3
1879:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART3) { __HAL_RCC_USART3_RELEASE_RESET(); }
1880:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1881:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART4
1882:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART4)  { __HAL_RCC_UART4_RELEASE_RESET();  }
1883:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1884:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART5
1885:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART5)  { __HAL_RCC_UART5_RELEASE_RESET();  }
1886:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1887:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART6
1888:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART6) { __HAL_RCC_USART6_RELEASE_RESET(); }
1889:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1890:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART7
1891:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART7)  { __HAL_RCC_UART7_RELEASE_RESET();  }
1892:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1893:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART8
1894:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART8)  { __HAL_RCC_UART8_RELEASE_RESET();  }
1895:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1896:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART9
1897:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART9)  { __HAL_RCC_UART9_RELEASE_RESET();  }
1898:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1899:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef UART10
1900:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == UART10) { __HAL_RCC_UART10_RELEASE_RESET(); }
1901:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
1902:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 590              		.loc 2 1902 1 discriminator 1
 591 00a6 35E0     		b	.L37
 592              	.L31:
1877:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART2) { __HAL_RCC_USART2_RELEASE_RESET(); }
 593              		.loc 2 1877 11
 594 00a8 7B68     		ldr	r3, [r7, #4]
 595 00aa 1F4A     		ldr	r2, .L38+8
 596 00ac 9342     		cmp	r3, r2
 597 00ae 06D1     		bne	.L33
1877:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   else if (usart == USART2) { __HAL_RCC_USART2_RELEASE_RESET(); }
 598              		.loc 2 1877 31 discriminator 1
 599 00b0 1C4B     		ldr	r3, .L38+4
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 76


 600 00b2 1B6A     		ldr	r3, [r3, #32]
 601 00b4 1B4A     		ldr	r2, .L38+4
 602 00b6 23F40033 		bic	r3, r3, #131072
 603 00ba 1362     		str	r3, [r2, #32]
 604              		.loc 2 1902 1 discriminator 1
 605 00bc 2AE0     		b	.L37
 606              	.L33:
1879:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 607              		.loc 2 1879 11
 608 00be 7B68     		ldr	r3, [r7, #4]
 609 00c0 1A4A     		ldr	r2, .L38+12
 610 00c2 9342     		cmp	r3, r2
 611 00c4 06D1     		bne	.L34
1879:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 612              		.loc 2 1879 31 discriminator 1
 613 00c6 174B     		ldr	r3, .L38+4
 614 00c8 1B6A     		ldr	r3, [r3, #32]
 615 00ca 164A     		ldr	r2, .L38+4
 616 00cc 23F48023 		bic	r3, r3, #262144
 617 00d0 1362     		str	r3, [r2, #32]
 618              		.loc 2 1902 1 discriminator 1
 619 00d2 1FE0     		b	.L37
 620              	.L34:
1882:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 621              		.loc 2 1882 11
 622 00d4 7B68     		ldr	r3, [r7, #4]
 623 00d6 164A     		ldr	r2, .L38+16
 624 00d8 9342     		cmp	r3, r2
 625 00da 06D1     		bne	.L35
1882:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 626              		.loc 2 1882 31 discriminator 1
 627 00dc 114B     		ldr	r3, .L38+4
 628 00de 1B6A     		ldr	r3, [r3, #32]
 629 00e0 104A     		ldr	r2, .L38+4
 630 00e2 23F40023 		bic	r3, r3, #524288
 631 00e6 1362     		str	r3, [r2, #32]
 632              		.loc 2 1902 1 discriminator 1
 633 00e8 14E0     		b	.L37
 634              	.L35:
1885:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 635              		.loc 2 1885 11
 636 00ea 7B68     		ldr	r3, [r7, #4]
 637 00ec 114A     		ldr	r2, .L38+20
 638 00ee 9342     		cmp	r3, r2
 639 00f0 06D1     		bne	.L36
1885:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 640              		.loc 2 1885 31 discriminator 1
 641 00f2 0C4B     		ldr	r3, .L38+4
 642 00f4 1B6A     		ldr	r3, [r3, #32]
 643 00f6 0B4A     		ldr	r2, .L38+4
 644 00f8 23F48013 		bic	r3, r3, #1048576
 645 00fc 1362     		str	r3, [r2, #32]
 646              		.loc 2 1902 1 discriminator 1
 647 00fe 09E0     		b	.L37
 648              	.L36:
1888:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 649              		.loc 2 1888 11
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 77


 650 0100 7B68     		ldr	r3, [r7, #4]
 651 0102 0D4A     		ldr	r2, .L38+24
 652 0104 9342     		cmp	r3, r2
 653 0106 05D1     		bne	.L37
1888:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
 654              		.loc 2 1888 31 discriminator 1
 655 0108 064B     		ldr	r3, .L38+4
 656 010a 5B6A     		ldr	r3, [r3, #36]
 657 010c 054A     		ldr	r2, .L38+4
 658 010e 23F02003 		bic	r3, r3, #32
 659 0112 5362     		str	r3, [r2, #36]
 660              	.L37:
 661              		.loc 2 1902 1
 662 0114 00BF     		nop
 663 0116 0C37     		adds	r7, r7, #12
 664              	.LCFI21:
 665              		.cfi_def_cfa_offset 4
 666 0118 BD46     		mov	sp, r7
 667              	.LCFI22:
 668              		.cfi_def_cfa_register 13
 669              		@ sp needed
 670 011a 5DF8047B 		ldr	r7, [sp], #4
 671              	.LCFI23:
 672              		.cfi_restore 7
 673              		.cfi_def_cfa_offset 0
 674 011e 7047     		bx	lr
 675              	.L39:
 676              		.align	2
 677              	.L38:
 678 0120 00100140 		.word	1073811456
 679 0124 00380240 		.word	1073887232
 680 0128 00440040 		.word	1073759232
 681 012c 00480040 		.word	1073760256
 682 0130 004C0040 		.word	1073761280
 683 0134 00500040 		.word	1073762304
 684 0138 00140140 		.word	1073812480
 685              		.cfi_endproc
 686              	.LFE131:
 688              		.section	.text.USARTx_GetVersion,"ax",%progbits
 689              		.align	1
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
 693              		.fpu fpv4-sp-d16
 695              	USARTx_GetVersion:
 696              	.LFB132:
1903:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1904:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1905:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART Driver functions
1906:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1907:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
1908:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          ARM_DRIVER_VERSION USARTx_GetVersion (void)
1909:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Get driver version.
1910:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref ARM_DRIVER_VERSION
1911:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
1912:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static ARM_DRIVER_VERSION USARTx_GetVersion (void) {
 697              		.loc 2 1912 52
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 78


 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 8
 700              		@ frame_needed = 1, uses_anonymous_args = 0
 701              		@ link register save eliminated.
 702 0000 80B4     		push	{r7}
 703              	.LCFI24:
 704              		.cfi_def_cfa_offset 4
 705              		.cfi_offset 7, -4
 706 0002 83B0     		sub	sp, sp, #12
 707              	.LCFI25:
 708              		.cfi_def_cfa_offset 16
 709 0004 00AF     		add	r7, sp, #0
 710              	.LCFI26:
 711              		.cfi_def_cfa_register 7
1913:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return usart_driver_version;
 712              		.loc 2 1913 10
 713 0006 084B     		ldr	r3, .L42
 714 0008 1B68     		ldr	r3, [r3]
 715 000a 7B60     		str	r3, [r7, #4]
 716 000c 0023     		movs	r3, #0
 717 000e BA88     		ldrh	r2, [r7, #4]
 718 0010 62F30F03 		bfi	r3, r2, #0, #16
 719 0014 FA88     		ldrh	r2, [r7, #6]
 720 0016 62F31F43 		bfi	r3, r2, #16, #16
1914:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 721              		.loc 2 1914 1
 722 001a 1846     		mov	r0, r3
 723 001c 0C37     		adds	r7, r7, #12
 724              	.LCFI27:
 725              		.cfi_def_cfa_offset 4
 726 001e BD46     		mov	sp, r7
 727              	.LCFI28:
 728              		.cfi_def_cfa_register 13
 729              		@ sp needed
 730 0020 5DF8047B 		ldr	r7, [sp], #4
 731              	.LCFI29:
 732              		.cfi_restore 7
 733              		.cfi_def_cfa_offset 0
 734 0024 7047     		bx	lr
 735              	.L43:
 736 0026 00BF     		.align	2
 737              	.L42:
 738 0028 00000000 		.word	usart_driver_version
 739              		.cfi_endproc
 740              	.LFE132:
 742              		.section	.text.USART_GetCapabilities,"ax",%progbits
 743              		.align	1
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 747              		.fpu fpv4-sp-d16
 749              	USART_GetCapabilities:
 750              	.LFB133:
1915:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1916:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
1917:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          ARM_USART_CAPABILITIES USART_GetCapabilities (const USART_RESOURCES *usart)
1918:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Get driver capabilities
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 79


1919:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
1920:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref ARM_USART_CAPABILITIES
1921:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
1922:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static ARM_USART_CAPABILITIES USART_GetCapabilities (const USART_RESOURCES *usart) {
 751              		.loc 2 1922 84
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 8
 754              		@ frame_needed = 1, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 756 0000 80B4     		push	{r7}
 757              	.LCFI30:
 758              		.cfi_def_cfa_offset 4
 759              		.cfi_offset 7, -4
 760 0002 83B0     		sub	sp, sp, #12
 761              	.LCFI31:
 762              		.cfi_def_cfa_offset 16
 763 0004 00AF     		add	r7, sp, #0
 764              	.LCFI32:
 765              		.cfi_def_cfa_register 7
 766 0006 7860     		str	r0, [r7, #4]
1923:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return usart->capabilities;
 767              		.loc 2 1923 15
 768 0008 7B68     		ldr	r3, [r7, #4]
 769 000a 1B68     		ldr	r3, [r3]
1924:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 770              		.loc 2 1924 1
 771 000c 1846     		mov	r0, r3
 772 000e 0C37     		adds	r7, r7, #12
 773              	.LCFI33:
 774              		.cfi_def_cfa_offset 4
 775 0010 BD46     		mov	sp, r7
 776              	.LCFI34:
 777              		.cfi_def_cfa_register 13
 778              		@ sp needed
 779 0012 5DF8047B 		ldr	r7, [sp], #4
 780              	.LCFI35:
 781              		.cfi_restore 7
 782              		.cfi_def_cfa_offset 0
 783 0016 7047     		bx	lr
 784              		.cfi_endproc
 785              	.LFE133:
 787              		.section	.text.USART_Initialize,"ax",%progbits
 788              		.align	1
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 792              		.fpu fpv4-sp-d16
 794              	USART_Initialize:
 795              	.LFB134:
1925:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1926:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
1927:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_Initialize (      ARM_USART_SignalEvent_t  cb_event
1928:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                          const USART_RESOURCES         *usart)
1929:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Initialize USART Interface.
1930:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   cb_event  Pointer to \ref ARM_USART_SignalEvent
1931:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
1932:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref execution_status
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 80


1933:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
1934:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_Initialize (      ARM_USART_SignalEvent_t  cb_event,
1935:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                  const USART_RESOURCES         *usart) {
 796              		.loc 2 1935 72
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 8
 799              		@ frame_needed = 1, uses_anonymous_args = 0
 800 0000 80B5     		push	{r7, lr}
 801              	.LCFI36:
 802              		.cfi_def_cfa_offset 8
 803              		.cfi_offset 7, -8
 804              		.cfi_offset 14, -4
 805 0002 82B0     		sub	sp, sp, #8
 806              	.LCFI37:
 807              		.cfi_def_cfa_offset 16
 808 0004 00AF     		add	r7, sp, #0
 809              	.LCFI38:
 810              		.cfi_def_cfa_register 7
 811 0006 7860     		str	r0, [r7, #4]
 812 0008 3960     		str	r1, [r7]
1936:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1937:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->flags & USART_FLAG_INITIALIZED) {
 813              		.loc 2 1937 12
 814 000a 3B68     		ldr	r3, [r7]
 815 000c DB6A     		ldr	r3, [r3, #44]
 816              		.loc 2 1937 18
 817 000e DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 818              		.loc 2 1937 26
 819 0010 03F00103 		and	r3, r3, #1
 820              		.loc 2 1937 6
 821 0014 002B     		cmp	r3, #0
 822 0016 01D0     		beq	.L47
1938:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Driver is already initialized
1939:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_OK;
 823              		.loc 2 1939 12
 824 0018 0023     		movs	r3, #0
 825 001a 66E0     		b	.L48
 826              	.L47:
1940:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
1941:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1942:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Initialize USART Run-time Resources
1943:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->cb_event = cb_event;
 827              		.loc 2 1943 8
 828 001c 3B68     		ldr	r3, [r7]
 829 001e DB6A     		ldr	r3, [r3, #44]
 830              		.loc 2 1943 25
 831 0020 7A68     		ldr	r2, [r7, #4]
 832 0022 1A60     		str	r2, [r3]
1944:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1945:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.tx_busy          = 0U;
 833              		.loc 2 1945 8
 834 0024 3B68     		ldr	r3, [r7]
 835 0026 DB6A     		ldr	r3, [r3, #44]
 836              		.loc 2 1945 40
 837 0028 0022     		movs	r2, #0
 838 002a 1A71     		strb	r2, [r3, #4]
1946:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_busy          = 0U;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 81


 839              		.loc 2 1946 8
 840 002c 3B68     		ldr	r3, [r7]
 841 002e DB6A     		ldr	r3, [r3, #44]
 842              		.loc 2 1946 40
 843 0030 0022     		movs	r2, #0
 844 0032 5A71     		strb	r2, [r3, #5]
1947:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.tx_underflow     = 0U;
 845              		.loc 2 1947 8
 846 0034 3B68     		ldr	r3, [r7]
 847 0036 DB6A     		ldr	r3, [r3, #44]
 848              		.loc 2 1947 40
 849 0038 0022     		movs	r2, #0
 850 003a 9A71     		strb	r2, [r3, #6]
1948:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_overflow      = 0U;
 851              		.loc 2 1948 8
 852 003c 3B68     		ldr	r3, [r7]
 853 003e DB6A     		ldr	r3, [r3, #44]
 854              		.loc 2 1948 40
 855 0040 0022     		movs	r2, #0
 856 0042 DA71     		strb	r2, [r3, #7]
1949:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_break         = 0U;
 857              		.loc 2 1949 8
 858 0044 3B68     		ldr	r3, [r7]
 859 0046 DB6A     		ldr	r3, [r3, #44]
 860              		.loc 2 1949 40
 861 0048 0022     		movs	r2, #0
 862 004a 1A72     		strb	r2, [r3, #8]
1950:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_framing_error = 0U;
 863              		.loc 2 1950 8
 864 004c 3B68     		ldr	r3, [r7]
 865 004e DB6A     		ldr	r3, [r3, #44]
 866              		.loc 2 1950 40
 867 0050 0022     		movs	r2, #0
 868 0052 5A72     		strb	r2, [r3, #9]
1951:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_parity_error  = 0U;
 869              		.loc 2 1951 8
 870 0054 3B68     		ldr	r3, [r7]
 871 0056 DB6A     		ldr	r3, [r3, #44]
 872              		.loc 2 1951 40
 873 0058 0022     		movs	r2, #0
 874 005a 9A72     		strb	r2, [r3, #10]
1952:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1953:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->mode        = 0U;
 875              		.loc 2 1953 8
 876 005c 3B68     		ldr	r3, [r7]
 877 005e DB6A     		ldr	r3, [r3, #44]
 878              		.loc 2 1953 28
 879 0060 0022     		movs	r2, #0
 880 0062 DA60     		str	r2, [r3, #12]
1954:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->send_active = 0U;
 881              		.loc 2 1954 8
 882 0064 3B68     		ldr	r3, [r7]
 883 0066 1B6B     		ldr	r3, [r3, #48]
 884              		.loc 2 1954 28
 885 0068 0022     		movs	r2, #0
 886 006a 83F82120 		strb	r2, [r3, #33]
1955:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 82


1956:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Clear transfer information
1957:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   memset((void *)usart->xfer, 0, sizeof(USART_TRANSFER_INFO));
 887              		.loc 2 1957 23
 888 006e 3B68     		ldr	r3, [r7]
 889 0070 1B6B     		ldr	r3, [r3, #48]
 890              		.loc 2 1957 3
 891 0072 2422     		movs	r2, #36
 892 0074 0021     		movs	r1, #0
 893 0076 1846     		mov	r0, r3
 894 0078 FFF7FEFF 		bl	memset
1958:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1959:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
1960:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Enable TX pin port clock
1961:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.tx) {
 895              		.loc 2 1961 16
 896 007c 3B68     		ldr	r3, [r7]
 897 007e DB68     		ldr	r3, [r3, #12]
 898              		.loc 2 1961 6
 899 0080 002B     		cmp	r3, #0
 900 0082 05D0     		beq	.L49
1962:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     Enable_GPIO_Clock (usart->io.tx->port);
 901              		.loc 2 1962 33
 902 0084 3B68     		ldr	r3, [r7]
 903 0086 DB68     		ldr	r3, [r3, #12]
 904              		.loc 2 1962 5
 905 0088 1B68     		ldr	r3, [r3]
 906 008a 1846     		mov	r0, r3
 907 008c FFF7FEFF 		bl	Enable_GPIO_Clock
 908              	.L49:
1963:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
1964:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1965:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Enable RX pin port clock
1966:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.rx) {
 909              		.loc 2 1966 16
 910 0090 3B68     		ldr	r3, [r7]
 911 0092 1B69     		ldr	r3, [r3, #16]
 912              		.loc 2 1966 6
 913 0094 002B     		cmp	r3, #0
 914 0096 05D0     		beq	.L50
1967:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     Enable_GPIO_Clock (usart->io.rx->port);
 915              		.loc 2 1967 33
 916 0098 3B68     		ldr	r3, [r7]
 917 009a 1B69     		ldr	r3, [r3, #16]
 918              		.loc 2 1967 5
 919 009c 1B68     		ldr	r3, [r3]
 920 009e 1846     		mov	r0, r3
 921 00a0 FFF7FEFF 		bl	Enable_GPIO_Clock
 922              	.L50:
1968:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
1969:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1970:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Enable CLK pin port clock
1971:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.ck) {
 923              		.loc 2 1971 16
 924 00a4 3B68     		ldr	r3, [r7]
 925 00a6 5B69     		ldr	r3, [r3, #20]
 926              		.loc 2 1971 6
 927 00a8 002B     		cmp	r3, #0
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 83


 928 00aa 05D0     		beq	.L51
1972:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     Enable_GPIO_Clock (usart->io.ck->port);
 929              		.loc 2 1972 33
 930 00ac 3B68     		ldr	r3, [r7]
 931 00ae 5B69     		ldr	r3, [r3, #20]
 932              		.loc 2 1972 5
 933 00b0 1B68     		ldr	r3, [r3]
 934 00b2 1846     		mov	r0, r3
 935 00b4 FFF7FEFF 		bl	Enable_GPIO_Clock
 936              	.L51:
1973:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
1974:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1975:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure RTS pin
1976:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.rts) {
 937              		.loc 2 1976 16
 938 00b8 3B68     		ldr	r3, [r7]
 939 00ba 9B69     		ldr	r3, [r3, #24]
 940              		.loc 2 1976 6
 941 00bc 002B     		cmp	r3, #0
 942 00be 05D0     		beq	.L52
1977:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     Enable_GPIO_Clock (usart->io.rts->port);
 943              		.loc 2 1977 33
 944 00c0 3B68     		ldr	r3, [r7]
 945 00c2 9B69     		ldr	r3, [r3, #24]
 946              		.loc 2 1977 5
 947 00c4 1B68     		ldr	r3, [r3]
 948 00c6 1846     		mov	r0, r3
 949 00c8 FFF7FEFF 		bl	Enable_GPIO_Clock
 950              	.L52:
1978:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
1979:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1980:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure CTS pin
1981:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.cts) {
 951              		.loc 2 1981 16
 952 00cc 3B68     		ldr	r3, [r7]
 953 00ce DB69     		ldr	r3, [r3, #28]
 954              		.loc 2 1981 6
 955 00d0 002B     		cmp	r3, #0
 956 00d2 05D0     		beq	.L53
1982:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     Enable_GPIO_Clock (usart->io.cts->port);
 957              		.loc 2 1982 33
 958 00d4 3B68     		ldr	r3, [r7]
 959 00d6 DB69     		ldr	r3, [r3, #28]
 960              		.loc 2 1982 5
 961 00d8 1B68     		ldr	r3, [r3]
 962 00da 1846     		mov	r0, r3
 963 00dc FFF7FEFF 		bl	Enable_GPIO_Clock
 964              	.L53:
1983:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
1984:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
1985:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA
1986:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_rx) {
1987:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Initialize USART RX DMA Resources
1988:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     memset((void *)usart->dma_rx->hdma, 0U, sizeof(DMA_HandleTypeDef));
1989:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Instance             = usart->dma_rx->stream;
1990:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.Channel         = usart->dma_rx->channel;
1991:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.Direction       = DMA_PERIPH_TO_MEMORY;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 84


1992:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.Mode            = DMA_NORMAL;
1993:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.Priority        = usart->dma_rx->priority;
1994:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.FIFOMode        = DMA_FIFOMODE_DISABLE;
1995:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.FIFOThreshold   = DMA_FIFO_THRESHOLD_FULL;
1996:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.MemBurst        = DMA_MBURST_SINGLE;
1997:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.PeriphBurst     = DMA_PBURST_SINGLE;
1998:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Parent               = NULL;
1999:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->XferCpltCallback     = usart->dma_rx->cb_complete;
2000:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->XferHalfCpltCallback = NULL;
2001:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->XferM1CpltCallback   = NULL;
2002:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->XferErrorCallback    = NULL;
2003:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2004:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2005:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_tx) {
2006:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Initialize USART TX DMA Resources
2007:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     memset((void *)usart->dma_tx->hdma, 0U, sizeof(DMA_HandleTypeDef));
2008:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Instance             = usart->dma_tx->stream;
2009:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.Channel         = usart->dma_tx->channel;
2010:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.Direction       = DMA_MEMORY_TO_PERIPH;
2011:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.Mode            = DMA_NORMAL;
2012:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.Priority        = usart->dma_tx->priority;
2013:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.FIFOMode        = DMA_FIFOMODE_DISABLE;
2014:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.FIFOThreshold   = DMA_FIFO_THRESHOLD_FULL;
2015:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.MemBurst        = DMA_MBURST_SINGLE;
2016:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.PeriphBurst     = DMA_PBURST_SINGLE;
2017:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Parent               = NULL;
2018:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->XferCpltCallback     = usart->dma_tx->cb_complete;
2019:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->XferHalfCpltCallback = NULL;
2020:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->XferM1CpltCallback   = NULL;
2021:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->XferErrorCallback    = NULL;
2022:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2023:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2024:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Enable DMA clock
2025:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->reg == USART1) || (usart->reg == USART6)) {
2026:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // DMA2 used for USART1 and USART6
2027:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     __DMA2_CLK_ENABLE();
2028:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else {
2029:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     __DMA1_CLK_ENABLE();
2030:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2031:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2032:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
2033:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_rx) {
2034:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->XferCpltCallback = usart->dma_rx->cb_complete;
2035:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2036:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_tx) {
2037:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->XferCpltCallback = usart->dma_tx->cb_complete;
2038:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2039:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2040:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2041:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->flags = USART_FLAG_INITIALIZED;
 965              		.loc 2 2041 8
 966 00e0 3B68     		ldr	r3, [r7]
 967 00e2 DB6A     		ldr	r3, [r3, #44]
 968              		.loc 2 2041 22
 969 00e4 0122     		movs	r2, #1
 970 00e6 DA72     		strb	r2, [r3, #11]
2042:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 85


2043:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 971              		.loc 2 2043 10
 972 00e8 0023     		movs	r3, #0
 973              	.L48:
2044:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 974              		.loc 2 2044 1
 975 00ea 1846     		mov	r0, r3
 976 00ec 0837     		adds	r7, r7, #8
 977              	.LCFI39:
 978              		.cfi_def_cfa_offset 8
 979 00ee BD46     		mov	sp, r7
 980              	.LCFI40:
 981              		.cfi_def_cfa_register 13
 982              		@ sp needed
 983 00f0 80BD     		pop	{r7, pc}
 984              		.cfi_endproc
 985              	.LFE134:
 987              		.section	.text.USART_Uninitialize,"ax",%progbits
 988              		.align	1
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 992              		.fpu fpv4-sp-d16
 994              	USART_Uninitialize:
 995              	.LFB135:
2045:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2046:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2047:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_Uninitialize (const USART_RESOURCES *usart)
2048:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       De-initialize USART Interface.
2049:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
2050:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref execution_status
2051:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2052:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_Uninitialize (const USART_RESOURCES *usart) {
 996              		.loc 2 2052 66
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 8
 999              		@ frame_needed = 1, uses_anonymous_args = 0
 1000 0000 80B5     		push	{r7, lr}
 1001              	.LCFI41:
 1002              		.cfi_def_cfa_offset 8
 1003              		.cfi_offset 7, -8
 1004              		.cfi_offset 14, -4
 1005 0002 82B0     		sub	sp, sp, #8
 1006              	.LCFI42:
 1007              		.cfi_def_cfa_offset 16
 1008 0004 00AF     		add	r7, sp, #0
 1009              	.LCFI43:
 1010              		.cfi_def_cfa_register 7
 1011 0006 7860     		str	r0, [r7, #4]
2053:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2054:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
2055:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Unconfigure USART pins
2056:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.tx)  { HAL_GPIO_DeInit(usart->io.tx->port,  usart->io.tx->pin);  }
 1012              		.loc 2 2056 16
 1013 0008 7B68     		ldr	r3, [r7, #4]
 1014 000a DB68     		ldr	r3, [r3, #12]
 1015              		.loc 2 2056 6
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 86


 1016 000c 002B     		cmp	r3, #0
 1017 000e 09D0     		beq	.L55
 1018              		.loc 2 2056 49 discriminator 1
 1019 0010 7B68     		ldr	r3, [r7, #4]
 1020 0012 DB68     		ldr	r3, [r3, #12]
 1021              		.loc 2 2056 24 discriminator 1
 1022 0014 1A68     		ldr	r2, [r3]
 1023              		.loc 2 2056 70 discriminator 1
 1024 0016 7B68     		ldr	r3, [r7, #4]
 1025 0018 DB68     		ldr	r3, [r3, #12]
 1026              		.loc 2 2056 73 discriminator 1
 1027 001a 9B88     		ldrh	r3, [r3, #4]
 1028              		.loc 2 2056 24 discriminator 1
 1029 001c 1946     		mov	r1, r3
 1030 001e 1046     		mov	r0, r2
 1031 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1032              	.L55:
2057:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.rx)  { HAL_GPIO_DeInit(usart->io.rx->port,  usart->io.rx->pin);  }
 1033              		.loc 2 2057 16
 1034 0024 7B68     		ldr	r3, [r7, #4]
 1035 0026 1B69     		ldr	r3, [r3, #16]
 1036              		.loc 2 2057 6
 1037 0028 002B     		cmp	r3, #0
 1038 002a 09D0     		beq	.L56
 1039              		.loc 2 2057 49 discriminator 1
 1040 002c 7B68     		ldr	r3, [r7, #4]
 1041 002e 1B69     		ldr	r3, [r3, #16]
 1042              		.loc 2 2057 24 discriminator 1
 1043 0030 1A68     		ldr	r2, [r3]
 1044              		.loc 2 2057 70 discriminator 1
 1045 0032 7B68     		ldr	r3, [r7, #4]
 1046 0034 1B69     		ldr	r3, [r3, #16]
 1047              		.loc 2 2057 73 discriminator 1
 1048 0036 9B88     		ldrh	r3, [r3, #4]
 1049              		.loc 2 2057 24 discriminator 1
 1050 0038 1946     		mov	r1, r3
 1051 003a 1046     		mov	r0, r2
 1052 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1053              	.L56:
2058:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.ck)  { HAL_GPIO_DeInit(usart->io.ck->port,  usart->io.ck->pin);  }
 1054              		.loc 2 2058 16
 1055 0040 7B68     		ldr	r3, [r7, #4]
 1056 0042 5B69     		ldr	r3, [r3, #20]
 1057              		.loc 2 2058 6
 1058 0044 002B     		cmp	r3, #0
 1059 0046 09D0     		beq	.L57
 1060              		.loc 2 2058 49 discriminator 1
 1061 0048 7B68     		ldr	r3, [r7, #4]
 1062 004a 5B69     		ldr	r3, [r3, #20]
 1063              		.loc 2 2058 24 discriminator 1
 1064 004c 1A68     		ldr	r2, [r3]
 1065              		.loc 2 2058 70 discriminator 1
 1066 004e 7B68     		ldr	r3, [r7, #4]
 1067 0050 5B69     		ldr	r3, [r3, #20]
 1068              		.loc 2 2058 73 discriminator 1
 1069 0052 9B88     		ldrh	r3, [r3, #4]
 1070              		.loc 2 2058 24 discriminator 1
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 87


 1071 0054 1946     		mov	r1, r3
 1072 0056 1046     		mov	r0, r2
 1073 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1074              	.L57:
2059:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.rts) { HAL_GPIO_DeInit(usart->io.rts->port, usart->io.rts->pin); }
 1075              		.loc 2 2059 16
 1076 005c 7B68     		ldr	r3, [r7, #4]
 1077 005e 9B69     		ldr	r3, [r3, #24]
 1078              		.loc 2 2059 6
 1079 0060 002B     		cmp	r3, #0
 1080 0062 09D0     		beq	.L58
 1081              		.loc 2 2059 49 discriminator 1
 1082 0064 7B68     		ldr	r3, [r7, #4]
 1083 0066 9B69     		ldr	r3, [r3, #24]
 1084              		.loc 2 2059 24 discriminator 1
 1085 0068 1A68     		ldr	r2, [r3]
 1086              		.loc 2 2059 70 discriminator 1
 1087 006a 7B68     		ldr	r3, [r7, #4]
 1088 006c 9B69     		ldr	r3, [r3, #24]
 1089              		.loc 2 2059 74 discriminator 1
 1090 006e 9B88     		ldrh	r3, [r3, #4]
 1091              		.loc 2 2059 24 discriminator 1
 1092 0070 1946     		mov	r1, r3
 1093 0072 1046     		mov	r0, r2
 1094 0074 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1095              	.L58:
2060:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.cts) { HAL_GPIO_DeInit(usart->io.cts->port, usart->io.cts->pin); }
 1096              		.loc 2 2060 16
 1097 0078 7B68     		ldr	r3, [r7, #4]
 1098 007a DB69     		ldr	r3, [r3, #28]
 1099              		.loc 2 2060 6
 1100 007c 002B     		cmp	r3, #0
 1101 007e 09D0     		beq	.L59
 1102              		.loc 2 2060 49 discriminator 1
 1103 0080 7B68     		ldr	r3, [r7, #4]
 1104 0082 DB69     		ldr	r3, [r3, #28]
 1105              		.loc 2 2060 24 discriminator 1
 1106 0084 1A68     		ldr	r2, [r3]
 1107              		.loc 2 2060 70 discriminator 1
 1108 0086 7B68     		ldr	r3, [r7, #4]
 1109 0088 DB69     		ldr	r3, [r3, #28]
 1110              		.loc 2 2060 74 discriminator 1
 1111 008a 9B88     		ldrh	r3, [r3, #4]
 1112              		.loc 2 2060 24 discriminator 1
 1113 008c 1946     		mov	r1, r3
 1114 008e 1046     		mov	r0, r2
 1115 0090 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1116              	.L59:
2061:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2062:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_rx) { usart->dma_rx->hdma->Instance = NULL; }
 1117              		.loc 2 2062 12
 1118 0094 7B68     		ldr	r3, [r7, #4]
 1119 0096 9B6A     		ldr	r3, [r3, #40]
 1120              		.loc 2 2062 6
 1121 0098 002B     		cmp	r3, #0
 1122 009a 04D0     		beq	.L60
 1123              		.loc 2 2062 29 discriminator 1
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 88


 1124 009c 7B68     		ldr	r3, [r7, #4]
 1125 009e 9B6A     		ldr	r3, [r3, #40]
 1126              		.loc 2 2062 37 discriminator 1
 1127 00a0 1B68     		ldr	r3, [r3]
 1128              		.loc 2 2062 54 discriminator 1
 1129 00a2 0022     		movs	r2, #0
 1130 00a4 1A60     		str	r2, [r3]
 1131              	.L60:
2063:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_tx) { usart->dma_tx->hdma->Instance = NULL; }
 1132              		.loc 2 2063 12
 1133 00a6 7B68     		ldr	r3, [r7, #4]
 1134 00a8 5B6A     		ldr	r3, [r3, #36]
 1135              		.loc 2 2063 6
 1136 00aa 002B     		cmp	r3, #0
 1137 00ac 04D0     		beq	.L61
 1138              		.loc 2 2063 29 discriminator 1
 1139 00ae 7B68     		ldr	r3, [r7, #4]
 1140 00b0 5B6A     		ldr	r3, [r3, #36]
 1141              		.loc 2 2063 37 discriminator 1
 1142 00b2 1B68     		ldr	r3, [r3]
 1143              		.loc 2 2063 54 discriminator 1
 1144 00b4 0022     		movs	r2, #0
 1145 00b6 1A60     		str	r2, [r3]
 1146              	.L61:
2064:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
2065:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2066:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (usart->vmode) {
2067:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_ASYNC
2068:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case VM_ASYNC:
2069:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       ((UART_HandleTypeDef*)usart->h)->Instance      = NULL;
2070:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
2071:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2072:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_SYNC
2073:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case VM_SYNC:
2074:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       ((USART_HandleTypeDef*)usart->h)->Instance     = NULL;
2075:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
2076:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2077:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_IRDA
2078:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case VM_IRDA:
2079:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       ((IRDA_HandleTypeDef*)usart->h)->Instance      = NULL;
2080:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
2081:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2082:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_SMARTCARD
2083:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case VM_SMARTCARD:
2084:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       ((SMARTCARD_HandleTypeDef*)usart->h)->Instance = NULL;
2085:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
2086:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2087:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2088:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2089:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2090:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Reset USART status flags
2091:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->flags = 0U;
 1147              		.loc 2 2091 8
 1148 00b8 7B68     		ldr	r3, [r7, #4]
 1149 00ba DB6A     		ldr	r3, [r3, #44]
 1150              		.loc 2 2091 22
 1151 00bc 0022     		movs	r2, #0
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 89


 1152 00be DA72     		strb	r2, [r3, #11]
2092:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2093:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 1153              		.loc 2 2093 10
 1154 00c0 0023     		movs	r3, #0
2094:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 1155              		.loc 2 2094 1
 1156 00c2 1846     		mov	r0, r3
 1157 00c4 0837     		adds	r7, r7, #8
 1158              	.LCFI44:
 1159              		.cfi_def_cfa_offset 8
 1160 00c6 BD46     		mov	sp, r7
 1161              	.LCFI45:
 1162              		.cfi_def_cfa_register 13
 1163              		@ sp needed
 1164 00c8 80BD     		pop	{r7, pc}
 1165              		.cfi_endproc
 1166              	.LFE135:
 1168              		.section	.text.USART_PowerControl,"ax",%progbits
 1169              		.align	1
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv4-sp-d16
 1175              	USART_PowerControl:
 1176              	.LFB136:
2095:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2096:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2097:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_PowerControl (ARM_POWER_STATE state)
2098:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Control USART Interface Power.
2099:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   state  Power state
2100:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart  Pointer to USART resources
2101:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref execution_status
2102:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2103:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_PowerControl (      ARM_POWER_STATE  state,
2104:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                    const USART_RESOURCES *usart) {
 1177              		.loc 2 2104 66
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 32
 1180              		@ frame_needed = 1, uses_anonymous_args = 0
 1181 0000 80B5     		push	{r7, lr}
 1182              	.LCFI46:
 1183              		.cfi_def_cfa_offset 8
 1184              		.cfi_offset 7, -8
 1185              		.cfi_offset 14, -4
 1186 0002 88B0     		sub	sp, sp, #32
 1187              	.LCFI47:
 1188              		.cfi_def_cfa_offset 40
 1189 0004 00AF     		add	r7, sp, #0
 1190              	.LCFI48:
 1191              		.cfi_def_cfa_register 7
 1192 0006 0346     		mov	r3, r0
 1193 0008 3960     		str	r1, [r7]
 1194 000a FB71     		strb	r3, [r7, #7]
2105:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2106:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((state != ARM_POWER_OFF)  && 
 1195              		.loc 2 2106 6
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 90


 1196 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1197 000e 002B     		cmp	r3, #0
 1198 0010 08D0     		beq	.L64
 1199              		.loc 2 2106 33 discriminator 1
 1200 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1201 0014 022B     		cmp	r3, #2
 1202 0016 05D0     		beq	.L64
2107:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       (state != ARM_POWER_FULL) && 
 1203              		.loc 2 2107 33
 1204 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1205 001a 012B     		cmp	r3, #1
 1206 001c 02D0     		beq	.L64
2108:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       (state != ARM_POWER_LOW)) {
2109:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_PARAMETER;
 1207              		.loc 2 2109 12
 1208 001e 6FF00403 		mvn	r3, #4
 1209 0022 6BE1     		b	.L65
 1210              	.L64:
2110:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2111:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2112:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (state) {
 1211              		.loc 2 2112 3
 1212 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1213 0026 022B     		cmp	r3, #2
 1214 0028 00F08380 		beq	.L66
 1215 002c 022B     		cmp	r3, #2
 1216 002e 00F36481 		bgt	.L67
 1217 0032 002B     		cmp	r3, #0
 1218 0034 02D0     		beq	.L68
 1219 0036 012B     		cmp	r3, #1
 1220 0038 78D0     		beq	.L69
 1221 003a 5EE1     		b	.L67
 1222              	.L68:
2113:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_POWER_OFF:
2114:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
2115:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       HAL_NVIC_DisableIRQ (usart->irq_num);
 1223              		.loc 2 2115 7
 1224 003c 3B68     		ldr	r3, [r7]
 1225 003e 93F92030 		ldrsb	r3, [r3, #32]
 1226 0042 1846     		mov	r0, r3
 1227 0044 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
2116:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA
2117:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->dma_rx) {
2118:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->dma_rx->hdma->Instance) {
2119:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (usart->info->status.rx_busy != 0) {
2120:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             // DMA disable receiver
2121:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             usart->reg->CR3 &= ~USART_CR3_DMAR;
2122:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             // Abort RX DMA transfer
2123:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             HAL_DMA_Abort (usart->dma_rx->hdma);
2124:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2125:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Disable DMA IRQ in NVIC
2126:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_NVIC_DisableIRQ (usart->dma_rx->irq_num);
2127:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Deinitialize DMA
2128:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_DMA_DeInit (usart->dma_rx->hdma);
2129:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2130:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2131:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 91


2132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->dma_tx) {
2133:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->dma_tx->hdma->Instance) {
2134:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (usart->info->status.tx_busy != 0) {
2135:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             // DMA disable transmitter
2136:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             usart->reg->CR3 &= ~USART_CR3_DMAT;
2137:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             // Abort TX DMA transfer
2138:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             HAL_DMA_Abort (usart->dma_tx->hdma);
2139:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2140:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Disable DMA IRQ in NVIC
2141:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_NVIC_DisableIRQ (usart->dma_tx->irq_num);
2142:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Deinitialize DMA
2143:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_DMA_DeInit (usart->dma_tx->hdma);
2144:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2145:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2146:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // USART peripheral reset
2147:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       USART_PeripheralReset (usart->reg);
2148:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2149:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
2150:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // USART peripheral reset
2151:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       USART_PeripheralReset (usart->reg);
2152:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       switch (usart->vmode) {
2153:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_ASYNC
2154:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_ASYNC:
2155:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (((UART_HandleTypeDef*)usart->h)->Instance != NULL) {
2156:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             HAL_UART_MspDeInit ((UART_HandleTypeDef*) usart->h);
2157:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2158:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
2159:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2160:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_SYNC
2161:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_SYNC:
2162:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (((USART_HandleTypeDef*)usart->h)->Instance != NULL) {
2163:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             HAL_USART_MspDeInit ((USART_HandleTypeDef*) usart->h);
2164:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2165:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
2166:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2167:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_IRDA
2168:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_IRDA:
2169:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (((IRDA_HandleTypeDef*)usart->h)->Instance != NULL) {
2170:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             HAL_IRDA_MspDeInit ((IRDA_HandleTypeDef*) usart->h);
2171:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2172:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
2173:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2174:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_SMARTCARD
2175:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_SMARTCARD:
2176:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (((SMARTCARD_HandleTypeDef*)usart->h)->Instance != NULL) {
2177:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             HAL_SMARTCARD_MspDeInit ((SMARTCARD_HandleTypeDef*) usart->h);
2178:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2179:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
2180:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2181:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         default: break;
2182:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2183:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2184:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2185:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
2186:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Disable USART clock
2187:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if      (usart->reg == USART1) { __HAL_RCC_USART1_CLK_DISABLE(); }
 1228              		.loc 2 2187 21
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 92


 1229 0048 3B68     		ldr	r3, [r7]
 1230 004a 5B68     		ldr	r3, [r3, #4]
 1231              		.loc 2 2187 15
 1232 004c 914A     		ldr	r2, .L84
 1233 004e 9342     		cmp	r3, r2
 1234 0050 06D1     		bne	.L70
 1235              		.loc 2 2187 40 discriminator 1
 1236 0052 914B     		ldr	r3, .L84+4
 1237 0054 5B6C     		ldr	r3, [r3, #68]
 1238 0056 904A     		ldr	r2, .L84+4
 1239 0058 23F01003 		bic	r3, r3, #16
 1240 005c 5364     		str	r3, [r2, #68]
 1241 005e 3AE0     		b	.L71
 1242              	.L70:
2188:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == USART2) { __HAL_RCC_USART2_CLK_DISABLE(); }
 1243              		.loc 2 2188 21
 1244 0060 3B68     		ldr	r3, [r7]
 1245 0062 5B68     		ldr	r3, [r3, #4]
 1246              		.loc 2 2188 15
 1247 0064 8D4A     		ldr	r2, .L84+8
 1248 0066 9342     		cmp	r3, r2
 1249 0068 06D1     		bne	.L72
 1250              		.loc 2 2188 40 discriminator 1
 1251 006a 8B4B     		ldr	r3, .L84+4
 1252 006c 1B6C     		ldr	r3, [r3, #64]
 1253 006e 8A4A     		ldr	r2, .L84+4
 1254 0070 23F40033 		bic	r3, r3, #131072
 1255 0074 1364     		str	r3, [r2, #64]
 1256 0076 2EE0     		b	.L71
 1257              	.L72:
2189:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef USART3
2190:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == USART3) { __HAL_RCC_USART3_CLK_DISABLE(); }
 1258              		.loc 2 2190 21
 1259 0078 3B68     		ldr	r3, [r7]
 1260 007a 5B68     		ldr	r3, [r3, #4]
 1261              		.loc 2 2190 15
 1262 007c 884A     		ldr	r2, .L84+12
 1263 007e 9342     		cmp	r3, r2
 1264 0080 06D1     		bne	.L73
 1265              		.loc 2 2190 40 discriminator 1
 1266 0082 854B     		ldr	r3, .L84+4
 1267 0084 1B6C     		ldr	r3, [r3, #64]
 1268 0086 844A     		ldr	r2, .L84+4
 1269 0088 23F48023 		bic	r3, r3, #262144
 1270 008c 1364     		str	r3, [r2, #64]
 1271 008e 22E0     		b	.L71
 1272              	.L73:
2191:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2192:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART4
2193:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART4)  { __HAL_RCC_UART4_CLK_DISABLE();  }
 1273              		.loc 2 2193 21
 1274 0090 3B68     		ldr	r3, [r7]
 1275 0092 5B68     		ldr	r3, [r3, #4]
 1276              		.loc 2 2193 15
 1277 0094 834A     		ldr	r2, .L84+16
 1278 0096 9342     		cmp	r3, r2
 1279 0098 06D1     		bne	.L74
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 93


 1280              		.loc 2 2193 40 discriminator 1
 1281 009a 7F4B     		ldr	r3, .L84+4
 1282 009c 1B6C     		ldr	r3, [r3, #64]
 1283 009e 7E4A     		ldr	r2, .L84+4
 1284 00a0 23F40023 		bic	r3, r3, #524288
 1285 00a4 1364     		str	r3, [r2, #64]
 1286 00a6 16E0     		b	.L71
 1287              	.L74:
2194:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2195:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART5
2196:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART5)  { __HAL_RCC_UART5_CLK_DISABLE();  }
 1288              		.loc 2 2196 21
 1289 00a8 3B68     		ldr	r3, [r7]
 1290 00aa 5B68     		ldr	r3, [r3, #4]
 1291              		.loc 2 2196 15
 1292 00ac 7E4A     		ldr	r2, .L84+20
 1293 00ae 9342     		cmp	r3, r2
 1294 00b0 06D1     		bne	.L75
 1295              		.loc 2 2196 40 discriminator 1
 1296 00b2 794B     		ldr	r3, .L84+4
 1297 00b4 1B6C     		ldr	r3, [r3, #64]
 1298 00b6 784A     		ldr	r2, .L84+4
 1299 00b8 23F48013 		bic	r3, r3, #1048576
 1300 00bc 1364     		str	r3, [r2, #64]
 1301 00be 0AE0     		b	.L71
 1302              	.L75:
2197:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2198:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef USART6
2199:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == USART6) { __HAL_RCC_USART6_CLK_DISABLE(); }
 1303              		.loc 2 2199 21
 1304 00c0 3B68     		ldr	r3, [r7]
 1305 00c2 5B68     		ldr	r3, [r3, #4]
 1306              		.loc 2 2199 15
 1307 00c4 794A     		ldr	r2, .L84+24
 1308 00c6 9342     		cmp	r3, r2
 1309 00c8 05D1     		bne	.L71
 1310              		.loc 2 2199 40 discriminator 1
 1311 00ca 734B     		ldr	r3, .L84+4
 1312 00cc 5B6C     		ldr	r3, [r3, #68]
 1313 00ce 724A     		ldr	r2, .L84+4
 1314 00d0 23F02003 		bic	r3, r3, #32
 1315 00d4 5364     		str	r3, [r2, #68]
 1316              	.L71:
2200:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2201:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART7
2202:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART7)  { __HAL_RCC_UART7_CLK_DISABLE();  }
2203:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2204:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART8
2205:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART8)  { __HAL_RCC_UART8_CLK_DISABLE();  }
2206:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2207:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART9
2208:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART9)  { __HAL_RCC_UART9_CLK_DISABLE();  }
2209:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2210:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART10
2211:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART10) { __HAL_RCC_UART10_CLK_DISABLE(); }
2212:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2213:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 94


2214:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2215:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Clear Status flags
2216:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.tx_busy          = 0U;
 1317              		.loc 2 2216 12
 1318 00d6 3B68     		ldr	r3, [r7]
 1319 00d8 DB6A     		ldr	r3, [r3, #44]
 1320              		.loc 2 2216 44
 1321 00da 0022     		movs	r2, #0
 1322 00dc 1A71     		strb	r2, [r3, #4]
2217:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_busy          = 0U;
 1323              		.loc 2 2217 12
 1324 00de 3B68     		ldr	r3, [r7]
 1325 00e0 DB6A     		ldr	r3, [r3, #44]
 1326              		.loc 2 2217 44
 1327 00e2 0022     		movs	r2, #0
 1328 00e4 5A71     		strb	r2, [r3, #5]
2218:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.tx_underflow     = 0U;
 1329              		.loc 2 2218 12
 1330 00e6 3B68     		ldr	r3, [r7]
 1331 00e8 DB6A     		ldr	r3, [r3, #44]
 1332              		.loc 2 2218 44
 1333 00ea 0022     		movs	r2, #0
 1334 00ec 9A71     		strb	r2, [r3, #6]
2219:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_overflow      = 0U;
 1335              		.loc 2 2219 12
 1336 00ee 3B68     		ldr	r3, [r7]
 1337 00f0 DB6A     		ldr	r3, [r3, #44]
 1338              		.loc 2 2219 44
 1339 00f2 0022     		movs	r2, #0
 1340 00f4 DA71     		strb	r2, [r3, #7]
2220:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_break         = 0U;
 1341              		.loc 2 2220 12
 1342 00f6 3B68     		ldr	r3, [r7]
 1343 00f8 DB6A     		ldr	r3, [r3, #44]
 1344              		.loc 2 2220 44
 1345 00fa 0022     		movs	r2, #0
 1346 00fc 1A72     		strb	r2, [r3, #8]
2221:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_framing_error = 0U;
 1347              		.loc 2 2221 12
 1348 00fe 3B68     		ldr	r3, [r7]
 1349 0100 DB6A     		ldr	r3, [r3, #44]
 1350              		.loc 2 2221 44
 1351 0102 0022     		movs	r2, #0
 1352 0104 5A72     		strb	r2, [r3, #9]
2222:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_parity_error  = 0U;
 1353              		.loc 2 2222 12
 1354 0106 3B68     		ldr	r3, [r7]
 1355 0108 DB6A     		ldr	r3, [r3, #44]
 1356              		.loc 2 2222 44
 1357 010a 0022     		movs	r2, #0
 1358 010c 9A72     		strb	r2, [r3, #10]
2223:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->send_active             = 0U;
 1359              		.loc 2 2223 12
 1360 010e 3B68     		ldr	r3, [r7]
 1361 0110 1B6B     		ldr	r3, [r3, #48]
 1362              		.loc 2 2223 44
 1363 0112 0022     		movs	r2, #0
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 95


 1364 0114 83F82120 		strb	r2, [r3, #33]
2224:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2225:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->flags &= ~USART_FLAG_POWERED;
 1365              		.loc 2 2225 12
 1366 0118 3B68     		ldr	r3, [r7]
 1367 011a DB6A     		ldr	r3, [r3, #44]
 1368              		.loc 2 2225 26
 1369 011c DA7A     		ldrb	r2, [r3, #11]	@ zero_extendqisi2
 1370              		.loc 2 2225 12
 1371 011e 3B68     		ldr	r3, [r7]
 1372 0120 DB6A     		ldr	r3, [r3, #44]
 1373              		.loc 2 2225 26
 1374 0122 22F00202 		bic	r2, r2, #2
 1375 0126 D2B2     		uxtb	r2, r2
 1376 0128 DA72     		strb	r2, [r3, #11]
2226:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 1377              		.loc 2 2226 7
 1378 012a E6E0     		b	.L67
 1379              	.L69:
2227:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2228:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_POWER_LOW:
2229:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_ERROR_UNSUPPORTED;
 1380              		.loc 2 2229 14
 1381 012c 6FF00303 		mvn	r3, #3
 1382 0130 E4E0     		b	.L65
 1383              	.L66:
2230:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2231:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_POWER_FULL:
2232:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->info->flags & USART_FLAG_INITIALIZED) == 0U) {
 1384              		.loc 2 2232 17
 1385 0132 3B68     		ldr	r3, [r7]
 1386 0134 DB6A     		ldr	r3, [r3, #44]
 1387              		.loc 2 2232 23
 1388 0136 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1389              		.loc 2 2232 31
 1390 0138 03F00103 		and	r3, r3, #1
 1391              		.loc 2 2232 10
 1392 013c 002B     		cmp	r3, #0
 1393 013e 02D1     		bne	.L76
2233:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         return ARM_DRIVER_ERROR;
 1394              		.loc 2 2233 16
 1395 0140 4FF0FF33 		mov	r3, #-1
 1396 0144 DAE0     		b	.L65
 1397              	.L76:
2234:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2235:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->info->flags & USART_FLAG_POWERED)     != 0U) {
 1398              		.loc 2 2235 17
 1399 0146 3B68     		ldr	r3, [r7]
 1400 0148 DB6A     		ldr	r3, [r3, #44]
 1401              		.loc 2 2235 23
 1402 014a DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1403              		.loc 2 2235 31
 1404 014c 03F00203 		and	r3, r3, #2
 1405              		.loc 2 2235 10
 1406 0150 002B     		cmp	r3, #0
 1407 0152 01D0     		beq	.L77
2236:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         return ARM_DRIVER_OK;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 96


 1408              		.loc 2 2236 16
 1409 0154 0023     		movs	r3, #0
 1410 0156 D1E0     		b	.L65
 1411              	.L77:
2237:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2238:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2239:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Clear Status flags
2240:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.tx_busy          = 0U;
 1412              		.loc 2 2240 12
 1413 0158 3B68     		ldr	r3, [r7]
 1414 015a DB6A     		ldr	r3, [r3, #44]
 1415              		.loc 2 2240 44
 1416 015c 0022     		movs	r2, #0
 1417 015e 1A71     		strb	r2, [r3, #4]
2241:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_busy          = 0U;
 1418              		.loc 2 2241 12
 1419 0160 3B68     		ldr	r3, [r7]
 1420 0162 DB6A     		ldr	r3, [r3, #44]
 1421              		.loc 2 2241 44
 1422 0164 0022     		movs	r2, #0
 1423 0166 5A71     		strb	r2, [r3, #5]
2242:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.tx_underflow     = 0U;
 1424              		.loc 2 2242 12
 1425 0168 3B68     		ldr	r3, [r7]
 1426 016a DB6A     		ldr	r3, [r3, #44]
 1427              		.loc 2 2242 44
 1428 016c 0022     		movs	r2, #0
 1429 016e 9A71     		strb	r2, [r3, #6]
2243:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_overflow      = 0U;
 1430              		.loc 2 2243 12
 1431 0170 3B68     		ldr	r3, [r7]
 1432 0172 DB6A     		ldr	r3, [r3, #44]
 1433              		.loc 2 2243 44
 1434 0174 0022     		movs	r2, #0
 1435 0176 DA71     		strb	r2, [r3, #7]
2244:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_break         = 0U;
 1436              		.loc 2 2244 12
 1437 0178 3B68     		ldr	r3, [r7]
 1438 017a DB6A     		ldr	r3, [r3, #44]
 1439              		.loc 2 2244 44
 1440 017c 0022     		movs	r2, #0
 1441 017e 1A72     		strb	r2, [r3, #8]
2245:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_framing_error = 0U;
 1442              		.loc 2 2245 12
 1443 0180 3B68     		ldr	r3, [r7]
 1444 0182 DB6A     		ldr	r3, [r3, #44]
 1445              		.loc 2 2245 44
 1446 0184 0022     		movs	r2, #0
 1447 0186 5A72     		strb	r2, [r3, #9]
2246:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_parity_error  = 0U;
 1448              		.loc 2 2246 12
 1449 0188 3B68     		ldr	r3, [r7]
 1450 018a DB6A     		ldr	r3, [r3, #44]
 1451              		.loc 2 2246 44
 1452 018c 0022     		movs	r2, #0
 1453 018e 9A72     		strb	r2, [r3, #10]
2247:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 97


2248:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->send_active             = 0U;
 1454              		.loc 2 2248 12
 1455 0190 3B68     		ldr	r3, [r7]
 1456 0192 1B6B     		ldr	r3, [r3, #48]
 1457              		.loc 2 2248 44
 1458 0194 0022     		movs	r2, #0
 1459 0196 83F82120 		strb	r2, [r3, #33]
2249:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->def_val                 = 0U;
 1460              		.loc 2 2249 12
 1461 019a 3B68     		ldr	r3, [r7]
 1462 019c 1B6B     		ldr	r3, [r3, #48]
 1463              		.loc 2 2249 44
 1464 019e 0022     		movs	r2, #0
 1465 01a0 5A83     		strh	r2, [r3, #26]	@ movhi
2250:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->sync_mode               = 0U;
 1466              		.loc 2 2250 12
 1467 01a2 3B68     		ldr	r3, [r7]
 1468 01a4 1B6B     		ldr	r3, [r3, #48]
 1469              		.loc 2 2250 44
 1470 01a6 0022     		movs	r2, #0
 1471 01a8 DA61     		str	r2, [r3, #28]
2251:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->break_flag              = 0U;
 1472              		.loc 2 2251 12
 1473 01aa 3B68     		ldr	r3, [r7]
 1474 01ac 1B6B     		ldr	r3, [r3, #48]
 1475              		.loc 2 2251 44
 1476 01ae 0022     		movs	r2, #0
 1477 01b0 83F82020 		strb	r2, [r3, #32]
2252:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->mode                    = 0U;
 1478              		.loc 2 2252 12
 1479 01b4 3B68     		ldr	r3, [r7]
 1480 01b6 DB6A     		ldr	r3, [r3, #44]
 1481              		.loc 2 2252 44
 1482 01b8 0022     		movs	r2, #0
 1483 01ba DA60     		str	r2, [r3, #12]
2253:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->flow_control            = 0U;
 1484              		.loc 2 2253 12
 1485 01bc 3B68     		ldr	r3, [r7]
 1486 01be DB6A     		ldr	r3, [r3, #44]
 1487              		.loc 2 2253 44
 1488 01c0 0022     		movs	r2, #0
 1489 01c2 1A61     		str	r2, [r3, #16]
2254:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2255:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->flags = USART_FLAG_POWERED | USART_FLAG_INITIALIZED;
 1490              		.loc 2 2255 12
 1491 01c4 3B68     		ldr	r3, [r7]
 1492 01c6 DB6A     		ldr	r3, [r3, #44]
 1493              		.loc 2 2255 26
 1494 01c8 0322     		movs	r2, #3
 1495 01ca DA72     		strb	r2, [r3, #11]
2256:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2257:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CLASSIC
2258:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Enable USART clock
2259:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if      (usart->reg == USART1) { __HAL_RCC_USART1_CLK_ENABLE(); }
 1496              		.loc 2 2259 21
 1497 01cc 3B68     		ldr	r3, [r7]
 1498 01ce 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 98


 1499              		.loc 2 2259 15
 1500 01d0 304A     		ldr	r2, .L84
 1501 01d2 9342     		cmp	r3, r2
 1502 01d4 0ED1     		bne	.L78
 1503              	.LBB11:
 1504              		.loc 2 2259 40 discriminator 1
 1505 01d6 0023     		movs	r3, #0
 1506 01d8 FB61     		str	r3, [r7, #28]
 1507 01da 2F4B     		ldr	r3, .L84+4
 1508 01dc 5B6C     		ldr	r3, [r3, #68]
 1509 01de 2E4A     		ldr	r2, .L84+4
 1510 01e0 43F01003 		orr	r3, r3, #16
 1511 01e4 5364     		str	r3, [r2, #68]
 1512 01e6 2C4B     		ldr	r3, .L84+4
 1513 01e8 5B6C     		ldr	r3, [r3, #68]
 1514 01ea 03F01003 		and	r3, r3, #16
 1515 01ee FB61     		str	r3, [r7, #28]
 1516 01f0 FB69     		ldr	r3, [r7, #28]
 1517              	.LBE11:
 1518 01f2 70E0     		b	.L79
 1519              	.L78:
2260:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == USART2) { __HAL_RCC_USART2_CLK_ENABLE(); }
 1520              		.loc 2 2260 21
 1521 01f4 3B68     		ldr	r3, [r7]
 1522 01f6 5B68     		ldr	r3, [r3, #4]
 1523              		.loc 2 2260 15
 1524 01f8 284A     		ldr	r2, .L84+8
 1525 01fa 9342     		cmp	r3, r2
 1526 01fc 0ED1     		bne	.L80
 1527              	.LBB12:
 1528              		.loc 2 2260 40 discriminator 1
 1529 01fe 0023     		movs	r3, #0
 1530 0200 BB61     		str	r3, [r7, #24]
 1531 0202 254B     		ldr	r3, .L84+4
 1532 0204 1B6C     		ldr	r3, [r3, #64]
 1533 0206 244A     		ldr	r2, .L84+4
 1534 0208 43F40033 		orr	r3, r3, #131072
 1535 020c 1364     		str	r3, [r2, #64]
 1536 020e 224B     		ldr	r3, .L84+4
 1537 0210 1B6C     		ldr	r3, [r3, #64]
 1538 0212 03F40033 		and	r3, r3, #131072
 1539 0216 BB61     		str	r3, [r7, #24]
 1540 0218 BB69     		ldr	r3, [r7, #24]
 1541              	.LBE12:
 1542 021a 5CE0     		b	.L79
 1543              	.L80:
2261:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef USART3
2262:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == USART3) { __HAL_RCC_USART3_CLK_ENABLE(); }
 1544              		.loc 2 2262 21
 1545 021c 3B68     		ldr	r3, [r7]
 1546 021e 5B68     		ldr	r3, [r3, #4]
 1547              		.loc 2 2262 15
 1548 0220 1F4A     		ldr	r2, .L84+12
 1549 0222 9342     		cmp	r3, r2
 1550 0224 0ED1     		bne	.L81
 1551              	.LBB13:
 1552              		.loc 2 2262 40 discriminator 1
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 99


 1553 0226 0023     		movs	r3, #0
 1554 0228 7B61     		str	r3, [r7, #20]
 1555 022a 1B4B     		ldr	r3, .L84+4
 1556 022c 1B6C     		ldr	r3, [r3, #64]
 1557 022e 1A4A     		ldr	r2, .L84+4
 1558 0230 43F48023 		orr	r3, r3, #262144
 1559 0234 1364     		str	r3, [r2, #64]
 1560 0236 184B     		ldr	r3, .L84+4
 1561 0238 1B6C     		ldr	r3, [r3, #64]
 1562 023a 03F48023 		and	r3, r3, #262144
 1563 023e 7B61     		str	r3, [r7, #20]
 1564 0240 7B69     		ldr	r3, [r7, #20]
 1565              	.LBE13:
 1566 0242 48E0     		b	.L79
 1567              	.L81:
2263:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2264:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART4
2265:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART4)  { __HAL_RCC_UART4_CLK_ENABLE();  }
 1568              		.loc 2 2265 21
 1569 0244 3B68     		ldr	r3, [r7]
 1570 0246 5B68     		ldr	r3, [r3, #4]
 1571              		.loc 2 2265 15
 1572 0248 164A     		ldr	r2, .L84+16
 1573 024a 9342     		cmp	r3, r2
 1574 024c 0ED1     		bne	.L82
 1575              	.LBB14:
 1576              		.loc 2 2265 40 discriminator 1
 1577 024e 0023     		movs	r3, #0
 1578 0250 3B61     		str	r3, [r7, #16]
 1579 0252 114B     		ldr	r3, .L84+4
 1580 0254 1B6C     		ldr	r3, [r3, #64]
 1581 0256 104A     		ldr	r2, .L84+4
 1582 0258 43F40023 		orr	r3, r3, #524288
 1583 025c 1364     		str	r3, [r2, #64]
 1584 025e 0E4B     		ldr	r3, .L84+4
 1585 0260 1B6C     		ldr	r3, [r3, #64]
 1586 0262 03F40023 		and	r3, r3, #524288
 1587 0266 3B61     		str	r3, [r7, #16]
 1588 0268 3B69     		ldr	r3, [r7, #16]
 1589              	.LBE14:
 1590 026a 34E0     		b	.L79
 1591              	.L82:
2266:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2267:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART5
2268:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART5)  { __HAL_RCC_UART5_CLK_ENABLE();  }
 1592              		.loc 2 2268 21
 1593 026c 3B68     		ldr	r3, [r7]
 1594 026e 5B68     		ldr	r3, [r3, #4]
 1595              		.loc 2 2268 15
 1596 0270 0D4A     		ldr	r2, .L84+20
 1597 0272 9342     		cmp	r3, r2
 1598 0274 1CD1     		bne	.L83
 1599              	.LBB15:
 1600              		.loc 2 2268 40 discriminator 1
 1601 0276 0023     		movs	r3, #0
 1602 0278 FB60     		str	r3, [r7, #12]
 1603 027a 074B     		ldr	r3, .L84+4
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 100


 1604 027c 1B6C     		ldr	r3, [r3, #64]
 1605 027e 064A     		ldr	r2, .L84+4
 1606 0280 43F48013 		orr	r3, r3, #1048576
 1607 0284 1364     		str	r3, [r2, #64]
 1608 0286 044B     		ldr	r3, .L84+4
 1609 0288 1B6C     		ldr	r3, [r3, #64]
 1610 028a 03F48013 		and	r3, r3, #1048576
 1611 028e FB60     		str	r3, [r7, #12]
 1612 0290 FB68     		ldr	r3, [r7, #12]
 1613              	.LBE15:
 1614 0292 20E0     		b	.L79
 1615              	.L85:
 1616              		.align	2
 1617              	.L84:
 1618 0294 00100140 		.word	1073811456
 1619 0298 00380240 		.word	1073887232
 1620 029c 00440040 		.word	1073759232
 1621 02a0 00480040 		.word	1073760256
 1622 02a4 004C0040 		.word	1073761280
 1623 02a8 00500040 		.word	1073762304
 1624 02ac 00140140 		.word	1073812480
 1625              	.L83:
2269:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2270:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef USART6
2271:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == USART6) { __HAL_RCC_USART6_CLK_ENABLE(); }
 1626              		.loc 2 2271 21
 1627 02b0 3B68     		ldr	r3, [r7]
 1628 02b2 5B68     		ldr	r3, [r3, #4]
 1629              		.loc 2 2271 15
 1630 02b4 134A     		ldr	r2, .L86
 1631 02b6 9342     		cmp	r3, r2
 1632 02b8 0DD1     		bne	.L79
 1633              	.LBB16:
 1634              		.loc 2 2271 40 discriminator 1
 1635 02ba 0023     		movs	r3, #0
 1636 02bc BB60     		str	r3, [r7, #8]
 1637 02be 124B     		ldr	r3, .L86+4
 1638 02c0 5B6C     		ldr	r3, [r3, #68]
 1639 02c2 114A     		ldr	r2, .L86+4
 1640 02c4 43F02003 		orr	r3, r3, #32
 1641 02c8 5364     		str	r3, [r2, #68]
 1642 02ca 0F4B     		ldr	r3, .L86+4
 1643 02cc 5B6C     		ldr	r3, [r3, #68]
 1644 02ce 03F02003 		and	r3, r3, #32
 1645 02d2 BB60     		str	r3, [r7, #8]
 1646 02d4 BB68     		ldr	r3, [r7, #8]
 1647              	.L79:
 1648              	.LBE16:
2272:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2273:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART7
2274:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART7)  { __HAL_RCC_UART7_CLK_ENABLE();  }
2275:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2276:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART8
2277:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART8)  { __HAL_RCC_UART8_CLK_ENABLE();  }
2278:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2279:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART9
2280:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART9)  { __HAL_RCC_UART9_CLK_ENABLE();  }
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 101


2281:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2282:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #ifdef UART10
2283:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else if (usart->reg == UART10) { __HAL_RCC_UART10_CLK_ENABLE(); }
2284:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     #endif
2285:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2286:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Clear and Enable USART IRQ
2287:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       NVIC_ClearPendingIRQ(usart->irq_num);
 1649              		.loc 2 2287 7
 1650 02d6 3B68     		ldr	r3, [r7]
 1651 02d8 93F92030 		ldrsb	r3, [r3, #32]
 1652 02dc 1846     		mov	r0, r3
 1653 02de FFF7FEFF 		bl	__NVIC_ClearPendingIRQ
2288:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       NVIC_EnableIRQ(usart->irq_num);
 1654              		.loc 2 2288 7
 1655 02e2 3B68     		ldr	r3, [r7]
 1656 02e4 93F92030 		ldrsb	r3, [r3, #32]
 1657 02e8 1846     		mov	r0, r3
 1658 02ea FFF7FEFF 		bl	__NVIC_EnableIRQ
2289:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2290:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA
2291:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->dma_rx) {
2292:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Clear and Enable DMA IRQ in NVIC
2293:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         NVIC_ClearPendingIRQ(usart->dma_rx->irq_num);
2294:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         NVIC_EnableIRQ(usart->dma_rx->irq_num);
2295:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2296:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2297:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->dma_tx) {
2298:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Clear and Enable DMA IRQ in NVIC
2299:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         NVIC_ClearPendingIRQ(usart->dma_tx->irq_num);
2300:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         NVIC_EnableIRQ(usart->dma_tx->irq_num);
2301:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2302:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2303:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #else
2304:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       switch (usart->vmode) {
2305:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_ASYNC
2306:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_ASYNC:
2307:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           ((UART_HandleTypeDef*)usart->h)->Instance = usart->reg;
2308:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_UART_MspInit ((UART_HandleTypeDef*) usart->h);
2309:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
2310:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2311:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_SYNC
2312:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_SYNC:
2313:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           ((USART_HandleTypeDef*)usart->h)->Instance = usart->reg;
2314:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_USART_MspInit ((USART_HandleTypeDef*) usart->h);
2315:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
2316:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2317:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_IRDA
2318:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_IRDA:
2319:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           ((IRDA_HandleTypeDef*)usart->h)->Instance = usart->reg;
2320:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_IRDA_MspInit ((IRDA_HandleTypeDef*) usart->h);
2321:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
2322:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2323:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef USART_SMARTCARD
2324:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         case VM_SMARTCARD:
2325:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           ((SMARTCARD_HandleTypeDef*)usart->h)->Instance = usart->reg;
2326:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_SMARTCARD_MspInit ((SMARTCARD_HandleTypeDef*) usart->h);
2327:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           break;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 102


2328:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2329:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         default: break;
2330:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2331:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2332:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2333:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // USART peripheral reset
2334:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       USART_PeripheralReset (usart->reg);
 1659              		.loc 2 2334 7
 1660 02ee 3B68     		ldr	r3, [r7]
 1661 02f0 5B68     		ldr	r3, [r3, #4]
 1662 02f2 1846     		mov	r0, r3
 1663 02f4 FFF7FEFF 		bl	USART_PeripheralReset
2335:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2336:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     break;
 1664              		.loc 2 2336 5
 1665 02f8 00BF     		nop
 1666              	.L67:
2337:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2338:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 1667              		.loc 2 2338 10
 1668 02fa 0023     		movs	r3, #0
 1669              	.L65:
2339:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 1670              		.loc 2 2339 1
 1671 02fc 1846     		mov	r0, r3
 1672 02fe 2037     		adds	r7, r7, #32
 1673              	.LCFI49:
 1674              		.cfi_def_cfa_offset 8
 1675 0300 BD46     		mov	sp, r7
 1676              	.LCFI50:
 1677              		.cfi_def_cfa_register 13
 1678              		@ sp needed
 1679 0302 80BD     		pop	{r7, pc}
 1680              	.L87:
 1681              		.align	2
 1682              	.L86:
 1683 0304 00140140 		.word	1073812480
 1684 0308 00380240 		.word	1073887232
 1685              		.cfi_endproc
 1686              	.LFE136:
 1688              		.section	.text.USART_Send,"ax",%progbits
 1689              		.align	1
 1690              		.syntax unified
 1691              		.thumb
 1692              		.thumb_func
 1693              		.fpu fpv4-sp-d16
 1695              	USART_Send:
 1696              	.LFB137:
2340:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2341:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2342:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_Send (const void            *data,
2343:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                          uint32_t         num,
2344:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                    const USART_RESOURCES *usart)
2345:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Start sending data to USART transmitter.
2346:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   data  Pointer to buffer with data to send to USART transmitter
2347:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   num   Number of data items to send
2348:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart Pointer to USART resources
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 103


2349:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref execution_status
2350:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2351:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_Send (const void            *data,
2352:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                  uint32_t         num,
2353:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                            const USART_RESOURCES *usart) {
 1697              		.loc 2 2353 58
 1698              		.cfi_startproc
 1699              		@ args = 0, pretend = 0, frame = 24
 1700              		@ frame_needed = 1, uses_anonymous_args = 0
 1701 0000 80B5     		push	{r7, lr}
 1702              	.LCFI51:
 1703              		.cfi_def_cfa_offset 8
 1704              		.cfi_offset 7, -8
 1705              		.cfi_offset 14, -4
 1706 0002 86B0     		sub	sp, sp, #24
 1707              	.LCFI52:
 1708              		.cfi_def_cfa_offset 32
 1709 0004 00AF     		add	r7, sp, #0
 1710              	.LCFI53:
 1711              		.cfi_def_cfa_register 7
 1712 0006 F860     		str	r0, [r7, #12]
 1713 0008 B960     		str	r1, [r7, #8]
 1714 000a 7A60     		str	r2, [r7, #4]
2354:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   int32_t stat;
2355:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2356:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_TX
2357:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t cr1;
2358:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t source_inc = DMA_MINC_ENABLE;
2359:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2360:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2361:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((data == NULL) || (num == 0U)) {
 1715              		.loc 2 2361 6
 1716 000c FB68     		ldr	r3, [r7, #12]
 1717 000e 002B     		cmp	r3, #0
 1718 0010 02D0     		beq	.L89
 1719              		.loc 2 2361 22 discriminator 1
 1720 0012 BB68     		ldr	r3, [r7, #8]
 1721 0014 002B     		cmp	r3, #0
 1722 0016 02D1     		bne	.L90
 1723              	.L89:
2362:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Invalid parameters
2363:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_PARAMETER;
 1724              		.loc 2 2363 12
 1725 0018 6FF00403 		mvn	r3, #4
 1726 001c 4AE0     		b	.L91
 1727              	.L90:
2364:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2365:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2366:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->info->flags & USART_FLAG_CONFIGURED) == 0U) {
 1728              		.loc 2 2366 13
 1729 001e 7B68     		ldr	r3, [r7, #4]
 1730 0020 DB6A     		ldr	r3, [r3, #44]
 1731              		.loc 2 2366 19
 1732 0022 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1733              		.loc 2 2366 27
 1734 0024 03F00403 		and	r3, r3, #4
 1735              		.loc 2 2366 6
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 104


 1736 0028 002B     		cmp	r3, #0
 1737 002a 02D1     		bne	.L92
2367:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // USART is not configured (mode not selected)
2368:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR;
 1738              		.loc 2 2368 12
 1739 002c 4FF0FF33 		mov	r3, #-1
 1740 0030 40E0     		b	.L91
 1741              	.L92:
2369:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2370:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2371:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->xfer->send_active != 0U) {
 1742              		.loc 2 2371 12
 1743 0032 7B68     		ldr	r3, [r7, #4]
 1744 0034 1B6B     		ldr	r3, [r3, #48]
 1745              		.loc 2 2371 18
 1746 0036 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 1747              		.loc 2 2371 6
 1748 003a 002B     		cmp	r3, #0
 1749 003c 02D0     		beq	.L93
2372:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Send is not completed yet
2373:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_BUSY;
 1750              		.loc 2 2373 12
 1751 003e 6FF00103 		mvn	r3, #1
 1752 0042 37E0     		b	.L91
 1753              	.L93:
2374:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2375:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2376:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Set Send active flag
2377:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->send_active = 1U;
 1754              		.loc 2 2377 8
 1755 0044 7B68     		ldr	r3, [r7, #4]
 1756 0046 1B6B     		ldr	r3, [r3, #48]
 1757              		.loc 2 2377 28
 1758 0048 0122     		movs	r2, #1
 1759 004a 83F82120 		strb	r2, [r3, #33]
2378:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2379:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Save transmit buffer info
2380:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->tx_buf = (uint8_t *)((uint32_t)data);
 1760              		.loc 2 2380 8
 1761 004e 7B68     		ldr	r3, [r7, #4]
 1762 0050 1B6B     		ldr	r3, [r3, #48]
 1763              		.loc 2 2380 23
 1764 0052 FA68     		ldr	r2, [r7, #12]
 1765 0054 DA60     		str	r2, [r3, #12]
2381:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->tx_num = num;
 1766              		.loc 2 2381 8
 1767 0056 7B68     		ldr	r3, [r7, #4]
 1768 0058 1B6B     		ldr	r3, [r3, #48]
 1769              		.loc 2 2381 23
 1770 005a BA68     		ldr	r2, [r7, #8]
 1771 005c 5A60     		str	r2, [r3, #4]
2382:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->tx_cnt = 0U;
 1772              		.loc 2 2382 8
 1773 005e 7B68     		ldr	r3, [r7, #4]
 1774 0060 1B6B     		ldr	r3, [r3, #48]
 1775              		.loc 2 2382 23
 1776 0062 0022     		movs	r2, #0
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 105


 1777 0064 5A61     		str	r2, [r3, #20]
2383:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2384:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Synchronous mode
2385:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
 1778              		.loc 2 2385 12
 1779 0066 7B68     		ldr	r3, [r7, #4]
 1780 0068 DB6A     		ldr	r3, [r3, #44]
 1781              		.loc 2 2385 18
 1782 006a DB68     		ldr	r3, [r3, #12]
 1783              		.loc 2 2385 6
 1784 006c 022B     		cmp	r3, #2
 1785 006e 18D1     		bne	.L94
2386:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (usart->xfer->sync_mode == 0U) {
 1786              		.loc 2 2386 14
 1787 0070 7B68     		ldr	r3, [r7, #4]
 1788 0072 1B6B     		ldr	r3, [r3, #48]
 1789              		.loc 2 2386 20
 1790 0074 DB69     		ldr	r3, [r3, #28]
 1791              		.loc 2 2386 8
 1792 0076 002B     		cmp	r3, #0
 1793 0078 13D1     		bne	.L94
2387:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->sync_mode = USART_SYNC_MODE_TX;
 1794              		.loc 2 2387 12
 1795 007a 7B68     		ldr	r3, [r7, #4]
 1796 007c 1B6B     		ldr	r3, [r3, #48]
 1797              		.loc 2 2387 30
 1798 007e 0122     		movs	r2, #1
 1799 0080 DA61     		str	r2, [r3, #28]
2388:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Start dummy reads
2389:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       stat = USART_Receive (&usart->xfer->dump_val, num, usart);
 1800              		.loc 2 2389 35
 1801 0082 7B68     		ldr	r3, [r7, #4]
 1802 0084 1B6B     		ldr	r3, [r3, #48]
 1803              		.loc 2 2389 29
 1804 0086 1833     		adds	r3, r3, #24
 1805              		.loc 2 2389 14
 1806 0088 7A68     		ldr	r2, [r7, #4]
 1807 008a B968     		ldr	r1, [r7, #8]
 1808 008c 1846     		mov	r0, r3
 1809 008e FFF7FEFF 		bl	USART_Receive
 1810 0092 7861     		str	r0, [r7, #20]
2390:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (stat == ARM_DRIVER_ERROR_BUSY) { return ARM_DRIVER_ERROR_BUSY; }
 1811              		.loc 2 2390 10
 1812 0094 7B69     		ldr	r3, [r7, #20]
 1813 0096 13F1020F 		cmn	r3, #2
 1814 009a 02D1     		bne	.L94
 1815              		.loc 2 2390 51 discriminator 1
 1816 009c 6FF00103 		mvn	r3, #1
 1817 00a0 08E0     		b	.L91
 1818              	.L94:
2391:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2392:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_TX
2393:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     } else {
2394:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->xfer->sync_mode == USART_SYNC_MODE_RX) {
2395:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Dummy DMA writes (do not increment source address)
2396:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         source_inc = DMA_MINC_DISABLE;
2397:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 106


2398:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2399:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
2400:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2401:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2402:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_TX
2403:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // DMA mode
2404:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_tx) {
2405:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Prepare DMA to send TX data
2406:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.PeriphInc             = DMA_PINC_DISABLE;
2407:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_tx->hdma->Init.MemInc                = source_inc;
2408:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2409:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     cr1 = usart->reg->CR1;
2410:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (((cr1 & USART_CR1_M) != 0U) && ((cr1 & USART_CR1_PCE) == 0U)) {
2411:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // 9-bit data frame, no parity
2412:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_tx->hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
2413:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_tx->hdma->Init.MemDataAlignment    = DMA_PDATAALIGN_HALFWORD;
2414:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     } else {
2415:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // 8-bit data frame
2416:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_tx->hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
2417:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_tx->hdma->Init.MemDataAlignment    = DMA_PDATAALIGN_BYTE;
2418:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
2419:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2420:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Initialize and start USART TX DMA Stream
2421:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (HAL_DMA_Init     (usart->dma_tx->hdma) != HAL_OK) { return ARM_DRIVER_ERROR; }
2422:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (HAL_DMA_Start_IT (usart->dma_tx->hdma, (uint32_t)usart->xfer->tx_buf, (uint32_t)(&usart->re
2423:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_ERROR;
2424:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
2425:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2426:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // DMA Enable transmitter
2427:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->CR3 |= USART_CR3_DMAT;
2428:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else
2429:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2430:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Interrupt mode
2431:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
2432:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // TXE interrupt enable
2433:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->CR1 |= USART_CR1_TXEIE;
 1819              		.loc 2 2433 10
 1820 00a2 7B68     		ldr	r3, [r7, #4]
 1821 00a4 5B68     		ldr	r3, [r3, #4]
 1822              		.loc 2 2433 21
 1823 00a6 DA68     		ldr	r2, [r3, #12]
 1824              		.loc 2 2433 10
 1825 00a8 7B68     		ldr	r3, [r7, #4]
 1826 00aa 5B68     		ldr	r3, [r3, #4]
 1827              		.loc 2 2433 21
 1828 00ac 42F08002 		orr	r2, r2, #128
 1829 00b0 DA60     		str	r2, [r3, #12]
2434:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2435:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2436:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 1830              		.loc 2 2436 10
 1831 00b2 0023     		movs	r3, #0
 1832              	.L91:
2437:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 1833              		.loc 2 2437 1
 1834 00b4 1846     		mov	r0, r3
 1835 00b6 1837     		adds	r7, r7, #24
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 107


 1836              	.LCFI54:
 1837              		.cfi_def_cfa_offset 8
 1838 00b8 BD46     		mov	sp, r7
 1839              	.LCFI55:
 1840              		.cfi_def_cfa_register 13
 1841              		@ sp needed
 1842 00ba 80BD     		pop	{r7, pc}
 1843              		.cfi_endproc
 1844              	.LFE137:
 1846              		.section	.text.USART_Receive,"ax",%progbits
 1847              		.align	1
 1848              		.syntax unified
 1849              		.thumb
 1850              		.thumb_func
 1851              		.fpu fpv4-sp-d16
 1853              	USART_Receive:
 1854              	.LFB138:
2438:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2439:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2440:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_Receive (      void            *data,
2441:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                             uint32_t         num,
2442:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                       const USART_RESOURCES *usart)
2443:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Start receiving data from USART receiver.
2444:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[out]  data  Pointer to buffer for data to receive from USART receiver
2445:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   num   Number of data items to receive
2446:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart Pointer to USART resources
2447:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref execution_status
2448:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2449:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_Receive (      void            *data,
2450:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                     uint32_t         num,
2451:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                               const USART_RESOURCES *usart) {
 1855              		.loc 2 2451 61
 1856              		.cfi_startproc
 1857              		@ args = 0, pretend = 0, frame = 24
 1858              		@ frame_needed = 1, uses_anonymous_args = 0
 1859 0000 80B5     		push	{r7, lr}
 1860              	.LCFI56:
 1861              		.cfi_def_cfa_offset 8
 1862              		.cfi_offset 7, -8
 1863              		.cfi_offset 14, -4
 1864 0002 86B0     		sub	sp, sp, #24
 1865              	.LCFI57:
 1866              		.cfi_def_cfa_offset 32
 1867 0004 00AF     		add	r7, sp, #0
 1868              	.LCFI58:
 1869              		.cfi_def_cfa_register 7
 1870 0006 F860     		str	r0, [r7, #12]
 1871 0008 B960     		str	r1, [r7, #8]
 1872 000a 7A60     		str	r2, [r7, #4]
2452:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2453:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   int32_t stat;
2454:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_RX
2455:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t cr1;
2456:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t dest_inc = DMA_MINC_ENABLE;
2457:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2458:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2459:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((data == NULL) || (num == 0U)) {
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 108


 1873              		.loc 2 2459 6
 1874 000c FB68     		ldr	r3, [r7, #12]
 1875 000e 002B     		cmp	r3, #0
 1876 0010 02D0     		beq	.L96
 1877              		.loc 2 2459 22 discriminator 1
 1878 0012 BB68     		ldr	r3, [r7, #8]
 1879 0014 002B     		cmp	r3, #0
 1880 0016 02D1     		bne	.L97
 1881              	.L96:
2460:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Invalid parameters
2461:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_PARAMETER;
 1882              		.loc 2 2461 12
 1883 0018 6FF00403 		mvn	r3, #4
 1884 001c 60E0     		b	.L98
 1885              	.L97:
2462:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2463:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2464:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->info->flags & USART_FLAG_CONFIGURED) == 0U) {
 1886              		.loc 2 2464 13
 1887 001e 7B68     		ldr	r3, [r7, #4]
 1888 0020 DB6A     		ldr	r3, [r3, #44]
 1889              		.loc 2 2464 19
 1890 0022 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1891              		.loc 2 2464 27
 1892 0024 03F00403 		and	r3, r3, #4
 1893              		.loc 2 2464 6
 1894 0028 002B     		cmp	r3, #0
 1895 002a 02D1     		bne	.L99
2465:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // USART is not configured (mode not selected)
2466:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR;
 1896              		.loc 2 2466 12
 1897 002c 4FF0FF33 		mov	r3, #-1
 1898 0030 56E0     		b	.L98
 1899              	.L99:
2467:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2468:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2469:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Check if receiver is busy
2470:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->status.rx_busy == 1U) {
 1900              		.loc 2 2470 12
 1901 0032 7B68     		ldr	r3, [r7, #4]
 1902 0034 DB6A     		ldr	r3, [r3, #44]
 1903              		.loc 2 2470 26
 1904 0036 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 1905              		.loc 2 2470 6
 1906 0038 012B     		cmp	r3, #1
 1907 003a 02D1     		bne	.L100
2471:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_BUSY;
 1908              		.loc 2 2471 12
 1909 003c 6FF00103 		mvn	r3, #1
 1910 0040 4EE0     		b	.L98
 1911              	.L100:
2472:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2473:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2474:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Disable RXNE Interrupt
2475:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR1 &= ~USART_CR1_RXNEIE;
 1912              		.loc 2 2475 8
 1913 0042 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 109


 1914 0044 5B68     		ldr	r3, [r3, #4]
 1915              		.loc 2 2475 19
 1916 0046 DA68     		ldr	r2, [r3, #12]
 1917              		.loc 2 2475 8
 1918 0048 7B68     		ldr	r3, [r7, #4]
 1919 004a 5B68     		ldr	r3, [r3, #4]
 1920              		.loc 2 2475 19
 1921 004c 22F02002 		bic	r2, r2, #32
 1922 0050 DA60     		str	r2, [r3, #12]
2476:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2477:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Save number of data to be received
2478:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->rx_num = num;
 1923              		.loc 2 2478 8
 1924 0052 7B68     		ldr	r3, [r7, #4]
 1925 0054 1B6B     		ldr	r3, [r3, #48]
 1926              		.loc 2 2478 23
 1927 0056 BA68     		ldr	r2, [r7, #8]
 1928 0058 1A60     		str	r2, [r3]
2479:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2480:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Clear RX statuses
2481:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_break          = 0U;
 1929              		.loc 2 2481 8
 1930 005a 7B68     		ldr	r3, [r7, #4]
 1931 005c DB6A     		ldr	r3, [r3, #44]
 1932              		.loc 2 2481 41
 1933 005e 0022     		movs	r2, #0
 1934 0060 1A72     		strb	r2, [r3, #8]
2482:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_framing_error  = 0U;
 1935              		.loc 2 2482 8
 1936 0062 7B68     		ldr	r3, [r7, #4]
 1937 0064 DB6A     		ldr	r3, [r3, #44]
 1938              		.loc 2 2482 41
 1939 0066 0022     		movs	r2, #0
 1940 0068 5A72     		strb	r2, [r3, #9]
2483:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_overflow       = 0U;
 1941              		.loc 2 2483 8
 1942 006a 7B68     		ldr	r3, [r7, #4]
 1943 006c DB6A     		ldr	r3, [r3, #44]
 1944              		.loc 2 2483 41
 1945 006e 0022     		movs	r2, #0
 1946 0070 DA71     		strb	r2, [r3, #7]
2484:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_parity_error   = 0U;
 1947              		.loc 2 2484 8
 1948 0072 7B68     		ldr	r3, [r7, #4]
 1949 0074 DB6A     		ldr	r3, [r3, #44]
 1950              		.loc 2 2484 41
 1951 0076 0022     		movs	r2, #0
 1952 0078 9A72     		strb	r2, [r3, #10]
2485:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2486:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Save receive buffer info
2487:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->rx_buf = (uint8_t *)data;
 1953              		.loc 2 2487 8
 1954 007a 7B68     		ldr	r3, [r7, #4]
 1955 007c 1B6B     		ldr	r3, [r3, #48]
 1956              		.loc 2 2487 23
 1957 007e FA68     		ldr	r2, [r7, #12]
 1958 0080 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 110


2488:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->rx_cnt =  0U;
 1959              		.loc 2 2488 8
 1960 0082 7B68     		ldr	r3, [r7, #4]
 1961 0084 1B6B     		ldr	r3, [r3, #48]
 1962              		.loc 2 2488 23
 1963 0086 0022     		movs	r2, #0
 1964 0088 1A61     		str	r2, [r3, #16]
2489:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2490:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Set RX busy flag
2491:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_busy = 1U;
 1965              		.loc 2 2491 8
 1966 008a 7B68     		ldr	r3, [r7, #4]
 1967 008c DB6A     		ldr	r3, [r3, #44]
 1968              		.loc 2 2491 31
 1969 008e 0122     		movs	r2, #1
 1970 0090 5A71     		strb	r2, [r3, #5]
2492:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2493:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_RX
2494:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2495:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Synchronous mode
2496:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
2497:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (usart->xfer->sync_mode == USART_SYNC_MODE_TX) {
2498:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Dummy DMA reads (do not increment destination address)
2499:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       dest_inc = DMA_MINC_DISABLE;
2500:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
2501:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2502:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2503:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // DMA mode
2504:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_rx) {
2505:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2506:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Prepare DMA to send RX data
2507:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.PeriphInc             = DMA_PINC_DISABLE;
2508:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->dma_rx->hdma->Init.MemInc                = dest_inc;
2509:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2510:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     cr1 = usart->reg->CR1;
2511:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (((cr1 & USART_CR1_M) != 0U) && ((cr1 & USART_CR1_PCE) == 0U)) {
2512:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // 9-bit data frame, no parity
2513:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_rx->hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
2514:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_rx->hdma->Init.MemDataAlignment    = DMA_PDATAALIGN_HALFWORD;
2515:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     } else {
2516:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // 8 - bit data frame
2517:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_rx->hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
2518:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->dma_rx->hdma->Init.MemDataAlignment    = DMA_PDATAALIGN_BYTE;
2519:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
2520:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2521:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Initialize and start USART RX DMA Stream
2522:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (HAL_DMA_Init     (usart->dma_rx->hdma) != HAL_OK) { return ARM_DRIVER_ERROR; }
2523:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (HAL_DMA_Start_IT (usart->dma_rx->hdma, (uint32_t)(&usart->reg->DR), (uint32_t)usart->xfer->
2524:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_ERROR;
2525:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
2526:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->CR3 |= USART_CR3_DMAR;
2527:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Enable IDLE interrupt
2528:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->CR1 |= USART_CR1_IDLEIE;
2529:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else
2530:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2531:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
2532:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Enable RXNE and IDLE interrupt
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 111


2533:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->CR1 |= (USART_CR1_IDLEIE | USART_CR1_RXNEIE);
 1971              		.loc 2 2533 10
 1972 0092 7B68     		ldr	r3, [r7, #4]
 1973 0094 5B68     		ldr	r3, [r3, #4]
 1974              		.loc 2 2533 21
 1975 0096 DA68     		ldr	r2, [r3, #12]
 1976              		.loc 2 2533 10
 1977 0098 7B68     		ldr	r3, [r7, #4]
 1978 009a 5B68     		ldr	r3, [r3, #4]
 1979              		.loc 2 2533 21
 1980 009c 42F03002 		orr	r2, r2, #48
 1981 00a0 DA60     		str	r2, [r3, #12]
2534:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }  
2535:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2536:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Synchronous mode
2537:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
 1982              		.loc 2 2537 12
 1983 00a2 7B68     		ldr	r3, [r7, #4]
 1984 00a4 DB6A     		ldr	r3, [r3, #44]
 1985              		.loc 2 2537 18
 1986 00a6 DB68     		ldr	r3, [r3, #12]
 1987              		.loc 2 2537 6
 1988 00a8 022B     		cmp	r3, #2
 1989 00aa 18D1     		bne	.L101
2538:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (usart->xfer->sync_mode == 0U) {
 1990              		.loc 2 2538 14
 1991 00ac 7B68     		ldr	r3, [r7, #4]
 1992 00ae 1B6B     		ldr	r3, [r3, #48]
 1993              		.loc 2 2538 20
 1994 00b0 DB69     		ldr	r3, [r3, #28]
 1995              		.loc 2 2538 8
 1996 00b2 002B     		cmp	r3, #0
 1997 00b4 13D1     		bne	.L101
2539:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->sync_mode = USART_SYNC_MODE_RX;
 1998              		.loc 2 2539 12
 1999 00b6 7B68     		ldr	r3, [r7, #4]
 2000 00b8 1B6B     		ldr	r3, [r3, #48]
 2001              		.loc 2 2539 30
 2002 00ba 0222     		movs	r2, #2
 2003 00bc DA61     		str	r2, [r3, #28]
2540:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Send dummy data
2541:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       stat = USART_Send (&usart->xfer->def_val, num, usart);
 2004              		.loc 2 2541 32
 2005 00be 7B68     		ldr	r3, [r7, #4]
 2006 00c0 1B6B     		ldr	r3, [r3, #48]
 2007              		.loc 2 2541 26
 2008 00c2 1A33     		adds	r3, r3, #26
 2009              		.loc 2 2541 14
 2010 00c4 7A68     		ldr	r2, [r7, #4]
 2011 00c6 B968     		ldr	r1, [r7, #8]
 2012 00c8 1846     		mov	r0, r3
 2013 00ca FFF7FEFF 		bl	USART_Send
 2014 00ce 7861     		str	r0, [r7, #20]
2542:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (stat == ARM_DRIVER_ERROR_BUSY) { return ARM_DRIVER_ERROR_BUSY; }
 2015              		.loc 2 2542 10
 2016 00d0 7B69     		ldr	r3, [r7, #20]
 2017 00d2 13F1020F 		cmn	r3, #2
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 112


 2018 00d6 02D1     		bne	.L101
 2019              		.loc 2 2542 51 discriminator 1
 2020 00d8 6FF00103 		mvn	r3, #1
 2021 00dc 00E0     		b	.L98
 2022              	.L101:
2543:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
2544:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2545:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2546:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 2023              		.loc 2 2546 10
 2024 00de 0023     		movs	r3, #0
 2025              	.L98:
2547:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 2026              		.loc 2 2547 1
 2027 00e0 1846     		mov	r0, r3
 2028 00e2 1837     		adds	r7, r7, #24
 2029              	.LCFI59:
 2030              		.cfi_def_cfa_offset 8
 2031 00e4 BD46     		mov	sp, r7
 2032              	.LCFI60:
 2033              		.cfi_def_cfa_register 13
 2034              		@ sp needed
 2035 00e6 80BD     		pop	{r7, pc}
 2036              		.cfi_endproc
 2037              	.LFE138:
 2039              		.section	.text.USART_Transfer,"ax",%progbits
 2040              		.align	1
 2041              		.syntax unified
 2042              		.thumb
 2043              		.thumb_func
 2044              		.fpu fpv4-sp-d16
 2046              	USART_Transfer:
 2047              	.LFB139:
2548:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2549:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2550:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_Transfer (const void             *data_out,
2551:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                              void             *data_in,
2552:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                              uint32_t          num,
2553:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                        const USART_RESOURCES  *usart)
2554:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Start sending/receiving data to/from USART transmitter/receiver.
2555:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   data_out  Pointer to buffer with data to send to USART transmitter
2556:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[out]  data_in   Pointer to buffer for data to receive from USART receiver
2557:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   num       Number of data items to transfer
2558:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
2559:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref execution_status
2560:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2561:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_Transfer (const void             *data_out,
2562:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                      void             *data_in,
2563:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                      uint32_t          num,
2564:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                const USART_RESOURCES  *usart) {
 2048              		.loc 2 2564 63
 2049              		.cfi_startproc
 2050              		@ args = 0, pretend = 0, frame = 24
 2051              		@ frame_needed = 1, uses_anonymous_args = 0
 2052 0000 80B5     		push	{r7, lr}
 2053              	.LCFI61:
 2054              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 113


 2055              		.cfi_offset 7, -8
 2056              		.cfi_offset 14, -4
 2057 0002 86B0     		sub	sp, sp, #24
 2058              	.LCFI62:
 2059              		.cfi_def_cfa_offset 32
 2060 0004 00AF     		add	r7, sp, #0
 2061              	.LCFI63:
 2062              		.cfi_def_cfa_register 7
 2063 0006 F860     		str	r0, [r7, #12]
 2064 0008 B960     		str	r1, [r7, #8]
 2065 000a 7A60     		str	r2, [r7, #4]
 2066 000c 3B60     		str	r3, [r7]
2565:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   int32_t status;
2566:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2567:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((data_out == NULL) || (data_in == NULL) || (num == 0U)) {
 2067              		.loc 2 2567 6
 2068 000e FB68     		ldr	r3, [r7, #12]
 2069 0010 002B     		cmp	r3, #0
 2070 0012 05D0     		beq	.L103
 2071              		.loc 2 2567 26 discriminator 1
 2072 0014 BB68     		ldr	r3, [r7, #8]
 2073 0016 002B     		cmp	r3, #0
 2074 0018 02D0     		beq	.L103
 2075              		.loc 2 2567 47 discriminator 2
 2076 001a 7B68     		ldr	r3, [r7, #4]
 2077 001c 002B     		cmp	r3, #0
 2078 001e 02D1     		bne	.L104
 2079              	.L103:
2568:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Invalid parameters
2569:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_PARAMETER;
 2080              		.loc 2 2569 12
 2081 0020 6FF00403 		mvn	r3, #4
 2082 0024 2CE0     		b	.L105
 2083              	.L104:
2570:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2571:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2572:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->info->flags & USART_FLAG_CONFIGURED) == 0U) {
 2084              		.loc 2 2572 13
 2085 0026 3B68     		ldr	r3, [r7]
 2086 0028 DB6A     		ldr	r3, [r3, #44]
 2087              		.loc 2 2572 19
 2088 002a DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 2089              		.loc 2 2572 27
 2090 002c 03F00403 		and	r3, r3, #4
 2091              		.loc 2 2572 6
 2092 0030 002B     		cmp	r3, #0
 2093 0032 02D1     		bne	.L106
2573:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // USART is not configured
2574:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR;
 2094              		.loc 2 2574 12
 2095 0034 4FF0FF33 		mov	r3, #-1
 2096 0038 22E0     		b	.L105
 2097              	.L106:
2575:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2576:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2577:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
 2098              		.loc 2 2577 12
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 114


 2099 003a 3B68     		ldr	r3, [r7]
 2100 003c DB6A     		ldr	r3, [r3, #44]
 2101              		.loc 2 2577 18
 2102 003e DB68     		ldr	r3, [r3, #12]
 2103              		.loc 2 2577 6
 2104 0040 022B     		cmp	r3, #2
 2105 0042 19D1     		bne	.L107
2578:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2579:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Set xfer mode
2580:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->xfer->sync_mode = USART_SYNC_MODE_TX_RX;
 2106              		.loc 2 2580 10
 2107 0044 3B68     		ldr	r3, [r7]
 2108 0046 1B6B     		ldr	r3, [r3, #48]
 2109              		.loc 2 2580 28
 2110 0048 0322     		movs	r2, #3
 2111 004a DA61     		str	r2, [r3, #28]
2581:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2582:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Receive
2583:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     status = USART_Receive (data_in, num, usart);
 2112              		.loc 2 2583 14
 2113 004c 3A68     		ldr	r2, [r7]
 2114 004e 7968     		ldr	r1, [r7, #4]
 2115 0050 B868     		ldr	r0, [r7, #8]
 2116 0052 FFF7FEFF 		bl	USART_Receive
 2117 0056 7861     		str	r0, [r7, #20]
2584:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (status != ARM_DRIVER_OK) { return status; }
 2118              		.loc 2 2584 8
 2119 0058 7B69     		ldr	r3, [r7, #20]
 2120 005a 002B     		cmp	r3, #0
 2121 005c 01D0     		beq	.L108
 2122              		.loc 2 2584 43 discriminator 1
 2123 005e 7B69     		ldr	r3, [r7, #20]
 2124 0060 0EE0     		b	.L105
 2125              	.L108:
2585:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2586:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Send
2587:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     status = USART_Send (data_out, num, usart);
 2126              		.loc 2 2587 14
 2127 0062 3A68     		ldr	r2, [r7]
 2128 0064 7968     		ldr	r1, [r7, #4]
 2129 0066 F868     		ldr	r0, [r7, #12]
 2130 0068 FFF7FEFF 		bl	USART_Send
 2131 006c 7861     		str	r0, [r7, #20]
2588:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (status != ARM_DRIVER_OK) { return status; }
 2132              		.loc 2 2588 8
 2133 006e 7B69     		ldr	r3, [r7, #20]
 2134 0070 002B     		cmp	r3, #0
 2135 0072 04D0     		beq	.L109
 2136              		.loc 2 2588 43 discriminator 1
 2137 0074 7B69     		ldr	r3, [r7, #20]
 2138 0076 03E0     		b	.L105
 2139              	.L107:
2589:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2590:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else {
2591:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Only in synchronous mode
2592:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR;
 2140              		.loc 2 2592 12
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 115


 2141 0078 4FF0FF33 		mov	r3, #-1
 2142 007c 00E0     		b	.L105
 2143              	.L109:
2593:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2594:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 2144              		.loc 2 2594 10
 2145 007e 0023     		movs	r3, #0
 2146              	.L105:
2595:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 2147              		.loc 2 2595 1
 2148 0080 1846     		mov	r0, r3
 2149 0082 1837     		adds	r7, r7, #24
 2150              	.LCFI64:
 2151              		.cfi_def_cfa_offset 8
 2152 0084 BD46     		mov	sp, r7
 2153              	.LCFI65:
 2154              		.cfi_def_cfa_register 13
 2155              		@ sp needed
 2156 0086 80BD     		pop	{r7, pc}
 2157              		.cfi_endproc
 2158              	.LFE139:
 2160              		.section	.text.USART_GetTxCount,"ax",%progbits
 2161              		.align	1
 2162              		.syntax unified
 2163              		.thumb
 2164              		.thumb_func
 2165              		.fpu fpv4-sp-d16
 2167              	USART_GetTxCount:
 2168              	.LFB140:
2596:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2597:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2598:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          uint32_t USART_GetTxCount (const USART_RESOURCES *usart)
2599:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Get transmitted data count.
2600:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
2601:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      number of data items transmitted
2602:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2603:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static uint32_t USART_GetTxCount (const USART_RESOURCES *usart) {
 2169              		.loc 2 2603 65
 2170              		.cfi_startproc
 2171              		@ args = 0, pretend = 0, frame = 8
 2172              		@ frame_needed = 1, uses_anonymous_args = 0
 2173              		@ link register save eliminated.
 2174 0000 80B4     		push	{r7}
 2175              	.LCFI66:
 2176              		.cfi_def_cfa_offset 4
 2177              		.cfi_offset 7, -4
 2178 0002 83B0     		sub	sp, sp, #12
 2179              	.LCFI67:
 2180              		.cfi_def_cfa_offset 16
 2181 0004 00AF     		add	r7, sp, #0
 2182              	.LCFI68:
 2183              		.cfi_def_cfa_register 7
 2184 0006 7860     		str	r0, [r7, #4]
2604:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2605:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_TX
2606:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_tx) {
2607:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return (usart->xfer->tx_num - __HAL_DMA_GET_COUNTER(usart->dma_tx->hdma));
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 116


2608:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else
2609:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2610:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
2611:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return usart->xfer->tx_cnt;
 2185              		.loc 2 2611 17
 2186 0008 7B68     		ldr	r3, [r7, #4]
 2187 000a 1B6B     		ldr	r3, [r3, #48]
 2188              		.loc 2 2611 23
 2189 000c 5B69     		ldr	r3, [r3, #20]
2612:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2613:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 2190              		.loc 2 2613 1
 2191 000e 1846     		mov	r0, r3
 2192 0010 0C37     		adds	r7, r7, #12
 2193              	.LCFI69:
 2194              		.cfi_def_cfa_offset 4
 2195 0012 BD46     		mov	sp, r7
 2196              	.LCFI70:
 2197              		.cfi_def_cfa_register 13
 2198              		@ sp needed
 2199 0014 5DF8047B 		ldr	r7, [sp], #4
 2200              	.LCFI71:
 2201              		.cfi_restore 7
 2202              		.cfi_def_cfa_offset 0
 2203 0018 7047     		bx	lr
 2204              		.cfi_endproc
 2205              	.LFE140:
 2207              		.section	.text.USART_GetRxCount,"ax",%progbits
 2208              		.align	1
 2209              		.syntax unified
 2210              		.thumb
 2211              		.thumb_func
 2212              		.fpu fpv4-sp-d16
 2214              	USART_GetRxCount:
 2215              	.LFB141:
2614:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2615:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2616:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          uint32_t USART_GetRxCount (const USART_RESOURCES *usart)
2617:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Get received data count.
2618:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
2619:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      number of data items received
2620:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2621:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static uint32_t USART_GetRxCount (const USART_RESOURCES *usart) {
 2216              		.loc 2 2621 65
 2217              		.cfi_startproc
 2218              		@ args = 0, pretend = 0, frame = 8
 2219              		@ frame_needed = 1, uses_anonymous_args = 0
 2220              		@ link register save eliminated.
 2221 0000 80B4     		push	{r7}
 2222              	.LCFI72:
 2223              		.cfi_def_cfa_offset 4
 2224              		.cfi_offset 7, -4
 2225 0002 83B0     		sub	sp, sp, #12
 2226              	.LCFI73:
 2227              		.cfi_def_cfa_offset 16
 2228 0004 00AF     		add	r7, sp, #0
 2229              	.LCFI74:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 117


 2230              		.cfi_def_cfa_register 7
 2231 0006 7860     		str	r0, [r7, #4]
2622:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2623:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_RX
2624:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->dma_rx) {
2625:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return (usart->xfer->rx_num - __HAL_DMA_GET_COUNTER(usart->dma_rx->hdma));
2626:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else
2627:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2628:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   {
2629:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return usart->xfer->rx_cnt;
 2232              		.loc 2 2629 17
 2233 0008 7B68     		ldr	r3, [r7, #4]
 2234 000a 1B6B     		ldr	r3, [r3, #48]
 2235              		.loc 2 2629 23
 2236 000c 1B69     		ldr	r3, [r3, #16]
2630:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2631:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 2237              		.loc 2 2631 1
 2238 000e 1846     		mov	r0, r3
 2239 0010 0C37     		adds	r7, r7, #12
 2240              	.LCFI75:
 2241              		.cfi_def_cfa_offset 4
 2242 0012 BD46     		mov	sp, r7
 2243              	.LCFI76:
 2244              		.cfi_def_cfa_register 13
 2245              		@ sp needed
 2246 0014 5DF8047B 		ldr	r7, [sp], #4
 2247              	.LCFI77:
 2248              		.cfi_restore 7
 2249              		.cfi_def_cfa_offset 0
 2250 0018 7047     		bx	lr
 2251              		.cfi_endproc
 2252              	.LFE141:
 2254              		.section	.text.USART_Control,"ax",%progbits
 2255              		.align	1
 2256              		.syntax unified
 2257              		.thumb
 2258              		.thumb_func
 2259              		.fpu fpv4-sp-d16
 2261              	USART_Control:
 2262              	.LFB142:
2632:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2633:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
2634:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_Control (      uint32_t          control,
2635:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                             uint32_t          arg,
2636:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                       const USART_RESOURCES  *usart)
2637:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Control USART Interface.
2638:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   control  Operation
2639:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   arg      Argument of operation (optional)
2640:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart    Pointer to USART resources
2641:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      common \ref execution_status and driver specific \ref usart_execution_status
2642:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
2643:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_Control (      uint32_t          control,
2644:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                     uint32_t          arg,
2645:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                               const USART_RESOURCES  *usart) {
 2263              		.loc 2 2645 62
 2264              		.cfi_startproc
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 118


 2265              		@ args = 0, pretend = 0, frame = 72
 2266              		@ frame_needed = 1, uses_anonymous_args = 0
 2267 0000 B0B5     		push	{r4, r5, r7, lr}
 2268              	.LCFI78:
 2269              		.cfi_def_cfa_offset 16
 2270              		.cfi_offset 4, -16
 2271              		.cfi_offset 5, -12
 2272              		.cfi_offset 7, -8
 2273              		.cfi_offset 14, -4
 2274 0002 92B0     		sub	sp, sp, #72
 2275              	.LCFI79:
 2276              		.cfi_def_cfa_offset 88
 2277 0004 00AF     		add	r7, sp, #0
 2278              	.LCFI80:
 2279              		.cfi_def_cfa_register 7
 2280 0006 F860     		str	r0, [r7, #12]
 2281 0008 B960     		str	r1, [r7, #8]
 2282 000a 7A60     		str	r2, [r7, #4]
2646:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t val, mode, flow_control, br, i;
2647:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t cr1, cr2, cr3;
2648:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   GPIO_InitTypeDef GPIO_InitStruct;
2649:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2650:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->info->flags & USART_FLAG_POWERED) == 0U) {
 2283              		.loc 2 2650 13
 2284 000c 7B68     		ldr	r3, [r7, #4]
 2285 000e DB6A     		ldr	r3, [r3, #44]
 2286              		.loc 2 2650 19
 2287 0010 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 2288              		.loc 2 2650 27
 2289 0012 03F00203 		and	r3, r3, #2
 2290              		.loc 2 2650 6
 2291 0016 002B     		cmp	r3, #0
 2292 0018 03D1     		bne	.L115
2651:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // USART not powered
2652:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR;
 2293              		.loc 2 2652 12
 2294 001a 4FF0FF33 		mov	r3, #-1
 2295 001e 00F012BE 		b	.L240
 2296              	.L115:
2653:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2654:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2655:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   cr1  = 0U;
 2297              		.loc 2 2655 8
 2298 0022 0023     		movs	r3, #0
 2299 0024 BB63     		str	r3, [r7, #56]
2656:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   cr2  = 0U;
 2300              		.loc 2 2656 8
 2301 0026 0023     		movs	r3, #0
 2302 0028 7B63     		str	r3, [r7, #52]
2657:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   cr3  = 0U;
 2303              		.loc 2 2657 8
 2304 002a 0023     		movs	r3, #0
 2305 002c 3B63     		str	r3, [r7, #48]
2658:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2659:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (control & ARM_USART_CONTROL_Msk) {
 2306              		.loc 2 2659 19
 2307 002e FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 119


 2308 0030 DBB2     		uxtb	r3, r3
 2309 0032 153B     		subs	r3, r3, #21
 2310 0034 052B     		cmp	r3, #5
 2311 0036 00F2D881 		bhi	.L117
 2312 003a 01A2     		adr	r2, .L119
 2313 003c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2314              		.p2align 2
 2315              	.L119:
 2316 0040 FB010000 		.word	.L124+1
 2317 0044 BB020000 		.word	.L123+1
 2318 0048 59000000 		.word	.L122+1
 2319 004c CF000000 		.word	.L121+1
 2320 0050 29010000 		.word	.L120+1
 2321 0054 75010000 		.word	.L118+1
 2322              		.p2align 1
 2323              	.L122:
2660:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****      // Control break
2661:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_CONTROL_BREAK:
2662:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (arg) {
 2324              		.loc 2 2662 10
 2325 0058 BB68     		ldr	r3, [r7, #8]
 2326 005a 002B     		cmp	r3, #0
 2327 005c 1CD0     		beq	.L125
2663:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->xfer->send_active != 0U) { return ARM_DRIVER_ERROR_BUSY; }
 2328              		.loc 2 2663 18
 2329 005e 7B68     		ldr	r3, [r7, #4]
 2330 0060 1B6B     		ldr	r3, [r3, #48]
 2331              		.loc 2 2663 24
 2332 0062 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 2333              		.loc 2 2663 12
 2334 0066 002B     		cmp	r3, #0
 2335 0068 03D0     		beq	.L126
 2336              		.loc 2 2663 54 discriminator 1
 2337 006a 6FF00103 		mvn	r3, #1
 2338 006e 00F0EABD 		b	.L240
 2339              	.L126:
2664:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2665:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Set Send active and Break flag
2666:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->xfer->send_active = 1U;
 2340              		.loc 2 2666 14
 2341 0072 7B68     		ldr	r3, [r7, #4]
 2342 0074 1B6B     		ldr	r3, [r3, #48]
 2343              		.loc 2 2666 34
 2344 0076 0122     		movs	r2, #1
 2345 0078 83F82120 		strb	r2, [r3, #33]
2667:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->xfer->break_flag  = 1U;
 2346              		.loc 2 2667 14
 2347 007c 7B68     		ldr	r3, [r7, #4]
 2348 007e 1B6B     		ldr	r3, [r3, #48]
 2349              		.loc 2 2667 34
 2350 0080 0122     		movs	r2, #1
 2351 0082 83F82020 		strb	r2, [r3, #32]
2668:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2669:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Enable TX interrupt and send break
2670:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 |=  USART_CR1_TXEIE | USART_CR1_SBK;
 2352              		.loc 2 2670 14
 2353 0086 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 120


 2354 0088 5B68     		ldr	r3, [r3, #4]
 2355              		.loc 2 2670 25
 2356 008a DA68     		ldr	r2, [r3, #12]
 2357              		.loc 2 2670 14
 2358 008c 7B68     		ldr	r3, [r7, #4]
 2359 008e 5B68     		ldr	r3, [r3, #4]
 2360              		.loc 2 2670 25
 2361 0090 42F08102 		orr	r2, r2, #129
 2362 0094 DA60     		str	r2, [r3, #12]
 2363 0096 17E0     		b	.L127
 2364              	.L125:
2671:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else {
2672:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (usart->xfer->break_flag) {
 2365              		.loc 2 2672 20
 2366 0098 7B68     		ldr	r3, [r7, #4]
 2367 009a 1B6B     		ldr	r3, [r3, #48]
 2368              		.loc 2 2672 26
 2369 009c 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 2370              		.loc 2 2672 14
 2371 00a0 002B     		cmp	r3, #0
 2372 00a2 11D0     		beq	.L127
2673:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             // Disable TX interrupt
2674:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             usart->reg->CR1 &= ~USART_CR1_TXEIE;
 2373              		.loc 2 2674 18
 2374 00a4 7B68     		ldr	r3, [r7, #4]
 2375 00a6 5B68     		ldr	r3, [r3, #4]
 2376              		.loc 2 2674 29
 2377 00a8 DA68     		ldr	r2, [r3, #12]
 2378              		.loc 2 2674 18
 2379 00aa 7B68     		ldr	r3, [r7, #4]
 2380 00ac 5B68     		ldr	r3, [r3, #4]
 2381              		.loc 2 2674 29
 2382 00ae 22F08002 		bic	r2, r2, #128
 2383 00b2 DA60     		str	r2, [r3, #12]
2675:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2676:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             // Clear break and Send Active flag
2677:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             usart->xfer->break_flag  = 0U;
 2384              		.loc 2 2677 18
 2385 00b4 7B68     		ldr	r3, [r7, #4]
 2386 00b6 1B6B     		ldr	r3, [r3, #48]
 2387              		.loc 2 2677 38
 2388 00b8 0022     		movs	r2, #0
 2389 00ba 83F82020 		strb	r2, [r3, #32]
2678:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             usart->xfer->send_active = 0U;
 2390              		.loc 2 2678 18
 2391 00be 7B68     		ldr	r3, [r7, #4]
 2392 00c0 1B6B     		ldr	r3, [r3, #48]
 2393              		.loc 2 2678 38
 2394 00c2 0022     		movs	r2, #0
 2395 00c4 83F82120 		strb	r2, [r3, #33]
 2396              	.L127:
2679:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2680:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2681:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 2397              		.loc 2 2681 14
 2398 00c8 0023     		movs	r3, #0
 2399 00ca 00F0BCBD 		b	.L240
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 121


 2400              	.L121:
2682:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2683:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Abort Send
2684:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_ABORT_SEND:
2685:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Disable TX and TC interrupt
2686:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->reg->CR1 &= ~(USART_CR1_TXEIE | USART_CR1_TCIE);
 2401              		.loc 2 2686 12
 2402 00ce 7B68     		ldr	r3, [r7, #4]
 2403 00d0 5B68     		ldr	r3, [r3, #4]
 2404              		.loc 2 2686 23
 2405 00d2 DA68     		ldr	r2, [r3, #12]
 2406              		.loc 2 2686 12
 2407 00d4 7B68     		ldr	r3, [r7, #4]
 2408 00d6 5B68     		ldr	r3, [r3, #4]
 2409              		.loc 2 2686 23
 2410 00d8 22F0C002 		bic	r2, r2, #192
 2411 00dc DA60     		str	r2, [r3, #12]
2687:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2688:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // If DMA mode - disable DMA channel
2689:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->dma_tx != NULL) && (usart->xfer->send_active != 0)) {
 2412              		.loc 2 2689 17
 2413 00de 7B68     		ldr	r3, [r7, #4]
 2414 00e0 5B6A     		ldr	r3, [r3, #36]
 2415              		.loc 2 2689 10
 2416 00e2 002B     		cmp	r3, #0
 2417 00e4 13D0     		beq	.L128
 2418              		.loc 2 2689 44 discriminator 1
 2419 00e6 7B68     		ldr	r3, [r7, #4]
 2420 00e8 1B6B     		ldr	r3, [r3, #48]
 2421              		.loc 2 2689 50 discriminator 1
 2422 00ea 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 2423              		.loc 2 2689 35 discriminator 1
 2424 00ee 002B     		cmp	r3, #0
 2425 00f0 0DD0     		beq	.L128
2690:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // DMA disable transmitter
2691:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR3 &= ~USART_CR3_DMAT;
 2426              		.loc 2 2691 14
 2427 00f2 7B68     		ldr	r3, [r7, #4]
 2428 00f4 5B68     		ldr	r3, [r3, #4]
 2429              		.loc 2 2691 25
 2430 00f6 5A69     		ldr	r2, [r3, #20]
 2431              		.loc 2 2691 14
 2432 00f8 7B68     		ldr	r3, [r7, #4]
 2433 00fa 5B68     		ldr	r3, [r3, #4]
 2434              		.loc 2 2691 25
 2435 00fc 22F08002 		bic	r2, r2, #128
 2436 0100 5A61     		str	r2, [r3, #20]
2692:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2693:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Abort TX DMA transfer
2694:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_DMA_Abort (usart->dma_tx->hdma);
 2437              		.loc 2 2694 29
 2438 0102 7B68     		ldr	r3, [r7, #4]
 2439 0104 5B6A     		ldr	r3, [r3, #36]
 2440              		.loc 2 2694 9
 2441 0106 1B68     		ldr	r3, [r3]
 2442 0108 1846     		mov	r0, r3
 2443 010a FFF7FEFF 		bl	HAL_DMA_Abort
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 122


 2444              	.L128:
2695:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2696:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2697:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Clear break flag
2698:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->break_flag = 0U;
 2445              		.loc 2 2698 12
 2446 010e 7B68     		ldr	r3, [r7, #4]
 2447 0110 1B6B     		ldr	r3, [r3, #48]
 2448              		.loc 2 2698 31
 2449 0112 0022     		movs	r2, #0
 2450 0114 83F82020 		strb	r2, [r3, #32]
2699:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2700:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Clear Send active flag
2701:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->send_active = 0U;
 2451              		.loc 2 2701 12
 2452 0118 7B68     		ldr	r3, [r7, #4]
 2453 011a 1B6B     		ldr	r3, [r3, #48]
 2454              		.loc 2 2701 32
 2455 011c 0022     		movs	r2, #0
 2456 011e 83F82120 		strb	r2, [r3, #33]
2702:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 2457              		.loc 2 2702 14
 2458 0122 0023     		movs	r3, #0
 2459 0124 00F08FBD 		b	.L240
 2460              	.L120:
2703:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2704:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Abort receive
2705:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_ABORT_RECEIVE:
2706:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Disable RX interrupt
2707:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->reg->CR1 &= ~USART_CR1_RXNEIE;
 2461              		.loc 2 2707 12
 2462 0128 7B68     		ldr	r3, [r7, #4]
 2463 012a 5B68     		ldr	r3, [r3, #4]
 2464              		.loc 2 2707 23
 2465 012c DA68     		ldr	r2, [r3, #12]
 2466              		.loc 2 2707 12
 2467 012e 7B68     		ldr	r3, [r7, #4]
 2468 0130 5B68     		ldr	r3, [r3, #4]
 2469              		.loc 2 2707 23
 2470 0132 22F02002 		bic	r2, r2, #32
 2471 0136 DA60     		str	r2, [r3, #12]
2708:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2709:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // If DMA mode - disable DMA channel
2710:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->dma_rx != NULL) && (usart->info->status.rx_busy != 0)) {
 2472              		.loc 2 2710 17
 2473 0138 7B68     		ldr	r3, [r7, #4]
 2474 013a 9B6A     		ldr	r3, [r3, #40]
 2475              		.loc 2 2710 10
 2476 013c 002B     		cmp	r3, #0
 2477 013e 12D0     		beq	.L129
 2478              		.loc 2 2710 44 discriminator 1
 2479 0140 7B68     		ldr	r3, [r7, #4]
 2480 0142 DB6A     		ldr	r3, [r3, #44]
 2481              		.loc 2 2710 58 discriminator 1
 2482 0144 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 2483              		.loc 2 2710 35 discriminator 1
 2484 0146 002B     		cmp	r3, #0
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 123


 2485 0148 0DD0     		beq	.L129
2711:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // DMA disable Receiver
2712:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR3 &= ~USART_CR3_DMAR;
 2486              		.loc 2 2712 14
 2487 014a 7B68     		ldr	r3, [r7, #4]
 2488 014c 5B68     		ldr	r3, [r3, #4]
 2489              		.loc 2 2712 25
 2490 014e 5A69     		ldr	r2, [r3, #20]
 2491              		.loc 2 2712 14
 2492 0150 7B68     		ldr	r3, [r7, #4]
 2493 0152 5B68     		ldr	r3, [r3, #4]
 2494              		.loc 2 2712 25
 2495 0154 22F04002 		bic	r2, r2, #64
 2496 0158 5A61     		str	r2, [r3, #20]
2713:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2714:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Abort RX DMA transfer
2715:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_DMA_Abort (usart->dma_rx->hdma);
 2497              		.loc 2 2715 29
 2498 015a 7B68     		ldr	r3, [r7, #4]
 2499 015c 9B6A     		ldr	r3, [r3, #40]
 2500              		.loc 2 2715 9
 2501 015e 1B68     		ldr	r3, [r3]
 2502 0160 1846     		mov	r0, r3
 2503 0162 FFF7FEFF 		bl	HAL_DMA_Abort
 2504              	.L129:
2716:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2717:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2718:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Clear RX busy status
2719:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_busy = 0U;
 2505              		.loc 2 2719 12
 2506 0166 7B68     		ldr	r3, [r7, #4]
 2507 0168 DB6A     		ldr	r3, [r3, #44]
 2508              		.loc 2 2719 35
 2509 016a 0022     		movs	r2, #0
 2510 016c 5A71     		strb	r2, [r3, #5]
2720:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2721:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 2511              		.loc 2 2721 14
 2512 016e 0023     		movs	r3, #0
 2513 0170 00F069BD 		b	.L240
 2514              	.L118:
2722:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2723:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Abort transfer
2724:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_ABORT_TRANSFER:
2725:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Disable TX, TC and RX interrupt
2726:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->reg->CR1 &= ~(USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE);
 2515              		.loc 2 2726 12
 2516 0174 7B68     		ldr	r3, [r7, #4]
 2517 0176 5B68     		ldr	r3, [r3, #4]
 2518              		.loc 2 2726 23
 2519 0178 DA68     		ldr	r2, [r3, #12]
 2520              		.loc 2 2726 12
 2521 017a 7B68     		ldr	r3, [r7, #4]
 2522 017c 5B68     		ldr	r3, [r3, #4]
 2523              		.loc 2 2726 23
 2524 017e 22F0E002 		bic	r2, r2, #224
 2525 0182 DA60     		str	r2, [r3, #12]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 124


2727:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2728:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // If DMA mode - disable DMA channel
2729:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->dma_tx != NULL) && (usart->xfer->send_active != 0U)) {
 2526              		.loc 2 2729 17
 2527 0184 7B68     		ldr	r3, [r7, #4]
 2528 0186 5B6A     		ldr	r3, [r3, #36]
 2529              		.loc 2 2729 10
 2530 0188 002B     		cmp	r3, #0
 2531 018a 13D0     		beq	.L130
 2532              		.loc 2 2729 44 discriminator 1
 2533 018c 7B68     		ldr	r3, [r7, #4]
 2534 018e 1B6B     		ldr	r3, [r3, #48]
 2535              		.loc 2 2729 50 discriminator 1
 2536 0190 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 2537              		.loc 2 2729 35 discriminator 1
 2538 0194 002B     		cmp	r3, #0
 2539 0196 0DD0     		beq	.L130
2730:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // DMA disable transmitter
2731:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR3 &= ~USART_CR3_DMAT;
 2540              		.loc 2 2731 14
 2541 0198 7B68     		ldr	r3, [r7, #4]
 2542 019a 5B68     		ldr	r3, [r3, #4]
 2543              		.loc 2 2731 25
 2544 019c 5A69     		ldr	r2, [r3, #20]
 2545              		.loc 2 2731 14
 2546 019e 7B68     		ldr	r3, [r7, #4]
 2547 01a0 5B68     		ldr	r3, [r3, #4]
 2548              		.loc 2 2731 25
 2549 01a2 22F08002 		bic	r2, r2, #128
 2550 01a6 5A61     		str	r2, [r3, #20]
2732:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2733:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Abort TX DMA transfer
2734:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_DMA_Abort (usart->dma_tx->hdma);
 2551              		.loc 2 2734 29
 2552 01a8 7B68     		ldr	r3, [r7, #4]
 2553 01aa 5B6A     		ldr	r3, [r3, #36]
 2554              		.loc 2 2734 9
 2555 01ac 1B68     		ldr	r3, [r3]
 2556 01ae 1846     		mov	r0, r3
 2557 01b0 FFF7FEFF 		bl	HAL_DMA_Abort
 2558              	.L130:
2735:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2736:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2737:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // If DMA mode - disable DMA channel
2738:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->dma_rx != NULL) && (usart->info->status.rx_busy != 0U)) {
 2559              		.loc 2 2738 17
 2560 01b4 7B68     		ldr	r3, [r7, #4]
 2561 01b6 9B6A     		ldr	r3, [r3, #40]
 2562              		.loc 2 2738 10
 2563 01b8 002B     		cmp	r3, #0
 2564 01ba 12D0     		beq	.L131
 2565              		.loc 2 2738 44 discriminator 1
 2566 01bc 7B68     		ldr	r3, [r7, #4]
 2567 01be DB6A     		ldr	r3, [r3, #44]
 2568              		.loc 2 2738 58 discriminator 1
 2569 01c0 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 2570              		.loc 2 2738 35 discriminator 1
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 125


 2571 01c2 002B     		cmp	r3, #0
 2572 01c4 0DD0     		beq	.L131
2739:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // DMA disable Receiver
2740:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR3 &= ~USART_CR3_DMAR;
 2573              		.loc 2 2740 14
 2574 01c6 7B68     		ldr	r3, [r7, #4]
 2575 01c8 5B68     		ldr	r3, [r3, #4]
 2576              		.loc 2 2740 25
 2577 01ca 5A69     		ldr	r2, [r3, #20]
 2578              		.loc 2 2740 14
 2579 01cc 7B68     		ldr	r3, [r7, #4]
 2580 01ce 5B68     		ldr	r3, [r3, #4]
 2581              		.loc 2 2740 25
 2582 01d0 22F04002 		bic	r2, r2, #64
 2583 01d4 5A61     		str	r2, [r3, #20]
2741:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2742:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Abort RX DMA transfer
2743:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_DMA_Abort (usart->dma_rx->hdma);
 2584              		.loc 2 2743 29
 2585 01d6 7B68     		ldr	r3, [r7, #4]
 2586 01d8 9B6A     		ldr	r3, [r3, #40]
 2587              		.loc 2 2743 9
 2588 01da 1B68     		ldr	r3, [r3]
 2589 01dc 1846     		mov	r0, r3
 2590 01de FFF7FEFF 		bl	HAL_DMA_Abort
 2591              	.L131:
2744:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2745:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2746:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Clear busy statuses
2747:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_busy = 0U;
 2592              		.loc 2 2747 12
 2593 01e2 7B68     		ldr	r3, [r7, #4]
 2594 01e4 DB6A     		ldr	r3, [r3, #44]
 2595              		.loc 2 2747 35
 2596 01e6 0022     		movs	r2, #0
 2597 01e8 5A71     		strb	r2, [r3, #5]
2748:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->send_active    = 0U;
 2598              		.loc 2 2748 12
 2599 01ea 7B68     		ldr	r3, [r7, #4]
 2600 01ec 1B6B     		ldr	r3, [r3, #48]
 2601              		.loc 2 2748 35
 2602 01ee 0022     		movs	r2, #0
 2603 01f0 83F82120 		strb	r2, [r3, #33]
2749:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 2604              		.loc 2 2749 14
 2605 01f4 0023     		movs	r3, #0
 2606 01f6 00F026BD 		b	.L240
 2607              	.L124:
2750:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2751:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Control TX
2752:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_CONTROL_TX:
2753:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Check if TX pin available
2754:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->io.tx == NULL) { return ARM_DRIVER_ERROR; }
 2608              		.loc 2 2754 20
 2609 01fa 7B68     		ldr	r3, [r7, #4]
 2610 01fc DB68     		ldr	r3, [r3, #12]
 2611              		.loc 2 2754 10
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 126


 2612 01fe 002B     		cmp	r3, #0
 2613 0200 03D1     		bne	.L132
 2614              		.loc 2 2754 42 discriminator 1
 2615 0202 4FF0FF33 		mov	r3, #-1
 2616 0206 00F01EBD 		b	.L240
 2617              	.L132:
2755:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (arg) {
 2618              		.loc 2 2755 10
 2619 020a BB68     		ldr	r3, [r7, #8]
 2620 020c 002B     		cmp	r3, #0
 2621 020e 31D0     		beq	.L133
2756:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->info->mode != ARM_USART_MODE_SMART_CARD) {
 2622              		.loc 2 2756 18
 2623 0210 7B68     		ldr	r3, [r7, #4]
 2624 0212 DB6A     		ldr	r3, [r3, #44]
 2625              		.loc 2 2756 24
 2626 0214 DB68     		ldr	r3, [r3, #12]
 2627              		.loc 2 2756 12
 2628 0216 062B     		cmp	r3, #6
 2629 0218 1AD0     		beq	.L134
2757:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // USART TX pin function selected
2758:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pin       = usart->io.tx->pin;
 2630              		.loc 2 2758 48
 2631 021a 7B68     		ldr	r3, [r7, #4]
 2632 021c DB68     		ldr	r3, [r3, #12]
 2633              		.loc 2 2758 51
 2634 021e 9B88     		ldrh	r3, [r3, #4]
 2635              		.loc 2 2758 37
 2636 0220 7B61     		str	r3, [r7, #20]
2759:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 2637              		.loc 2 2759 37
 2638 0222 0223     		movs	r3, #2
 2639 0224 BB61     		str	r3, [r7, #24]
2760:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pull      = usart->io.tx->pupd;
 2640              		.loc 2 2760 48
 2641 0226 7B68     		ldr	r3, [r7, #4]
 2642 0228 DB68     		ldr	r3, [r3, #12]
 2643              		.loc 2 2760 51
 2644 022a 1B89     		ldrh	r3, [r3, #8]
 2645              		.loc 2 2760 37
 2646 022c FB61     		str	r3, [r7, #28]
2761:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Speed     = usart->io.tx->speed;
 2647              		.loc 2 2761 48
 2648 022e 7B68     		ldr	r3, [r7, #4]
 2649 0230 DB68     		ldr	r3, [r3, #12]
 2650              		.loc 2 2761 51
 2651 0232 5B89     		ldrh	r3, [r3, #10]
 2652              		.loc 2 2761 37
 2653 0234 3B62     		str	r3, [r7, #32]
2762:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Alternate = usart->io.tx->af;
 2654              		.loc 2 2762 48
 2655 0236 7B68     		ldr	r3, [r7, #4]
 2656 0238 DB68     		ldr	r3, [r3, #12]
 2657              		.loc 2 2762 51
 2658 023a DB88     		ldrh	r3, [r3, #6]
 2659              		.loc 2 2762 37
 2660 023c 7B62     		str	r3, [r7, #36]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 127


2763:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_Init(usart->io.tx->port, &GPIO_InitStruct);
 2661              		.loc 2 2763 34
 2662 023e 7B68     		ldr	r3, [r7, #4]
 2663 0240 DB68     		ldr	r3, [r3, #12]
 2664              		.loc 2 2763 11
 2665 0242 1B68     		ldr	r3, [r3]
 2666 0244 07F11402 		add	r2, r7, #20
 2667 0248 1146     		mov	r1, r2
 2668 024a 1846     		mov	r0, r3
 2669 024c FFF7FEFF 		bl	HAL_GPIO_Init
 2670              	.L134:
2764:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2765:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->info->flags |= USART_FLAG_TX_ENABLED;
 2671              		.loc 2 2765 14
 2672 0250 7B68     		ldr	r3, [r7, #4]
 2673 0252 DB6A     		ldr	r3, [r3, #44]
 2674              		.loc 2 2765 28
 2675 0254 DA7A     		ldrb	r2, [r3, #11]	@ zero_extendqisi2
 2676              		.loc 2 2765 14
 2677 0256 7B68     		ldr	r3, [r7, #4]
 2678 0258 DB6A     		ldr	r3, [r3, #44]
 2679              		.loc 2 2765 28
 2680 025a 42F00802 		orr	r2, r2, #8
 2681 025e D2B2     		uxtb	r2, r2
 2682 0260 DA72     		strb	r2, [r3, #11]
2766:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2767:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Transmitter enable
2768:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 |= USART_CR1_TE;
 2683              		.loc 2 2768 14
 2684 0262 7B68     		ldr	r3, [r7, #4]
 2685 0264 5B68     		ldr	r3, [r3, #4]
 2686              		.loc 2 2768 25
 2687 0266 DA68     		ldr	r2, [r3, #12]
 2688              		.loc 2 2768 14
 2689 0268 7B68     		ldr	r3, [r7, #4]
 2690 026a 5B68     		ldr	r3, [r3, #4]
 2691              		.loc 2 2768 25
 2692 026c 42F00802 		orr	r2, r2, #8
 2693 0270 DA60     		str	r2, [r3, #12]
 2694 0272 1FE0     		b	.L135
 2695              	.L133:
2769:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else {
2770:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Transmitter disable
2771:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 &= ~USART_CR1_TE;
 2696              		.loc 2 2771 14
 2697 0274 7B68     		ldr	r3, [r7, #4]
 2698 0276 5B68     		ldr	r3, [r3, #4]
 2699              		.loc 2 2771 25
 2700 0278 DA68     		ldr	r2, [r3, #12]
 2701              		.loc 2 2771 14
 2702 027a 7B68     		ldr	r3, [r7, #4]
 2703 027c 5B68     		ldr	r3, [r3, #4]
 2704              		.loc 2 2771 25
 2705 027e 22F00802 		bic	r2, r2, #8
 2706 0282 DA60     		str	r2, [r3, #12]
2772:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2773:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->info->flags &= ~USART_FLAG_TX_ENABLED;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 128


 2707              		.loc 2 2773 14
 2708 0284 7B68     		ldr	r3, [r7, #4]
 2709 0286 DB6A     		ldr	r3, [r3, #44]
 2710              		.loc 2 2773 28
 2711 0288 DA7A     		ldrb	r2, [r3, #11]	@ zero_extendqisi2
 2712              		.loc 2 2773 14
 2713 028a 7B68     		ldr	r3, [r7, #4]
 2714 028c DB6A     		ldr	r3, [r3, #44]
 2715              		.loc 2 2773 28
 2716 028e 22F00802 		bic	r2, r2, #8
 2717 0292 D2B2     		uxtb	r2, r2
 2718 0294 DA72     		strb	r2, [r3, #11]
2774:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2775:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->info->mode != ARM_USART_MODE_SMART_CARD) {
 2719              		.loc 2 2775 18
 2720 0296 7B68     		ldr	r3, [r7, #4]
 2721 0298 DB6A     		ldr	r3, [r3, #44]
 2722              		.loc 2 2775 24
 2723 029a DB68     		ldr	r3, [r3, #12]
 2724              		.loc 2 2775 12
 2725 029c 062B     		cmp	r3, #6
 2726 029e 09D0     		beq	.L135
2776:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // GPIO pin function selected
2777:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_DeInit (usart->io.tx->port, usart->io.tx->pin);
 2727              		.loc 2 2777 37
 2728 02a0 7B68     		ldr	r3, [r7, #4]
 2729 02a2 DB68     		ldr	r3, [r3, #12]
 2730              		.loc 2 2777 11
 2731 02a4 1A68     		ldr	r2, [r3]
 2732              		.loc 2 2777 57
 2733 02a6 7B68     		ldr	r3, [r7, #4]
 2734 02a8 DB68     		ldr	r3, [r3, #12]
 2735              		.loc 2 2777 60
 2736 02aa 9B88     		ldrh	r3, [r3, #4]
 2737              		.loc 2 2777 11
 2738 02ac 1946     		mov	r1, r3
 2739 02ae 1046     		mov	r0, r2
 2740 02b0 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2741              	.L135:
2778:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2779:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2780:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 2742              		.loc 2 2780 14
 2743 02b4 0023     		movs	r3, #0
 2744 02b6 00F0C6BC 		b	.L240
 2745              	.L123:
2781:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2782:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Control RX
2783:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_CONTROL_RX:
2784:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Check if RX line available
2785:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->io.rx == NULL) { return ARM_DRIVER_ERROR; }
 2746              		.loc 2 2785 20
 2747 02ba 7B68     		ldr	r3, [r7, #4]
 2748 02bc 1B69     		ldr	r3, [r3, #16]
 2749              		.loc 2 2785 10
 2750 02be 002B     		cmp	r3, #0
 2751 02c0 03D1     		bne	.L136
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 129


 2752              		.loc 2 2785 42 discriminator 1
 2753 02c2 4FF0FF33 		mov	r3, #-1
 2754 02c6 00F0BEBC 		b	.L240
 2755              	.L136:
2786:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (arg) {
 2756              		.loc 2 2786 10
 2757 02ca BB68     		ldr	r3, [r7, #8]
 2758 02cc 002B     		cmp	r3, #0
 2759 02ce 64D0     		beq	.L137
2787:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if ((usart->info->mode != ARM_USART_MODE_SMART_CARD)   &&
 2760              		.loc 2 2787 19
 2761 02d0 7B68     		ldr	r3, [r7, #4]
 2762 02d2 DB6A     		ldr	r3, [r3, #44]
 2763              		.loc 2 2787 25
 2764 02d4 DB68     		ldr	r3, [r3, #12]
 2765              		.loc 2 2787 12
 2766 02d6 062B     		cmp	r3, #6
 2767 02d8 1FD0     		beq	.L138
2788:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             (usart->info->mode != ARM_USART_MODE_SINGLE_WIRE )) {
 2768              		.loc 2 2788 19 discriminator 1
 2769 02da 7B68     		ldr	r3, [r7, #4]
 2770 02dc DB6A     		ldr	r3, [r3, #44]
 2771              		.loc 2 2788 25 discriminator 1
 2772 02de DB68     		ldr	r3, [r3, #12]
2787:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if ((usart->info->mode != ARM_USART_MODE_SMART_CARD)   &&
 2773              		.loc 2 2787 64 discriminator 1
 2774 02e0 042B     		cmp	r3, #4
 2775 02e2 1AD0     		beq	.L138
2789:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // USART RX pin function selected
2790:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pin       = usart->io.rx->pin;
 2776              		.loc 2 2790 48
 2777 02e4 7B68     		ldr	r3, [r7, #4]
 2778 02e6 1B69     		ldr	r3, [r3, #16]
 2779              		.loc 2 2790 51
 2780 02e8 9B88     		ldrh	r3, [r3, #4]
 2781              		.loc 2 2790 37
 2782 02ea 7B61     		str	r3, [r7, #20]
2791:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 2783              		.loc 2 2791 37
 2784 02ec 0223     		movs	r3, #2
 2785 02ee BB61     		str	r3, [r7, #24]
2792:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pull      = usart->io.rx->pupd;
 2786              		.loc 2 2792 48
 2787 02f0 7B68     		ldr	r3, [r7, #4]
 2788 02f2 1B69     		ldr	r3, [r3, #16]
 2789              		.loc 2 2792 51
 2790 02f4 1B89     		ldrh	r3, [r3, #8]
 2791              		.loc 2 2792 37
 2792 02f6 FB61     		str	r3, [r7, #28]
2793:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Speed     = usart->io.rx->speed;
 2793              		.loc 2 2793 48
 2794 02f8 7B68     		ldr	r3, [r7, #4]
 2795 02fa 1B69     		ldr	r3, [r3, #16]
 2796              		.loc 2 2793 51
 2797 02fc 5B89     		ldrh	r3, [r3, #10]
 2798              		.loc 2 2793 37
 2799 02fe 3B62     		str	r3, [r7, #32]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 130


2794:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Alternate = usart->io.rx->af;
 2800              		.loc 2 2794 48
 2801 0300 7B68     		ldr	r3, [r7, #4]
 2802 0302 1B69     		ldr	r3, [r3, #16]
 2803              		.loc 2 2794 51
 2804 0304 DB88     		ldrh	r3, [r3, #6]
 2805              		.loc 2 2794 37
 2806 0306 7B62     		str	r3, [r7, #36]
2795:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_Init(usart->io.rx->port, &GPIO_InitStruct);
 2807              		.loc 2 2795 34
 2808 0308 7B68     		ldr	r3, [r7, #4]
 2809 030a 1B69     		ldr	r3, [r3, #16]
 2810              		.loc 2 2795 11
 2811 030c 1B68     		ldr	r3, [r3]
 2812 030e 07F11402 		add	r2, r7, #20
 2813 0312 1146     		mov	r1, r2
 2814 0314 1846     		mov	r0, r3
 2815 0316 FFF7FEFF 		bl	HAL_GPIO_Init
 2816              	.L138:
2796:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2797:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->info->flags |= USART_FLAG_RX_ENABLED;
 2817              		.loc 2 2797 14
 2818 031a 7B68     		ldr	r3, [r7, #4]
 2819 031c DB6A     		ldr	r3, [r3, #44]
 2820              		.loc 2 2797 28
 2821 031e DA7A     		ldrb	r2, [r3, #11]	@ zero_extendqisi2
 2822              		.loc 2 2797 14
 2823 0320 7B68     		ldr	r3, [r7, #4]
 2824 0322 DB6A     		ldr	r3, [r3, #44]
 2825              		.loc 2 2797 28
 2826 0324 42F01002 		orr	r2, r2, #16
 2827 0328 D2B2     		uxtb	r2, r2
 2828 032a DA72     		strb	r2, [r3, #11]
2798:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2799:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Enable Error interrupt,
2800:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR3 |= USART_CR3_EIE;
 2829              		.loc 2 2800 14
 2830 032c 7B68     		ldr	r3, [r7, #4]
 2831 032e 5B68     		ldr	r3, [r3, #4]
 2832              		.loc 2 2800 25
 2833 0330 5A69     		ldr	r2, [r3, #20]
 2834              		.loc 2 2800 14
 2835 0332 7B68     		ldr	r3, [r7, #4]
 2836 0334 5B68     		ldr	r3, [r3, #4]
 2837              		.loc 2 2800 25
 2838 0336 42F00102 		orr	r2, r2, #1
 2839 033a 5A61     		str	r2, [r3, #20]
2801:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2802:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Break detection interrupt enable
2803:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR2 |= USART_CR2_LBDIE;
 2840              		.loc 2 2803 14
 2841 033c 7B68     		ldr	r3, [r7, #4]
 2842 033e 5B68     		ldr	r3, [r3, #4]
 2843              		.loc 2 2803 25
 2844 0340 1A69     		ldr	r2, [r3, #16]
 2845              		.loc 2 2803 14
 2846 0342 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 131


 2847 0344 5B68     		ldr	r3, [r3, #4]
 2848              		.loc 2 2803 25
 2849 0346 42F04002 		orr	r2, r2, #64
 2850 034a 1A61     		str	r2, [r3, #16]
2804:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2805:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Enable Idle line interrupt
2806:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 |= USART_CR1_IDLEIE;
 2851              		.loc 2 2806 14
 2852 034c 7B68     		ldr	r3, [r7, #4]
 2853 034e 5B68     		ldr	r3, [r3, #4]
 2854              		.loc 2 2806 25
 2855 0350 DA68     		ldr	r2, [r3, #12]
 2856              		.loc 2 2806 14
 2857 0352 7B68     		ldr	r3, [r7, #4]
 2858 0354 5B68     		ldr	r3, [r3, #4]
 2859              		.loc 2 2806 25
 2860 0356 42F01002 		orr	r2, r2, #16
 2861 035a DA60     		str	r2, [r3, #12]
2807:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2808:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (((usart->info->status.rx_busy != 0U) && (usart->dma_rx != NULL)) == false) {
 2862              		.loc 2 2808 20
 2863 035c 7B68     		ldr	r3, [r7, #4]
 2864 035e DB6A     		ldr	r3, [r3, #44]
 2865              		.loc 2 2808 34
 2866 0360 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 2867              		.loc 2 2808 50
 2868 0362 002B     		cmp	r3, #0
 2869 0364 05D0     		beq	.L139
 2870              		.loc 2 2808 59 discriminator 1
 2871 0366 7B68     		ldr	r3, [r7, #4]
 2872 0368 9B6A     		ldr	r3, [r3, #40]
 2873              		.loc 2 2808 50 discriminator 1
 2874 036a 002B     		cmp	r3, #0
 2875 036c 01D0     		beq	.L139
 2876              		.loc 2 2808 50 is_stmt 0 discriminator 3
 2877 036e 0123     		movs	r3, #1
 2878 0370 00E0     		b	.L140
 2879              	.L139:
 2880              		.loc 2 2808 50 discriminator 4
 2881 0372 0023     		movs	r3, #0
 2882              	.L140:
 2883              		.loc 2 2808 12 is_stmt 1 discriminator 6
 2884 0374 002B     		cmp	r3, #0
 2885 0376 07D1     		bne	.L141
2809:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           usart->reg->CR1 |= USART_CR1_RXNEIE;
 2886              		.loc 2 2809 16
 2887 0378 7B68     		ldr	r3, [r7, #4]
 2888 037a 5B68     		ldr	r3, [r3, #4]
 2889              		.loc 2 2809 27
 2890 037c DA68     		ldr	r2, [r3, #12]
 2891              		.loc 2 2809 16
 2892 037e 7B68     		ldr	r3, [r7, #4]
 2893 0380 5B68     		ldr	r3, [r3, #4]
 2894              		.loc 2 2809 27
 2895 0382 42F02002 		orr	r2, r2, #32
 2896 0386 DA60     		str	r2, [r3, #12]
 2897              	.L141:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 132


2810:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2811:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2812:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Receiver enable
2813:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 |= USART_CR1_RE;
 2898              		.loc 2 2813 14
 2899 0388 7B68     		ldr	r3, [r7, #4]
 2900 038a 5B68     		ldr	r3, [r3, #4]
 2901              		.loc 2 2813 25
 2902 038c DA68     		ldr	r2, [r3, #12]
 2903              		.loc 2 2813 14
 2904 038e 7B68     		ldr	r3, [r7, #4]
 2905 0390 5B68     		ldr	r3, [r3, #4]
 2906              		.loc 2 2813 25
 2907 0392 42F00402 		orr	r2, r2, #4
 2908 0396 DA60     		str	r2, [r3, #12]
 2909 0398 24E0     		b	.L142
 2910              	.L137:
2814:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2815:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else {
2816:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Receiver disable
2817:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 &= ~USART_CR1_RE;
 2911              		.loc 2 2817 14
 2912 039a 7B68     		ldr	r3, [r7, #4]
 2913 039c 5B68     		ldr	r3, [r3, #4]
 2914              		.loc 2 2817 25
 2915 039e DA68     		ldr	r2, [r3, #12]
 2916              		.loc 2 2817 14
 2917 03a0 7B68     		ldr	r3, [r7, #4]
 2918 03a2 5B68     		ldr	r3, [r3, #4]
 2919              		.loc 2 2817 25
 2920 03a4 22F00402 		bic	r2, r2, #4
 2921 03a8 DA60     		str	r2, [r3, #12]
2818:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2819:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->info->flags &= ~USART_FLAG_RX_ENABLED;
 2922              		.loc 2 2819 14
 2923 03aa 7B68     		ldr	r3, [r7, #4]
 2924 03ac DB6A     		ldr	r3, [r3, #44]
 2925              		.loc 2 2819 28
 2926 03ae DA7A     		ldrb	r2, [r3, #11]	@ zero_extendqisi2
 2927              		.loc 2 2819 14
 2928 03b0 7B68     		ldr	r3, [r7, #4]
 2929 03b2 DB6A     		ldr	r3, [r3, #44]
 2930              		.loc 2 2819 28
 2931 03b4 22F01002 		bic	r2, r2, #16
 2932 03b8 D2B2     		uxtb	r2, r2
 2933 03ba DA72     		strb	r2, [r3, #11]
2820:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2821:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if ((usart->info->mode != ARM_USART_MODE_SMART_CARD)   &&
 2934              		.loc 2 2821 19
 2935 03bc 7B68     		ldr	r3, [r7, #4]
 2936 03be DB6A     		ldr	r3, [r3, #44]
 2937              		.loc 2 2821 25
 2938 03c0 DB68     		ldr	r3, [r3, #12]
 2939              		.loc 2 2821 12
 2940 03c2 062B     		cmp	r3, #6
 2941 03c4 0ED0     		beq	.L142
2822:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             (usart->info->mode != ARM_USART_MODE_SINGLE_WIRE )) {
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 133


 2942              		.loc 2 2822 19 discriminator 1
 2943 03c6 7B68     		ldr	r3, [r7, #4]
 2944 03c8 DB6A     		ldr	r3, [r3, #44]
 2945              		.loc 2 2822 25 discriminator 1
 2946 03ca DB68     		ldr	r3, [r3, #12]
2821:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             (usart->info->mode != ARM_USART_MODE_SINGLE_WIRE )) {
 2947              		.loc 2 2821 64 discriminator 1
 2948 03cc 042B     		cmp	r3, #4
 2949 03ce 09D0     		beq	.L142
2823:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // GPIO pin function selected
2824:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_DeInit (usart->io.rx->port, usart->io.rx->pin);
 2950              		.loc 2 2824 37
 2951 03d0 7B68     		ldr	r3, [r7, #4]
 2952 03d2 1B69     		ldr	r3, [r3, #16]
 2953              		.loc 2 2824 11
 2954 03d4 1A68     		ldr	r2, [r3]
 2955              		.loc 2 2824 57
 2956 03d6 7B68     		ldr	r3, [r7, #4]
 2957 03d8 1B69     		ldr	r3, [r3, #16]
 2958              		.loc 2 2824 60
 2959 03da 9B88     		ldrh	r3, [r3, #4]
 2960              		.loc 2 2824 11
 2961 03dc 1946     		mov	r1, r3
 2962 03de 1046     		mov	r0, r2
 2963 03e0 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2964              	.L142:
2825:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2826:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2827:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 2965              		.loc 2 2827 14
 2966 03e4 0023     		movs	r3, #0
 2967 03e6 00F02EBC 		b	.L240
 2968              	.L117:
2828:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     default: break;
2829:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2830:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2831:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Check if busy
2832:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->info->status.rx_busy != 0U) || (usart->xfer->send_active != 0U)) {
 2969              		.loc 2 2832 13
 2970 03ea 7B68     		ldr	r3, [r7, #4]
 2971 03ec DB6A     		ldr	r3, [r3, #44]
 2972              		.loc 2 2832 27
 2973 03ee 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 2974              		.loc 2 2832 6
 2975 03f0 002B     		cmp	r3, #0
 2976 03f2 05D1     		bne	.L143
 2977              		.loc 2 2832 52 discriminator 1
 2978 03f4 7B68     		ldr	r3, [r7, #4]
 2979 03f6 1B6B     		ldr	r3, [r3, #48]
 2980              		.loc 2 2832 58 discriminator 1
 2981 03f8 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 2982              		.loc 2 2832 43 discriminator 1
 2983 03fc 002B     		cmp	r3, #0
 2984 03fe 03D0     		beq	.L144
 2985              	.L143:
2833:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_BUSY;
 2986              		.loc 2 2833 12
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 134


 2987 0400 6FF00103 		mvn	r3, #1
 2988 0404 00F01FBC 		b	.L240
 2989              	.L144:
2834:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2835:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2836:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (((usart->reg->CR1 & USART_CR1_TE) != 0U) && ((usart->reg->SR & USART_SR_TC) == 0U)) {
 2990              		.loc 2 2836 14
 2991 0408 7B68     		ldr	r3, [r7, #4]
 2992 040a 5B68     		ldr	r3, [r3, #4]
 2993              		.loc 2 2836 19
 2994 040c DB68     		ldr	r3, [r3, #12]
 2995              		.loc 2 2836 25
 2996 040e 03F00803 		and	r3, r3, #8
 2997              		.loc 2 2836 6
 2998 0412 002B     		cmp	r3, #0
 2999 0414 0AD0     		beq	.L145
 3000              		.loc 2 2836 58 discriminator 1
 3001 0416 7B68     		ldr	r3, [r7, #4]
 3002 0418 5B68     		ldr	r3, [r3, #4]
 3003              		.loc 2 2836 63 discriminator 1
 3004 041a 1B68     		ldr	r3, [r3]
 3005              		.loc 2 2836 68 discriminator 1
 3006 041c 03F04003 		and	r3, r3, #64
 3007              		.loc 2 2836 48 discriminator 1
 3008 0420 002B     		cmp	r3, #0
 3009 0422 03D1     		bne	.L145
2837:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_BUSY;
 3010              		.loc 2 2837 12
 3011 0424 6FF00103 		mvn	r3, #1
 3012 0428 00F00DBC 		b	.L240
 3013              	.L145:
2838:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2839:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2840:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (control & ARM_USART_CONTROL_Msk) {
 3014              		.loc 2 2840 19
 3015 042c FB68     		ldr	r3, [r7, #12]
 3016 042e DBB2     		uxtb	r3, r3
 3017 0430 013B     		subs	r3, r3, #1
 3018 0432 132B     		cmp	r3, #19
 3019 0434 00F22781 		bhi	.L146
 3020 0438 01A2     		adr	r2, .L148
 3021 043a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3022 043e 00BF     		.p2align 2
 3023              	.L148:
 3024 0440 91040000 		.word	.L158+1
 3025 0444 97040000 		.word	.L157+1
 3026 0448 C1040000 		.word	.L156+1
 3027 044c C7040000 		.word	.L155+1
 3028 0450 D5040000 		.word	.L154+1
 3029 0454 E3040000 		.word	.L153+1
 3030 0458 87060000 		.word	.L146+1
 3031 045c 87060000 		.word	.L146+1
 3032 0460 87060000 		.word	.L146+1
 3033 0464 87060000 		.word	.L146+1
 3034 0468 87060000 		.word	.L146+1
 3035 046c 87060000 		.word	.L146+1
 3036 0470 87060000 		.word	.L146+1
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 135


 3037 0474 87060000 		.word	.L146+1
 3038 0478 87060000 		.word	.L146+1
 3039 047c 05050000 		.word	.L152+1
 3040 0480 13050000 		.word	.L151+1
 3041 0484 97050000 		.word	.L150+1
 3042 0488 CB050000 		.word	.L149+1
 3043 048c 5B060000 		.word	.L147+1
 3044              		.p2align 1
 3045              	.L158:
2841:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_MODE_ASYNCHRONOUS:
2842:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
2843:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->vmode != VM_ASYNC) { return ARM_USART_ERROR_MODE; }
2844:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2845:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       mode = ARM_USART_MODE_ASYNCHRONOUS;
 3046              		.loc 2 2845 12
 3047 0490 0123     		movs	r3, #1
 3048 0492 7B64     		str	r3, [r7, #68]
2846:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3049              		.loc 2 2846 7
 3050 0494 FAE0     		b	.L159
 3051              	.L157:
2847:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_MODE_SYNCHRONOUS_MASTER:
2848:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
2849:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->vmode != VM_SYNC) { return ARM_USART_ERROR_MODE; }
2850:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2851:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->capabilities.synchronous_master) {
 3052              		.loc 2 2851 11
 3053 0496 7B68     		ldr	r3, [r7, #4]
 3054 0498 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3055 049a 03F00203 		and	r3, r3, #2
 3056 049e DBB2     		uxtb	r3, r3
 3057              		.loc 2 2851 10
 3058 04a0 002B     		cmp	r3, #0
 3059 04a2 0AD0     		beq	.L160
2852:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Enable Clock pin
2853:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr2 |= USART_CR2_CLKEN;
 3060              		.loc 2 2853 13
 3061 04a4 7B6B     		ldr	r3, [r7, #52]
 3062 04a6 43F40063 		orr	r3, r3, #2048
 3063 04aa 7B63     		str	r3, [r7, #52]
2854:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2855:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Enable last bit clock pulse
2856:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr2 |= USART_CR2_LBCL;
 3064              		.loc 2 2856 13
 3065 04ac 7B6B     		ldr	r3, [r7, #52]
 3066 04ae 43F48073 		orr	r3, r3, #256
 3067 04b2 7B63     		str	r3, [r7, #52]
2857:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_USART_ERROR_MODE; }
2858:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       mode = ARM_USART_MODE_SYNCHRONOUS_MASTER;
 3068              		.loc 2 2858 12
 3069 04b4 0223     		movs	r3, #2
 3070 04b6 7B64     		str	r3, [r7, #68]
2859:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3071              		.loc 2 2859 7
 3072 04b8 E8E0     		b	.L159
 3073              	.L160:
2857:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_USART_ERROR_MODE; }
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 136


 3074              		.loc 2 2857 23
 3075 04ba 6FF00603 		mvn	r3, #6
 3076 04be C2E3     		b	.L240
 3077              	.L156:
2860:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_MODE_SYNCHRONOUS_SLAVE:
2861:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_USART_ERROR_MODE;
 3078              		.loc 2 2861 14
 3079 04c0 6FF00603 		mvn	r3, #6
 3080 04c4 BFE3     		b	.L240
 3081              	.L155:
2862:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_MODE_SINGLE_WIRE:
2863:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Enable Half duplex
2864:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       cr3 |= USART_CR3_HDSEL;
 3082              		.loc 2 2864 11
 3083 04c6 3B6B     		ldr	r3, [r7, #48]
 3084 04c8 43F00803 		orr	r3, r3, #8
 3085 04cc 3B63     		str	r3, [r7, #48]
2865:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       mode = ARM_USART_MODE_SINGLE_WIRE;
 3086              		.loc 2 2865 12
 3087 04ce 0423     		movs	r3, #4
 3088 04d0 7B64     		str	r3, [r7, #68]
2866:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3089              		.loc 2 2866 7
 3090 04d2 DBE0     		b	.L159
 3091              	.L154:
2867:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_MODE_IRDA:
2868:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
2869:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->vmode != VM_IRDA) { return ARM_USART_ERROR_MODE; }
2870:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2871:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Enable IrDA mode
2872:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       cr3 |= USART_CR3_IREN;
 3092              		.loc 2 2872 11
 3093 04d4 3B6B     		ldr	r3, [r7, #48]
 3094 04d6 43F00203 		orr	r3, r3, #2
 3095 04da 3B63     		str	r3, [r7, #48]
2873:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       mode = ARM_USART_MODE_IRDA;
 3096              		.loc 2 2873 12
 3097 04dc 0523     		movs	r3, #5
 3098 04de 7B64     		str	r3, [r7, #68]
2874:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3099              		.loc 2 2874 7
 3100 04e0 D4E0     		b	.L159
 3101              	.L153:
2875:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_MODE_SMART_CARD:
2876:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef RTE_DEVICE_FRAMEWORK_CUBE_MX
2877:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->vmode != VM_SMARTCARD) { return ARM_USART_ERROR_MODE; }
2878:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
2879:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->capabilities.smart_card) {
 3102              		.loc 2 2879 11
 3103 04e2 7B68     		ldr	r3, [r7, #4]
 3104 04e4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3105 04e6 03F02003 		and	r3, r3, #32
 3106 04ea DBB2     		uxtb	r3, r3
 3107              		.loc 2 2879 10
 3108 04ec 002B     		cmp	r3, #0
 3109 04ee 06D0     		beq	.L162
2880:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Enable Smart card mode
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 137


2881:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr3 |= USART_CR3_SCEN;
 3110              		.loc 2 2881 13
 3111 04f0 3B6B     		ldr	r3, [r7, #48]
 3112 04f2 43F02003 		orr	r3, r3, #32
 3113 04f6 3B63     		str	r3, [r7, #48]
2882:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_USART_ERROR_MODE; }
2883:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       mode = ARM_USART_MODE_SMART_CARD;
 3114              		.loc 2 2883 12
 3115 04f8 0623     		movs	r3, #6
 3116 04fa 7B64     		str	r3, [r7, #68]
2884:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3117              		.loc 2 2884 7
 3118 04fc C6E0     		b	.L159
 3119              	.L162:
2882:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_USART_ERROR_MODE; }
 3120              		.loc 2 2882 23
 3121 04fe 6FF00603 		mvn	r3, #6
 3122 0502 A0E3     		b	.L240
 3123              	.L152:
2885:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2886:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Default TX value
2887:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_SET_DEFAULT_TX_VALUE:
2888:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->def_val = (uint16_t)arg;
 3124              		.loc 2 2888 12
 3125 0504 7B68     		ldr	r3, [r7, #4]
 3126 0506 1B6B     		ldr	r3, [r3, #48]
 3127              		.loc 2 2888 30
 3128 0508 BA68     		ldr	r2, [r7, #8]
 3129 050a 92B2     		uxth	r2, r2
 3130              		.loc 2 2888 28
 3131 050c 5A83     		strh	r2, [r3, #26]	@ movhi
2889:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 3132              		.loc 2 2889 14
 3133 050e 0023     		movs	r3, #0
 3134 0510 99E3     		b	.L240
 3135              	.L151:
2890:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2891:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // IrDA pulse
2892:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_SET_IRDA_PULSE:
2893:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->info->mode == ARM_USART_MODE_IRDA) {
 3136              		.loc 2 2893 16
 3137 0512 7B68     		ldr	r3, [r7, #4]
 3138 0514 DB6A     		ldr	r3, [r3, #44]
 3139              		.loc 2 2893 22
 3140 0516 DB68     		ldr	r3, [r3, #12]
 3141              		.loc 2 2893 10
 3142 0518 052B     		cmp	r3, #5
 3143 051a 37D1     		bne	.L164
2894:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (arg != 0U) {
 3144              		.loc 2 2894 12
 3145 051c BB68     		ldr	r3, [r7, #8]
 3146 051e 002B     		cmp	r3, #0
 3147 0520 37D0     		beq	.L165
2895:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // IrDa low-power
2896:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           usart->reg->CR3 |= USART_CR3_IRLP;
 3148              		.loc 2 2896 16
 3149 0522 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 138


 3150 0524 5B68     		ldr	r3, [r3, #4]
 3151              		.loc 2 2896 27
 3152 0526 5A69     		ldr	r2, [r3, #20]
 3153              		.loc 2 2896 16
 3154 0528 7B68     		ldr	r3, [r7, #4]
 3155 052a 5B68     		ldr	r3, [r3, #4]
 3156              		.loc 2 2896 27
 3157 052c 42F00402 		orr	r2, r2, #4
 3158 0530 5A61     		str	r2, [r3, #20]
2897:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2898:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Get clock
2899:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           val = usart->periph_clock();
 3159              		.loc 2 2899 22
 3160 0532 7B68     		ldr	r3, [r7, #4]
 3161 0534 9B68     		ldr	r3, [r3, #8]
 3162              		.loc 2 2899 17
 3163 0536 9847     		blx	r3
 3164              	.LVL0:
 3165 0538 F862     		str	r0, [r7, #44]
2900:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2901:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Calculate period in ns
2902:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           val = 1000000000U / val;
 3166              		.loc 2 2902 15
 3167 053a A74A     		ldr	r2, .L254
 3168 053c FB6A     		ldr	r3, [r7, #44]
 3169 053e B2FBF3F3 		udiv	r3, r2, r3
 3170 0542 FB62     		str	r3, [r7, #44]
2903:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           for (i = 1U; i < 256U; i++) {
 3171              		.loc 2 2903 18
 3172 0544 0123     		movs	r3, #1
 3173 0546 FB63     		str	r3, [r7, #60]
 3174              		.loc 2 2903 11
 3175 0548 09E0     		b	.L166
 3176              	.L169:
2904:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             if ((val * i) > arg) { break; }
 3177              		.loc 2 2904 22
 3178 054a FB6A     		ldr	r3, [r7, #44]
 3179 054c FA6B     		ldr	r2, [r7, #60]
 3180 054e 02FB03F3 		mul	r3, r2, r3
 3181              		.loc 2 2904 16
 3182 0552 BA68     		ldr	r2, [r7, #8]
 3183 0554 9A42     		cmp	r2, r3
 3184 0556 06D3     		bcc	.L243
2903:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           for (i = 1U; i < 256U; i++) {
 3185              		.loc 2 2903 35 discriminator 2
 3186 0558 FB6B     		ldr	r3, [r7, #60]
 3187 055a 0133     		adds	r3, r3, #1
 3188 055c FB63     		str	r3, [r7, #60]
 3189              	.L166:
2903:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           for (i = 1U; i < 256U; i++) {
 3190              		.loc 2 2903 11 discriminator 1
 3191 055e FB6B     		ldr	r3, [r7, #60]
 3192 0560 FF2B     		cmp	r3, #255
 3193 0562 F2D9     		bls	.L169
 3194 0564 00E0     		b	.L168
 3195              	.L243:
 3196              		.loc 2 2904 13
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 139


 3197 0566 00BF     		nop
 3198              	.L168:
2905:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2906:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (i == 256U) { return ARM_DRIVER_ERROR; }
 3199              		.loc 2 2906 14
 3200 0568 FB6B     		ldr	r3, [r7, #60]
 3201 056a B3F5807F 		cmp	r3, #256
 3202 056e 02D1     		bne	.L170
 3203              		.loc 2 2906 35 discriminator 1
 3204 0570 4FF0FF33 		mov	r3, #-1
 3205 0574 67E3     		b	.L240
 3206              	.L170:
2907:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           usart->reg->GTPR = (usart->reg->GTPR & ~USART_GTPR_PSC) | i;
 3207              		.loc 2 2907 36
 3208 0576 7B68     		ldr	r3, [r7, #4]
 3209 0578 5B68     		ldr	r3, [r3, #4]
 3210              		.loc 2 2907 41
 3211 057a 9B69     		ldr	r3, [r3, #24]
 3212              		.loc 2 2907 48
 3213 057c 23F0FF01 		bic	r1, r3, #255
 3214              		.loc 2 2907 16
 3215 0580 7B68     		ldr	r3, [r7, #4]
 3216 0582 5B68     		ldr	r3, [r3, #4]
 3217              		.loc 2 2907 67
 3218 0584 FA6B     		ldr	r2, [r7, #60]
 3219 0586 0A43     		orrs	r2, r2, r1
 3220              		.loc 2 2907 28
 3221 0588 9A61     		str	r2, [r3, #24]
 3222 058a 02E0     		b	.L165
 3223              	.L164:
2908:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2909:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_DRIVER_ERROR; }
 3224              		.loc 2 2909 23
 3225 058c 4FF0FF33 		mov	r3, #-1
 3226 0590 59E3     		b	.L240
 3227              	.L165:
2910:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 3228              		.loc 2 2910 14
 3229 0592 0023     		movs	r3, #0
 3230 0594 57E3     		b	.L240
 3231              	.L150:
2911:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2912:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // SmartCard guard time
2913:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_SET_SMART_CARD_GUARD_TIME:
2914:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->info->mode == ARM_USART_MODE_SMART_CARD) {
 3232              		.loc 2 2914 16
 3233 0596 7B68     		ldr	r3, [r7, #4]
 3234 0598 DB6A     		ldr	r3, [r3, #44]
 3235              		.loc 2 2914 22
 3236 059a DB68     		ldr	r3, [r3, #12]
 3237              		.loc 2 2914 10
 3238 059c 062B     		cmp	r3, #6
 3239 059e 11D1     		bne	.L171
2915:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (arg > 255U) return ARM_DRIVER_ERROR;
 3240              		.loc 2 2915 12
 3241 05a0 BB68     		ldr	r3, [r7, #8]
 3242 05a2 FF2B     		cmp	r3, #255
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 140


 3243 05a4 02D9     		bls	.L172
 3244              		.loc 2 2915 32 discriminator 1
 3245 05a6 4FF0FF33 		mov	r3, #-1
 3246 05aa 4CE3     		b	.L240
 3247              	.L172:
2916:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2917:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->GTPR = (usart->reg->GTPR & ~USART_GTPR_GT) | arg;
 3248              		.loc 2 2917 34
 3249 05ac 7B68     		ldr	r3, [r7, #4]
 3250 05ae 5B68     		ldr	r3, [r3, #4]
 3251              		.loc 2 2917 39
 3252 05b0 9B69     		ldr	r3, [r3, #24]
 3253              		.loc 2 2917 46
 3254 05b2 23F47F41 		bic	r1, r3, #65280
 3255              		.loc 2 2917 14
 3256 05b6 7B68     		ldr	r3, [r7, #4]
 3257 05b8 5B68     		ldr	r3, [r3, #4]
 3258              		.loc 2 2917 64
 3259 05ba BA68     		ldr	r2, [r7, #8]
 3260 05bc 0A43     		orrs	r2, r2, r1
 3261              		.loc 2 2917 26
 3262 05be 9A61     		str	r2, [r3, #24]
2918:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_DRIVER_ERROR; }
2919:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 3263              		.loc 2 2919 14
 3264 05c0 0023     		movs	r3, #0
 3265 05c2 40E3     		b	.L240
 3266              	.L171:
2918:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_DRIVER_ERROR; }
 3267              		.loc 2 2918 23
 3268 05c4 4FF0FF33 		mov	r3, #-1
 3269 05c8 3DE3     		b	.L240
 3270              	.L149:
2920:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2921:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // SmartCard clock
2922:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_SET_SMART_CARD_CLOCK:
2923:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->info->mode == ARM_USART_MODE_SMART_CARD) {
 3271              		.loc 2 2923 16
 3272 05ca 7B68     		ldr	r3, [r7, #4]
 3273 05cc DB6A     		ldr	r3, [r3, #44]
 3274              		.loc 2 2923 22
 3275 05ce DB68     		ldr	r3, [r3, #12]
 3276              		.loc 2 2923 10
 3277 05d0 062B     		cmp	r3, #6
 3278 05d2 3FD1     		bne	.L174
2924:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Get clock
2925:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         val = usart->periph_clock();
 3279              		.loc 2 2925 20
 3280 05d4 7B68     		ldr	r3, [r7, #4]
 3281 05d6 9B68     		ldr	r3, [r3, #8]
 3282              		.loc 2 2925 15
 3283 05d8 9847     		blx	r3
 3284              	.LVL1:
 3285 05da F862     		str	r0, [r7, #44]
2926:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2927:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Calculate period in ns
2928:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         val = 1000000000U / val;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 141


 3286              		.loc 2 2928 13
 3287 05dc 7E4A     		ldr	r2, .L254
 3288 05de FB6A     		ldr	r3, [r7, #44]
 3289 05e0 B2FBF3F3 		udiv	r3, r2, r3
 3290 05e4 FB62     		str	r3, [r7, #44]
2929:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         for (i = 1U; i <64U; i++) {
 3291              		.loc 2 2929 16
 3292 05e6 0123     		movs	r3, #1
 3293 05e8 FB63     		str	r3, [r7, #60]
 3294              		.loc 2 2929 9
 3295 05ea 1CE0     		b	.L175
 3296              	.L178:
2930:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // if in +-2% tolerance
2931:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (((val * i * 2U * 100U) < (arg * 102U)) &&
 3297              		.loc 2 2931 21
 3298 05ec FB6A     		ldr	r3, [r7, #44]
 3299 05ee FA6B     		ldr	r2, [r7, #60]
 3300 05f0 02FB03F3 		mul	r3, r2, r3
 3301              		.loc 2 2931 30
 3302 05f4 C822     		movs	r2, #200
 3303 05f6 02FB03F2 		mul	r2, r2, r3
 3304              		.loc 2 2931 45
 3305 05fa BB68     		ldr	r3, [r7, #8]
 3306 05fc 6621     		movs	r1, #102
 3307 05fe 01FB03F3 		mul	r3, r1, r3
 3308              		.loc 2 2931 14
 3309 0602 9A42     		cmp	r2, r3
 3310 0604 0CD2     		bcs	.L176
2932:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               ((val * i * 2U * 100U) > (arg * 98U))    ) {
 3311              		.loc 2 2932 21 discriminator 1
 3312 0606 FB6A     		ldr	r3, [r7, #44]
 3313 0608 FA6B     		ldr	r2, [r7, #60]
 3314 060a 02FB03F3 		mul	r3, r2, r3
 3315              		.loc 2 2932 30 discriminator 1
 3316 060e C822     		movs	r2, #200
 3317 0610 02FB03F2 		mul	r2, r2, r3
 3318              		.loc 2 2932 45 discriminator 1
 3319 0614 BB68     		ldr	r3, [r7, #8]
 3320 0616 6221     		movs	r1, #98
 3321 0618 01FB03F3 		mul	r3, r1, r3
2931:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               ((val * i * 2U * 100U) > (arg * 98U))    ) {
 3322              		.loc 2 2931 54 discriminator 1
 3323 061c 9A42     		cmp	r2, r3
 3324 061e 06D8     		bhi	.L244
 3325              	.L176:
2929:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // if in +-2% tolerance
 3326              		.loc 2 2929 31 discriminator 2
 3327 0620 FB6B     		ldr	r3, [r7, #60]
 3328 0622 0133     		adds	r3, r3, #1
 3329 0624 FB63     		str	r3, [r7, #60]
 3330              	.L175:
2929:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // if in +-2% tolerance
 3331              		.loc 2 2929 9 discriminator 1
 3332 0626 FB6B     		ldr	r3, [r7, #60]
 3333 0628 3F2B     		cmp	r3, #63
 3334 062a DFD9     		bls	.L178
 3335 062c 00E0     		b	.L177
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 142


 3336              	.L244:
2933:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             break;
 3337              		.loc 2 2933 13
 3338 062e 00BF     		nop
 3339              	.L177:
2934:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
2935:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
2936:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (i == 64U) { return ARM_DRIVER_ERROR; }
 3340              		.loc 2 2936 12
 3341 0630 FB6B     		ldr	r3, [r7, #60]
 3342 0632 402B     		cmp	r3, #64
 3343 0634 02D1     		bne	.L179
 3344              		.loc 2 2936 32 discriminator 1
 3345 0636 4FF0FF33 		mov	r3, #-1
 3346 063a 04E3     		b	.L240
 3347              	.L179:
2937:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2938:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->GTPR = (usart->reg->GTPR & ~USART_GTPR_PSC) | i;
 3348              		.loc 2 2938 34
 3349 063c 7B68     		ldr	r3, [r7, #4]
 3350 063e 5B68     		ldr	r3, [r3, #4]
 3351              		.loc 2 2938 39
 3352 0640 9B69     		ldr	r3, [r3, #24]
 3353              		.loc 2 2938 46
 3354 0642 23F0FF01 		bic	r1, r3, #255
 3355              		.loc 2 2938 14
 3356 0646 7B68     		ldr	r3, [r7, #4]
 3357 0648 5B68     		ldr	r3, [r3, #4]
 3358              		.loc 2 2938 65
 3359 064a FA6B     		ldr	r2, [r7, #60]
 3360 064c 0A43     		orrs	r2, r2, r1
 3361              		.loc 2 2938 26
 3362 064e 9A61     		str	r2, [r3, #24]
2939:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_DRIVER_ERROR; }
2940:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 3363              		.loc 2 2940 14
 3364 0650 0023     		movs	r3, #0
 3365 0652 F8E2     		b	.L240
 3366              	.L174:
2939:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_DRIVER_ERROR; }
 3367              		.loc 2 2939 23
 3368 0654 4FF0FF33 		mov	r3, #-1
 3369 0658 F5E2     		b	.L240
 3370              	.L147:
2941:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2942:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // SmartCard NACK
2943:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_CONTROL_SMART_CARD_NACK:
2944:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->info->mode == ARM_USART_MODE_SMART_CARD) {
 3371              		.loc 2 2944 16
 3372 065a 7B68     		ldr	r3, [r7, #4]
 3373 065c DB6A     		ldr	r3, [r3, #44]
 3374              		.loc 2 2944 22
 3375 065e DB68     		ldr	r3, [r3, #12]
 3376              		.loc 2 2944 10
 3377 0660 062B     		cmp	r3, #6
 3378 0662 0BD1     		bne	.L181
2945:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // SmartCard NACK Enable
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 143


2946:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (arg != 0U) { usart->reg->CR3 |= USART_CR3_NACK; }
 3379              		.loc 2 2946 12
 3380 0664 BB68     		ldr	r3, [r7, #8]
 3381 0666 002B     		cmp	r3, #0
 3382 0668 0BD0     		beq	.L182
 3383              		.loc 2 2946 31 discriminator 1
 3384 066a 7B68     		ldr	r3, [r7, #4]
 3385 066c 5B68     		ldr	r3, [r3, #4]
 3386              		.loc 2 2946 42 discriminator 1
 3387 066e 5A69     		ldr	r2, [r3, #20]
 3388              		.loc 2 2946 31 discriminator 1
 3389 0670 7B68     		ldr	r3, [r7, #4]
 3390 0672 5B68     		ldr	r3, [r3, #4]
 3391              		.loc 2 2946 42 discriminator 1
 3392 0674 42F01002 		orr	r2, r2, #16
 3393 0678 5A61     		str	r2, [r3, #20]
 3394 067a 02E0     		b	.L182
 3395              	.L181:
2947:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_DRIVER_ERROR; }
 3396              		.loc 2 2947 23
 3397 067c 4FF0FF33 		mov	r3, #-1
 3398 0680 E1E2     		b	.L240
 3399              	.L182:
2948:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_OK;
 3400              		.loc 2 2948 14
 3401 0682 0023     		movs	r3, #0
 3402 0684 DFE2     		b	.L240
 3403              	.L146:
2949:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2950:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Unsupported command
2951:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     default: { return ARM_DRIVER_ERROR_UNSUPPORTED; }
 3404              		.loc 2 2951 23
 3405 0686 6FF00303 		mvn	r3, #3
 3406 068a DCE2     		b	.L240
 3407              	.L159:
2952:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2953:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2954:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // USART Data bits
2955:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (control & ARM_USART_DATA_BITS_Msk) {
 3408              		.loc 2 2955 19
 3409 068c FB68     		ldr	r3, [r7, #12]
 3410 068e 03F4E063 		and	r3, r3, #1792
 3411              		.loc 2 2955 3
 3412 0692 B3F5E06F 		cmp	r3, #1792
 3413 0696 08D0     		beq	.L183
 3414 0698 B3F5E06F 		cmp	r3, #1792
 3415 069c 2CD8     		bhi	.L184
 3416 069e 002B     		cmp	r3, #0
 3417 06a0 0BD0     		beq	.L185
 3418 06a2 B3F5807F 		cmp	r3, #256
 3419 06a6 16D0     		beq	.L186
 3420 06a8 26E0     		b	.L184
 3421              	.L183:
2956:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_DATA_BITS_7:
2957:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((control & ARM_USART_PARITY_Msk) == ARM_USART_PARITY_NONE) {
 3422              		.loc 2 2957 20
 3423 06aa FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 144


 3424 06ac 03F44053 		and	r3, r3, #12288
 3425              		.loc 2 2957 10
 3426 06b0 002B     		cmp	r3, #0
 3427 06b2 24D1     		bne	.L245
2958:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         return ARM_USART_ERROR_DATA_BITS;
 3428              		.loc 2 2958 16
 3429 06b4 6FF00803 		mvn	r3, #8
 3430 06b8 C5E2     		b	.L240
 3431              	.L185:
2959:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2960:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2961:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // 7 data bits, 8. data bit is parity bit
2962:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
2963:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_DATA_BITS_8:
2964:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((control & ARM_USART_PARITY_Msk) == ARM_USART_PARITY_NONE) {
 3432              		.loc 2 2964 20
 3433 06ba FB68     		ldr	r3, [r7, #12]
 3434 06bc 03F44053 		and	r3, r3, #12288
 3435              		.loc 2 2964 10
 3436 06c0 002B     		cmp	r3, #0
 3437 06c2 1ED0     		beq	.L246
2965:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // 8-data bits, no parity
2966:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else {
2967:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // 11-bit break detection
2968:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr2 |= USART_CR2_LBDL;
 3438              		.loc 2 2968 13
 3439 06c4 7B6B     		ldr	r3, [r7, #52]
 3440 06c6 43F02003 		orr	r3, r3, #32
 3441 06ca 7B63     		str	r3, [r7, #52]
2969:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2970:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // 8-data bits, 9. bit is parity bit
2971:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr1 |= USART_CR1_M;
 3442              		.loc 2 2971 13
 3443 06cc BB6B     		ldr	r3, [r7, #56]
 3444 06ce 43F48053 		orr	r3, r3, #4096
 3445 06d2 BB63     		str	r3, [r7, #56]
2972:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2973:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3446              		.loc 2 2973 7
 3447 06d4 15E0     		b	.L246
 3448              	.L186:
2974:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_DATA_BITS_9:
2975:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((control & ARM_USART_PARITY_Msk) != ARM_USART_PARITY_NONE) {
 3449              		.loc 2 2975 20
 3450 06d6 FB68     		ldr	r3, [r7, #12]
 3451 06d8 03F44053 		and	r3, r3, #12288
 3452              		.loc 2 2975 10
 3453 06dc 002B     		cmp	r3, #0
 3454 06de 02D0     		beq	.L190
2976:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         return ARM_USART_ERROR_DATA_BITS;
 3455              		.loc 2 2976 16
 3456 06e0 6FF00803 		mvn	r3, #8
 3457 06e4 AFE2     		b	.L240
 3458              	.L190:
2977:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
2978:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2979:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // 11-bit break detection
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 145


2980:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       cr2 |= USART_CR2_LBDL;
 3459              		.loc 2 2980 11
 3460 06e6 7B6B     		ldr	r3, [r7, #52]
 3461 06e8 43F02003 		orr	r3, r3, #32
 3462 06ec 7B63     		str	r3, [r7, #52]
2981:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2982:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // 9-data bits, no parity
2983:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       cr1 |= USART_CR1_M;
 3463              		.loc 2 2983 11
 3464 06ee BB6B     		ldr	r3, [r7, #56]
 3465 06f0 43F48053 		orr	r3, r3, #4096
 3466 06f4 BB63     		str	r3, [r7, #56]
2984:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3467              		.loc 2 2984 7
 3468 06f6 05E0     		b	.L188
 3469              	.L184:
2985:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     default: return ARM_USART_ERROR_DATA_BITS;
 3470              		.loc 2 2985 21
 3471 06f8 6FF00803 		mvn	r3, #8
 3472 06fc A3E2     		b	.L240
 3473              	.L245:
2962:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_DATA_BITS_8:
 3474              		.loc 2 2962 7
 3475 06fe 00BF     		nop
 3476 0700 00E0     		b	.L188
 3477              	.L246:
2973:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_DATA_BITS_9:
 3478              		.loc 2 2973 7
 3479 0702 00BF     		nop
 3480              	.L188:
2986:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2987:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2988:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // USART Parity
2989:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (control & ARM_USART_PARITY_Msk) {
 3481              		.loc 2 2989 19
 3482 0704 FB68     		ldr	r3, [r7, #12]
 3483 0706 03F44053 		and	r3, r3, #12288
 3484              		.loc 2 2989 3
 3485 070a B3F5005F 		cmp	r3, #8192
 3486 070e 0CD0     		beq	.L191
 3487 0710 B3F5005F 		cmp	r3, #8192
 3488 0714 0ED8     		bhi	.L192
 3489 0716 002B     		cmp	r3, #0
 3490 0718 0FD0     		beq	.L247
 3491 071a B3F5805F 		cmp	r3, #4096
 3492 071e 09D1     		bne	.L192
2990:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_PARITY_NONE:                              break;
2991:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_PARITY_EVEN:   cr1 |=  USART_CR1_PCE;     break;
 3493              		.loc 2 2991 39
 3494 0720 BB6B     		ldr	r3, [r7, #56]
 3495 0722 43F48063 		orr	r3, r3, #1024
 3496 0726 BB63     		str	r3, [r7, #56]
 3497              		.loc 2 2991 5
 3498 0728 08E0     		b	.L195
 3499              	.L191:
2992:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_PARITY_ODD:    cr1 |= (USART_CR1_PCE | 
 3500              		.loc 2 2992 39
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 146


 3501 072a BB6B     		ldr	r3, [r7, #56]
 3502 072c 43F4C063 		orr	r3, r3, #1536
 3503 0730 BB63     		str	r3, [r7, #56]
2993:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                           USART_CR1_PS);     break;
 3504              		.loc 2 2993 43
 3505 0732 03E0     		b	.L195
 3506              	.L192:
2994:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     default: return ARM_USART_ERROR_PARITY;
 3507              		.loc 2 2994 21
 3508 0734 6FF00903 		mvn	r3, #9
 3509 0738 85E2     		b	.L240
 3510              	.L247:
2990:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_PARITY_EVEN:   cr1 |=  USART_CR1_PCE;     break;
 3511              		.loc 2 2990 5
 3512 073a 00BF     		nop
 3513              	.L195:
2995:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
2996:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
2997:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // USART Stop bits
2998:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (control & ARM_USART_STOP_BITS_Msk) {
 3514              		.loc 2 2998 19
 3515 073c FB68     		ldr	r3, [r7, #12]
 3516 073e 03F44043 		and	r3, r3, #49152
 3517              		.loc 2 2998 3
 3518 0742 B3F5404F 		cmp	r3, #49152
 3519 0746 17D0     		beq	.L196
 3520 0748 B3F5404F 		cmp	r3, #49152
 3521 074c 19D8     		bhi	.L197
 3522 074e B3F5004F 		cmp	r3, #32768
 3523 0752 0CD0     		beq	.L198
 3524 0754 B3F5004F 		cmp	r3, #32768
 3525 0758 13D8     		bhi	.L197
 3526 075a 002B     		cmp	r3, #0
 3527 075c 14D0     		beq	.L248
 3528 075e B3F5804F 		cmp	r3, #16384
 3529 0762 0ED1     		bne	.L197
2999:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_STOP_BITS_1:                              break;
3000:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_STOP_BITS_2:   cr2 |= USART_CR2_STOP_1;   break;
 3530              		.loc 2 3000 39
 3531 0764 7B6B     		ldr	r3, [r7, #52]
 3532 0766 43F40053 		orr	r3, r3, #8192
 3533 076a 7B63     		str	r3, [r7, #52]
 3534              		.loc 2 3000 5
 3535 076c 0DE0     		b	.L201
 3536              	.L198:
3001:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_STOP_BITS_1_5: cr2 |= USART_CR2_STOP_0 |
 3537              		.loc 2 3001 39
 3538 076e 7B6B     		ldr	r3, [r7, #52]
 3539 0770 43F44053 		orr	r3, r3, #12288
 3540 0774 7B63     		str	r3, [r7, #52]
3002:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                          USART_CR2_STOP_1;   break;
 3541              		.loc 2 3002 42
 3542 0776 08E0     		b	.L201
 3543              	.L196:
3003:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_STOP_BITS_0_5: cr2 |= USART_CR2_STOP_0;   break;
 3544              		.loc 2 3003 39
 3545 0778 7B6B     		ldr	r3, [r7, #52]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 147


 3546 077a 43F48053 		orr	r3, r3, #4096
 3547 077e 7B63     		str	r3, [r7, #52]
 3548              		.loc 2 3003 5
 3549 0780 03E0     		b	.L201
 3550              	.L197:
3004:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     default: return ARM_USART_ERROR_STOP_BITS;
 3551              		.loc 2 3004 21
 3552 0782 6FF00A03 		mvn	r3, #10
 3553 0786 5EE2     		b	.L240
 3554              	.L248:
2999:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_STOP_BITS_2:   cr2 |= USART_CR2_STOP_1;   break;
 3555              		.loc 2 2999 5
 3556 0788 00BF     		nop
 3557              	.L201:
3005:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3006:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3007:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // USART Flow control
3008:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (control & ARM_USART_FLOW_CONTROL_Msk) {
 3558              		.loc 2 3008 19
 3559 078a FB68     		ldr	r3, [r7, #12]
 3560 078c 03F44033 		and	r3, r3, #196608
 3561              		.loc 2 3008 3
 3562 0790 B3F5403F 		cmp	r3, #196608
 3563 0794 37D0     		beq	.L202
 3564 0796 B3F5403F 		cmp	r3, #196608
 3565 079a 4DD8     		bhi	.L203
 3566 079c B3F5003F 		cmp	r3, #131072
 3567 07a0 1FD0     		beq	.L204
 3568 07a2 B3F5003F 		cmp	r3, #131072
 3569 07a6 47D8     		bhi	.L203
 3570 07a8 002B     		cmp	r3, #0
 3571 07aa 03D0     		beq	.L205
 3572 07ac B3F5803F 		cmp	r3, #65536
 3573 07b0 03D0     		beq	.L206
 3574 07b2 41E0     		b	.L203
 3575              	.L205:
3009:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_FLOW_CONTROL_NONE:
3010:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       flow_control = ARM_USART_FLOW_CONTROL_NONE;
 3576              		.loc 2 3010 20
 3577 07b4 0023     		movs	r3, #0
 3578 07b6 3B64     		str	r3, [r7, #64]
3011:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3579              		.loc 2 3011 7
 3580 07b8 41E0     		b	.L207
 3581              	.L206:
3012:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_FLOW_CONTROL_RTS:
3013:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->capabilities.flow_control_rts) {
 3582              		.loc 2 3013 11
 3583 07ba 7B68     		ldr	r3, [r7, #4]
 3584 07bc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3585 07be 23F07F03 		bic	r3, r3, #127
 3586 07c2 DBB2     		uxtb	r3, r3
 3587              		.loc 2 3013 10
 3588 07c4 002B     		cmp	r3, #0
 3589 07c6 09D0     		beq	.L208
3014:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         flow_control = ARM_USART_FLOW_CONTROL_RTS;
 3590              		.loc 2 3014 22
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 148


 3591 07c8 4FF48033 		mov	r3, #65536
 3592 07cc 3B64     		str	r3, [r7, #64]
3015:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // RTS Enable
3016:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr3 |= USART_CR3_RTSE;
 3593              		.loc 2 3016 13
 3594 07ce 3B6B     		ldr	r3, [r7, #48]
 3595 07d0 43F48073 		orr	r3, r3, #256
 3596 07d4 3B63     		str	r3, [r7, #48]
3017:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3018:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else  { return ARM_USART_ERROR_FLOW_CONTROL; }
3019:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3597              		.loc 2 3019 7
 3598 07d6 32E0     		b	.L207
 3599              	.L255:
 3600              		.align	2
 3601              	.L254:
 3602 07d8 00CA9A3B 		.word	1000000000
 3603              	.L208:
3018:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3604              		.loc 2 3018 22
 3605 07dc 6FF00B03 		mvn	r3, #11
 3606 07e0 31E2     		b	.L240
 3607              	.L204:
3020:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_FLOW_CONTROL_CTS:
3021:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->capabilities.flow_control_cts) {
 3608              		.loc 2 3021 11
 3609 07e2 7B68     		ldr	r3, [r7, #4]
 3610 07e4 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 3611 07e6 03F00103 		and	r3, r3, #1
 3612 07ea DBB2     		uxtb	r3, r3
 3613              		.loc 2 3021 10
 3614 07ec 002B     		cmp	r3, #0
 3615 07ee 07D0     		beq	.L210
3022:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         flow_control = ARM_USART_FLOW_CONTROL_CTS;
 3616              		.loc 2 3022 22
 3617 07f0 4FF40033 		mov	r3, #131072
 3618 07f4 3B64     		str	r3, [r7, #64]
3023:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // CTS Enable, CTS interrupt enable
3024:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr3 |= USART_CR3_CTSE | USART_CR3_CTSIE;
 3619              		.loc 2 3024 13
 3620 07f6 3B6B     		ldr	r3, [r7, #48]
 3621 07f8 43F4C063 		orr	r3, r3, #1536
 3622 07fc 3B63     		str	r3, [r7, #48]
3025:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3026:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       else { return ARM_USART_ERROR_FLOW_CONTROL; }
3027:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3623              		.loc 2 3027 7
 3624 07fe 1EE0     		b	.L207
 3625              	.L210:
3026:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3626              		.loc 2 3026 21
 3627 0800 6FF00B03 		mvn	r3, #11
 3628 0804 1FE2     		b	.L240
 3629              	.L202:
3028:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_FLOW_CONTROL_RTS_CTS:
3029:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->capabilities.flow_control_rts != 0U) &&
 3630              		.loc 2 3029 49
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 149


 3631 0806 7B68     		ldr	r3, [r7, #4]
 3632 0808 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3633 080a 23F07F03 		bic	r3, r3, #127
 3634 080e DBB2     		uxtb	r3, r3
 3635              		.loc 2 3029 10
 3636 0810 002B     		cmp	r3, #0
 3637 0812 0ED0     		beq	.L212
3030:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->capabilities.flow_control_cts != 0U)) {
 3638              		.loc 2 3030 49 discriminator 1
 3639 0814 7B68     		ldr	r3, [r7, #4]
 3640 0816 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 3641 0818 03F00103 		and	r3, r3, #1
 3642 081c DBB2     		uxtb	r3, r3
3029:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->capabilities.flow_control_cts != 0U)) {
 3643              		.loc 2 3029 56 discriminator 1
 3644 081e 002B     		cmp	r3, #0
 3645 0820 07D0     		beq	.L212
3031:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         flow_control = ARM_USART_FLOW_CONTROL_RTS_CTS;
 3646              		.loc 2 3031 22
 3647 0822 4FF44033 		mov	r3, #196608
 3648 0826 3B64     		str	r3, [r7, #64]
3032:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // RTS and CTS Enable, CTS interrupt enable
3033:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr3 |= (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_CTSIE);
 3649              		.loc 2 3033 13
 3650 0828 3B6B     		ldr	r3, [r7, #48]
 3651 082a 43F4E063 		orr	r3, r3, #1792
 3652 082e 3B63     		str	r3, [r7, #48]
3034:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_USART_ERROR_FLOW_CONTROL; }
3035:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 3653              		.loc 2 3035 7
 3654 0830 05E0     		b	.L207
 3655              	.L212:
3034:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else { return ARM_USART_ERROR_FLOW_CONTROL; }
 3656              		.loc 2 3034 23
 3657 0832 6FF00B03 		mvn	r3, #11
 3658 0836 06E2     		b	.L240
 3659              	.L203:
3036:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     default: return ARM_USART_ERROR_FLOW_CONTROL;
 3660              		.loc 2 3036 21
 3661 0838 6FF00B03 		mvn	r3, #11
 3662 083c 03E2     		b	.L240
 3663              	.L207:
3037:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3038:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3039:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Clock setting for synchronous mode
3040:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
 3664              		.loc 2 3040 6
 3665 083e 7B6C     		ldr	r3, [r7, #68]
 3666 0840 022B     		cmp	r3, #2
 3667 0842 20D1     		bne	.L249
3041:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3042:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Polarity
3043:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     switch (control & ARM_USART_CPOL_Msk) {
 3668              		.loc 2 3043 21
 3669 0844 FB68     		ldr	r3, [r7, #12]
 3670 0846 03F48023 		and	r3, r3, #262144
 3671              		.loc 2 3043 5
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 150


 3672 084a 002B     		cmp	r3, #0
 3673 084c 0AD0     		beq	.L250
 3674 084e B3F5802F 		cmp	r3, #262144
 3675 0852 04D1     		bne	.L241
3044:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_CPOL0:
3045:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
3046:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_CPOL1:
3047:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr2 |= USART_CR2_CPOL;
 3676              		.loc 2 3047 13
 3677 0854 7B6B     		ldr	r3, [r7, #52]
 3678 0856 43F48063 		orr	r3, r3, #1024
 3679 085a 7B63     		str	r3, [r7, #52]
3048:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
 3680              		.loc 2 3048 9
 3681 085c 03E0     		b	.L217
 3682              	.L241:
3049:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       default: return ARM_USART_ERROR_CPOL;
 3683              		.loc 2 3049 23
 3684 085e 6FF00C03 		mvn	r3, #12
 3685 0862 F0E1     		b	.L240
 3686              	.L250:
3045:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_CPOL1:
 3687              		.loc 2 3045 9
 3688 0864 00BF     		nop
 3689              	.L217:
3050:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3051:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3052:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Phase
3053:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     switch (control & ARM_USART_CPHA_Msk) {
 3690              		.loc 2 3053 21
 3691 0866 FB68     		ldr	r3, [r7, #12]
 3692 0868 03F40023 		and	r3, r3, #524288
 3693              		.loc 2 3053 5
 3694 086c 002B     		cmp	r3, #0
 3695 086e 0CD0     		beq	.L251
 3696 0870 B3F5002F 		cmp	r3, #524288
 3697 0874 04D1     		bne	.L242
3054:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_CPHA0:
3055:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
3056:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_CPHA1:
3057:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         cr2 |= USART_CR2_CPHA;
 3698              		.loc 2 3057 13
 3699 0876 7B6B     		ldr	r3, [r7, #52]
 3700 0878 43F40073 		orr	r3, r3, #512
 3701 087c 7B63     		str	r3, [r7, #52]
3058:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
 3702              		.loc 2 3058 9
 3703 087e 05E0     		b	.L213
 3704              	.L242:
3059:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       default: return ARM_USART_ERROR_CPHA;
 3705              		.loc 2 3059 23
 3706 0880 6FF00D03 		mvn	r3, #13
 3707 0884 DFE1     		b	.L240
 3708              	.L249:
3060:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3061:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
 3709              		.loc 2 3061 3
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 151


 3710 0886 00BF     		nop
 3711 0888 00E0     		b	.L213
 3712              	.L251:
3055:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_CPHA1:
 3713              		.loc 2 3055 9
 3714 088a 00BF     		nop
 3715              	.L213:
3062:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3063:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // USART Baudrate
3064:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   val = (uint32_t) (USART_BAUDRATE_DIVIDER(usart->periph_clock(), arg));
 3716              		.loc 2 3064 21
 3717 088c 7B68     		ldr	r3, [r7, #4]
 3718 088e 9B68     		ldr	r3, [r3, #8]
 3719 0890 9847     		blx	r3
 3720              	.LVL2:
 3721 0892 0246     		mov	r2, r0
 3722 0894 1346     		mov	r3, r2
 3723 0896 9B00     		lsls	r3, r3, #2
 3724 0898 1344     		add	r3, r3, r2
 3725 089a 9A00     		lsls	r2, r3, #2
 3726 089c 1A44     		add	r2, r2, r3
 3727 089e BB68     		ldr	r3, [r7, #8]
 3728 08a0 9B00     		lsls	r3, r3, #2
 3729 08a2 B2FBF3F3 		udiv	r3, r2, r3
 3730 08a6 984A     		ldr	r2, .L256
 3731 08a8 A2FB0323 		umull	r2, r3, r2, r3
 3732 08ac 5B09     		lsrs	r3, r3, #5
 3733 08ae 1C01     		lsls	r4, r3, #4
 3734 08b0 7B68     		ldr	r3, [r7, #4]
 3735 08b2 9B68     		ldr	r3, [r3, #8]
 3736 08b4 9847     		blx	r3
 3737              	.LVL3:
 3738 08b6 0246     		mov	r2, r0
 3739 08b8 1346     		mov	r3, r2
 3740 08ba 9B00     		lsls	r3, r3, #2
 3741 08bc 1344     		add	r3, r3, r2
 3742 08be 9A00     		lsls	r2, r3, #2
 3743 08c0 1A44     		add	r2, r2, r3
 3744 08c2 BB68     		ldr	r3, [r7, #8]
 3745 08c4 9B00     		lsls	r3, r3, #2
 3746 08c6 B2FBF3F5 		udiv	r5, r2, r3
 3747 08ca 7B68     		ldr	r3, [r7, #4]
 3748 08cc 9B68     		ldr	r3, [r3, #8]
 3749 08ce 9847     		blx	r3
 3750              	.LVL4:
 3751 08d0 0246     		mov	r2, r0
 3752 08d2 1346     		mov	r3, r2
 3753 08d4 9B00     		lsls	r3, r3, #2
 3754 08d6 1344     		add	r3, r3, r2
 3755 08d8 9A00     		lsls	r2, r3, #2
 3756 08da 1A44     		add	r2, r2, r3
 3757 08dc BB68     		ldr	r3, [r7, #8]
 3758 08de 9B00     		lsls	r3, r3, #2
 3759 08e0 B2FBF3F3 		udiv	r3, r2, r3
 3760 08e4 884A     		ldr	r2, .L256
 3761 08e6 A2FB0323 		umull	r2, r3, r2, r3
 3762 08ea 5B09     		lsrs	r3, r3, #5
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 152


 3763 08ec 6422     		movs	r2, #100
 3764 08ee 02FB03F3 		mul	r3, r2, r3
 3765 08f2 EB1A     		subs	r3, r5, r3
 3766 08f4 1B01     		lsls	r3, r3, #4
 3767 08f6 3233     		adds	r3, r3, #50
 3768 08f8 834A     		ldr	r2, .L256
 3769 08fa A2FB0323 		umull	r2, r3, r2, r3
 3770 08fe 5B09     		lsrs	r3, r3, #5
 3771 0900 03F00F03 		and	r3, r3, #15
 3772              		.loc 2 3064 7
 3773 0904 2343     		orrs	r3, r3, r4
 3774 0906 FB62     		str	r3, [r7, #44]
3065:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   br = ((usart->periph_clock() << 4U) / (val & 0xFFFFU)) >> 4U;
 3775              		.loc 2 3065 15
 3776 0908 7B68     		ldr	r3, [r7, #4]
 3777 090a 9B68     		ldr	r3, [r3, #8]
 3778              		.loc 2 3065 10
 3779 090c 9847     		blx	r3
 3780              	.LVL5:
 3781 090e 0346     		mov	r3, r0
 3782              		.loc 2 3065 32
 3783 0910 1A01     		lsls	r2, r3, #4
 3784              		.loc 2 3065 46
 3785 0912 FB6A     		ldr	r3, [r7, #44]
 3786 0914 9BB2     		uxth	r3, r3
 3787              		.loc 2 3065 39
 3788 0916 B2FBF3F3 		udiv	r3, r2, r3
 3789              		.loc 2 3065 6
 3790 091a 1B09     		lsrs	r3, r3, #4
 3791 091c BB62     		str	r3, [r7, #40]
3066:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // If inside +/- 2% tolerance, baud rate configured correctly
3067:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (!(((br * 100U) < (arg * 102U)) && ((br * 100U) > (arg * 98U)))) {
 3792              		.loc 2 3067 14
 3793 091e BB6A     		ldr	r3, [r7, #40]
 3794 0920 6422     		movs	r2, #100
 3795 0922 02FB03F2 		mul	r2, r2, r3
 3796              		.loc 2 3067 29
 3797 0926 BB68     		ldr	r3, [r7, #8]
 3798 0928 6621     		movs	r1, #102
 3799 092a 01FB03F3 		mul	r3, r1, r3
 3800              		.loc 2 3067 6
 3801 092e 9A42     		cmp	r2, r3
 3802 0930 09D2     		bcs	.L221
 3803              		.loc 2 3067 46 discriminator 1
 3804 0932 BB6A     		ldr	r3, [r7, #40]
 3805 0934 6422     		movs	r2, #100
 3806 0936 02FB03F2 		mul	r2, r2, r3
 3807              		.loc 2 3067 61 discriminator 1
 3808 093a BB68     		ldr	r3, [r7, #8]
 3809 093c 6221     		movs	r1, #98
 3810 093e 01FB03F3 		mul	r3, r1, r3
 3811              		.loc 2 3067 7 discriminator 1
 3812 0942 9A42     		cmp	r2, r3
 3813 0944 02D8     		bhi	.L222
 3814              	.L221:
3068:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_USART_ERROR_BAUDRATE;
 3815              		.loc 2 3068 12
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 153


 3816 0946 6FF00703 		mvn	r3, #7
 3817 094a 7CE1     		b	.L240
 3818              	.L222:
3069:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3070:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3071:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // USART Disable
3072:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR1 &= ~USART_CR1_UE;
 3819              		.loc 2 3072 8
 3820 094c 7B68     		ldr	r3, [r7, #4]
 3821 094e 5B68     		ldr	r3, [r3, #4]
 3822              		.loc 2 3072 19
 3823 0950 DA68     		ldr	r2, [r3, #12]
 3824              		.loc 2 3072 8
 3825 0952 7B68     		ldr	r3, [r7, #4]
 3826 0954 5B68     		ldr	r3, [r3, #4]
 3827              		.loc 2 3072 19
 3828 0956 22F40052 		bic	r2, r2, #8192
 3829 095a DA60     		str	r2, [r3, #12]
3073:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3074:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure Baud rate register
3075:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->BRR = val;
 3830              		.loc 2 3075 8
 3831 095c 7B68     		ldr	r3, [r7, #4]
 3832 095e 5B68     		ldr	r3, [r3, #4]
 3833              		.loc 2 3075 19
 3834 0960 FA6A     		ldr	r2, [r7, #44]
 3835 0962 9A60     		str	r2, [r3, #8]
3076:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3077:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configuration is OK - Mode is valid
3078:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->mode = mode;
 3836              		.loc 2 3078 8
 3837 0964 7B68     		ldr	r3, [r7, #4]
 3838 0966 DB6A     		ldr	r3, [r3, #44]
 3839              		.loc 2 3078 21
 3840 0968 7A6C     		ldr	r2, [r7, #68]
 3841 096a DA60     		str	r2, [r3, #12]
3079:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3080:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Save flow control mode
3081:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->flow_control = flow_control;
 3842              		.loc 2 3081 8
 3843 096c 7B68     		ldr	r3, [r7, #4]
 3844 096e DB6A     		ldr	r3, [r3, #44]
 3845              		.loc 2 3081 29
 3846 0970 3A6C     		ldr	r2, [r7, #64]
 3847 0972 1A61     		str	r2, [r3, #16]
3082:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3083:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure TX pin regarding mode and transmitter state
3084:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.tx) {
 3848              		.loc 2 3084 16
 3849 0974 7B68     		ldr	r3, [r7, #4]
 3850 0976 DB68     		ldr	r3, [r3, #12]
 3851              		.loc 2 3084 6
 3852 0978 002B     		cmp	r3, #0
 3853 097a 4DD0     		beq	.L223
3085:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     switch (usart->info->mode) {
 3854              		.loc 2 3085 18
 3855 097c 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 154


 3856 097e DB6A     		ldr	r3, [r3, #44]
 3857              		.loc 2 3085 24
 3858 0980 DB68     		ldr	r3, [r3, #12]
 3859              		.loc 2 3085 5
 3860 0982 062B     		cmp	r3, #6
 3861 0984 1BD1     		bne	.L224
3086:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_MODE_SMART_CARD:
3087:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // USART TX pin function selected
3088:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Pin       = usart->io.tx->pin;
 3862              		.loc 2 3088 46
 3863 0986 7B68     		ldr	r3, [r7, #4]
 3864 0988 DB68     		ldr	r3, [r3, #12]
 3865              		.loc 2 3088 49
 3866 098a 9B88     		ldrh	r3, [r3, #4]
 3867              		.loc 2 3088 35
 3868 098c 7B61     		str	r3, [r7, #20]
3089:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 3869              		.loc 2 3089 35
 3870 098e 0223     		movs	r3, #2
 3871 0990 BB61     		str	r3, [r7, #24]
3090:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Pull      = usart->io.tx->pupd;
 3872              		.loc 2 3090 46
 3873 0992 7B68     		ldr	r3, [r7, #4]
 3874 0994 DB68     		ldr	r3, [r3, #12]
 3875              		.loc 2 3090 49
 3876 0996 1B89     		ldrh	r3, [r3, #8]
 3877              		.loc 2 3090 35
 3878 0998 FB61     		str	r3, [r7, #28]
3091:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Speed     = usart->io.tx->speed;
 3879              		.loc 2 3091 46
 3880 099a 7B68     		ldr	r3, [r7, #4]
 3881 099c DB68     		ldr	r3, [r3, #12]
 3882              		.loc 2 3091 49
 3883 099e 5B89     		ldrh	r3, [r3, #10]
 3884              		.loc 2 3091 35
 3885 09a0 3B62     		str	r3, [r7, #32]
3092:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Alternate = usart->io.tx->af;
 3886              		.loc 2 3092 46
 3887 09a2 7B68     		ldr	r3, [r7, #4]
 3888 09a4 DB68     		ldr	r3, [r3, #12]
 3889              		.loc 2 3092 49
 3890 09a6 DB88     		ldrh	r3, [r3, #6]
 3891              		.loc 2 3092 35
 3892 09a8 7B62     		str	r3, [r7, #36]
3093:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_GPIO_Init(usart->io.tx->port, &GPIO_InitStruct);
 3893              		.loc 2 3093 32
 3894 09aa 7B68     		ldr	r3, [r7, #4]
 3895 09ac DB68     		ldr	r3, [r3, #12]
 3896              		.loc 2 3093 9
 3897 09ae 1B68     		ldr	r3, [r3]
 3898 09b0 07F11402 		add	r2, r7, #20
 3899 09b4 1146     		mov	r1, r2
 3900 09b6 1846     		mov	r0, r3
 3901 09b8 FFF7FEFF 		bl	HAL_GPIO_Init
3094:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
 3902              		.loc 2 3094 9
 3903 09bc 2CE0     		b	.L223
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 155


 3904              	.L224:
3095:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       default:
3096:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Synchronous master/slave, asynchronous, single-wire and IrDA mode
3097:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->info->flags & USART_FLAG_TX_ENABLED) {
 3905              		.loc 2 3097 18
 3906 09be 7B68     		ldr	r3, [r7, #4]
 3907 09c0 DB6A     		ldr	r3, [r3, #44]
 3908              		.loc 2 3097 24
 3909 09c2 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 3910              		.loc 2 3097 32
 3911 09c4 03F00803 		and	r3, r3, #8
 3912              		.loc 2 3097 12
 3913 09c8 002B     		cmp	r3, #0
 3914 09ca 1BD0     		beq	.L225
3098:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // USART TX pin function selected
3099:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pin       = usart->io.tx->pin;
 3915              		.loc 2 3099 48
 3916 09cc 7B68     		ldr	r3, [r7, #4]
 3917 09ce DB68     		ldr	r3, [r3, #12]
 3918              		.loc 2 3099 51
 3919 09d0 9B88     		ldrh	r3, [r3, #4]
 3920              		.loc 2 3099 37
 3921 09d2 7B61     		str	r3, [r7, #20]
3100:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 3922              		.loc 2 3100 37
 3923 09d4 0223     		movs	r3, #2
 3924 09d6 BB61     		str	r3, [r7, #24]
3101:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pull      = usart->io.tx->pupd;
 3925              		.loc 2 3101 48
 3926 09d8 7B68     		ldr	r3, [r7, #4]
 3927 09da DB68     		ldr	r3, [r3, #12]
 3928              		.loc 2 3101 51
 3929 09dc 1B89     		ldrh	r3, [r3, #8]
 3930              		.loc 2 3101 37
 3931 09de FB61     		str	r3, [r7, #28]
3102:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Speed     = usart->io.tx->speed;
 3932              		.loc 2 3102 48
 3933 09e0 7B68     		ldr	r3, [r7, #4]
 3934 09e2 DB68     		ldr	r3, [r3, #12]
 3935              		.loc 2 3102 51
 3936 09e4 5B89     		ldrh	r3, [r3, #10]
 3937              		.loc 2 3102 37
 3938 09e6 3B62     		str	r3, [r7, #32]
3103:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Alternate = usart->io.tx->af;
 3939              		.loc 2 3103 48
 3940 09e8 7B68     		ldr	r3, [r7, #4]
 3941 09ea DB68     		ldr	r3, [r3, #12]
 3942              		.loc 2 3103 51
 3943 09ec DB88     		ldrh	r3, [r3, #6]
 3944              		.loc 2 3103 37
 3945 09ee 7B62     		str	r3, [r7, #36]
3104:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_Init(usart->io.tx->port, &GPIO_InitStruct);
 3946              		.loc 2 3104 34
 3947 09f0 7B68     		ldr	r3, [r7, #4]
 3948 09f2 DB68     		ldr	r3, [r3, #12]
 3949              		.loc 2 3104 11
 3950 09f4 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 156


 3951 09f6 07F11402 		add	r2, r7, #20
 3952 09fa 1146     		mov	r1, r2
 3953 09fc 1846     		mov	r0, r3
 3954 09fe FFF7FEFF 		bl	HAL_GPIO_Init
 3955 0a02 09E0     		b	.L223
 3956              	.L225:
3105:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         } else {
3106:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // GPIO pin function selected
3107:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_DeInit (usart->io.tx->port, usart->io.tx->pin);
 3957              		.loc 2 3107 37
 3958 0a04 7B68     		ldr	r3, [r7, #4]
 3959 0a06 DB68     		ldr	r3, [r3, #12]
 3960              		.loc 2 3107 11
 3961 0a08 1A68     		ldr	r2, [r3]
 3962              		.loc 2 3107 57
 3963 0a0a 7B68     		ldr	r3, [r7, #4]
 3964 0a0c DB68     		ldr	r3, [r3, #12]
 3965              		.loc 2 3107 60
 3966 0a0e 9B88     		ldrh	r3, [r3, #4]
 3967              		.loc 2 3107 11
 3968 0a10 1946     		mov	r1, r3
 3969 0a12 1046     		mov	r0, r2
 3970 0a14 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3971              	.L223:
3108:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
3109:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3110:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3111:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3112:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure RX pin regarding mode and receiver state
3113:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.rx) {
 3972              		.loc 2 3113 16
 3973 0a18 7B68     		ldr	r3, [r7, #4]
 3974 0a1a 1B69     		ldr	r3, [r3, #16]
 3975              		.loc 2 3113 6
 3976 0a1c 002B     		cmp	r3, #0
 3977 0a1e 3FD0     		beq	.L252
3114:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     switch (usart->info->mode) {
 3978              		.loc 2 3114 18
 3979 0a20 7B68     		ldr	r3, [r7, #4]
 3980 0a22 DB6A     		ldr	r3, [r3, #44]
 3981              		.loc 2 3114 24
 3982 0a24 DB68     		ldr	r3, [r3, #12]
 3983              		.loc 2 3114 5
 3984 0a26 042B     		cmp	r3, #4
 3985 0a28 01D0     		beq	.L227
 3986 0a2a 062B     		cmp	r3, #6
 3987 0a2c 0AD1     		bne	.L228
 3988              	.L227:
3115:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_MODE_SINGLE_WIRE:
3116:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_MODE_SMART_CARD:
3117:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // GPIO pin function selected
3118:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_GPIO_DeInit (usart->io.rx->port, usart->io.rx->pin);
 3989              		.loc 2 3118 35
 3990 0a2e 7B68     		ldr	r3, [r7, #4]
 3991 0a30 1B69     		ldr	r3, [r3, #16]
 3992              		.loc 2 3118 9
 3993 0a32 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 157


 3994              		.loc 2 3118 55
 3995 0a34 7B68     		ldr	r3, [r7, #4]
 3996 0a36 1B69     		ldr	r3, [r3, #16]
 3997              		.loc 2 3118 58
 3998 0a38 9B88     		ldrh	r3, [r3, #4]
 3999              		.loc 2 3118 9
 4000 0a3a 1946     		mov	r1, r3
 4001 0a3c 1046     		mov	r0, r2
 4002 0a3e FFF7FEFF 		bl	HAL_GPIO_DeInit
3119:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
 4003              		.loc 2 3119 9
 4004 0a42 2EE0     		b	.L226
 4005              	.L228:
3120:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       default:
3121:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Synchronous master/slave, asynchronous and  IrDA mode
3122:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->info->flags & USART_FLAG_RX_ENABLED) {
 4006              		.loc 2 3122 18
 4007 0a44 7B68     		ldr	r3, [r7, #4]
 4008 0a46 DB6A     		ldr	r3, [r3, #44]
 4009              		.loc 2 3122 24
 4010 0a48 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 4011              		.loc 2 3122 32
 4012 0a4a 03F01003 		and	r3, r3, #16
 4013              		.loc 2 3122 12
 4014 0a4e 002B     		cmp	r3, #0
 4015 0a50 1BD0     		beq	.L229
3123:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // USART RX pin function selected
3124:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pin       = usart->io.rx->pin;
 4016              		.loc 2 3124 48
 4017 0a52 7B68     		ldr	r3, [r7, #4]
 4018 0a54 1B69     		ldr	r3, [r3, #16]
 4019              		.loc 2 3124 51
 4020 0a56 9B88     		ldrh	r3, [r3, #4]
 4021              		.loc 2 3124 37
 4022 0a58 7B61     		str	r3, [r7, #20]
3125:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 4023              		.loc 2 3125 37
 4024 0a5a 0223     		movs	r3, #2
 4025 0a5c BB61     		str	r3, [r7, #24]
3126:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Pull      = usart->io.rx->pupd;
 4026              		.loc 2 3126 48
 4027 0a5e 7B68     		ldr	r3, [r7, #4]
 4028 0a60 1B69     		ldr	r3, [r3, #16]
 4029              		.loc 2 3126 51
 4030 0a62 1B89     		ldrh	r3, [r3, #8]
 4031              		.loc 2 3126 37
 4032 0a64 FB61     		str	r3, [r7, #28]
3127:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Speed     = usart->io.rx->speed;
 4033              		.loc 2 3127 48
 4034 0a66 7B68     		ldr	r3, [r7, #4]
 4035 0a68 1B69     		ldr	r3, [r3, #16]
 4036              		.loc 2 3127 51
 4037 0a6a 5B89     		ldrh	r3, [r3, #10]
 4038              		.loc 2 3127 37
 4039 0a6c 3B62     		str	r3, [r7, #32]
3128:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           GPIO_InitStruct.Alternate = usart->io.rx->af;
 4040              		.loc 2 3128 48
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 158


 4041 0a6e 7B68     		ldr	r3, [r7, #4]
 4042 0a70 1B69     		ldr	r3, [r3, #16]
 4043              		.loc 2 3128 51
 4044 0a72 DB88     		ldrh	r3, [r3, #6]
 4045              		.loc 2 3128 37
 4046 0a74 7B62     		str	r3, [r7, #36]
3129:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_Init(usart->io.rx->port, &GPIO_InitStruct);
 4047              		.loc 2 3129 34
 4048 0a76 7B68     		ldr	r3, [r7, #4]
 4049 0a78 1B69     		ldr	r3, [r3, #16]
 4050              		.loc 2 3129 11
 4051 0a7a 1B68     		ldr	r3, [r3]
 4052 0a7c 07F11402 		add	r2, r7, #20
 4053 0a80 1146     		mov	r1, r2
 4054 0a82 1846     		mov	r0, r3
 4055 0a84 FFF7FEFF 		bl	HAL_GPIO_Init
3130:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         } else {
3131:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****          // GPIO pin function selected
3132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****          HAL_GPIO_DeInit (usart->io.rx->port, usart->io.rx->pin);
3133:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
3134:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
 4056              		.loc 2 3134 9
 4057 0a88 0BE0     		b	.L226
 4058              	.L229:
3132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
 4059              		.loc 2 3132 36
 4060 0a8a 7B68     		ldr	r3, [r7, #4]
 4061 0a8c 1B69     		ldr	r3, [r3, #16]
3132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
 4062              		.loc 2 3132 10
 4063 0a8e 1A68     		ldr	r2, [r3]
3132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
 4064              		.loc 2 3132 56
 4065 0a90 7B68     		ldr	r3, [r7, #4]
 4066 0a92 1B69     		ldr	r3, [r3, #16]
3132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
 4067              		.loc 2 3132 59
 4068 0a94 9B88     		ldrh	r3, [r3, #4]
3132:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
 4069              		.loc 2 3132 10
 4070 0a96 1946     		mov	r1, r3
 4071 0a98 1046     		mov	r0, r2
 4072 0a9a FFF7FEFF 		bl	HAL_GPIO_DeInit
 4073              		.loc 2 3134 9
 4074 0a9e 00E0     		b	.L226
 4075              	.L252:
3135:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3136:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
 4076              		.loc 2 3136 3
 4077 0aa0 00BF     		nop
 4078              	.L226:
3137:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3138:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure CLK pin regarding mode
3139:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.ck) {
 4079              		.loc 2 3139 16
 4080 0aa2 7B68     		ldr	r3, [r7, #4]
 4081 0aa4 5B69     		ldr	r3, [r3, #20]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 159


 4082              		.loc 2 3139 6
 4083 0aa6 002B     		cmp	r3, #0
 4084 0aa8 30D0     		beq	.L253
3140:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     switch (usart->info->mode) {
 4085              		.loc 2 3140 18
 4086 0aaa 7B68     		ldr	r3, [r7, #4]
 4087 0aac DB6A     		ldr	r3, [r3, #44]
 4088              		.loc 2 3140 24
 4089 0aae DB68     		ldr	r3, [r3, #12]
 4090              		.loc 2 3140 5
 4091 0ab0 022B     		cmp	r3, #2
 4092 0ab2 01D0     		beq	.L232
 4093 0ab4 062B     		cmp	r3, #6
 4094 0ab6 1BD1     		bne	.L233
 4095              	.L232:
3141:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_MODE_SMART_CARD:
3142:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case ARM_USART_MODE_SYNCHRONOUS_MASTER:
3143:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // USART CK pin function selected
3144:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Pin       = usart->io.ck->pin;
 4096              		.loc 2 3144 46
 4097 0ab8 7B68     		ldr	r3, [r7, #4]
 4098 0aba 5B69     		ldr	r3, [r3, #20]
 4099              		.loc 2 3144 49
 4100 0abc 9B88     		ldrh	r3, [r3, #4]
 4101              		.loc 2 3144 35
 4102 0abe 7B61     		str	r3, [r7, #20]
3145:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 4103              		.loc 2 3145 35
 4104 0ac0 0223     		movs	r3, #2
 4105 0ac2 BB61     		str	r3, [r7, #24]
3146:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Pull      = usart->io.ck->pupd;
 4106              		.loc 2 3146 46
 4107 0ac4 7B68     		ldr	r3, [r7, #4]
 4108 0ac6 5B69     		ldr	r3, [r3, #20]
 4109              		.loc 2 3146 49
 4110 0ac8 1B89     		ldrh	r3, [r3, #8]
 4111              		.loc 2 3146 35
 4112 0aca FB61     		str	r3, [r7, #28]
3147:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Speed     = usart->io.ck->speed;
 4113              		.loc 2 3147 46
 4114 0acc 7B68     		ldr	r3, [r7, #4]
 4115 0ace 5B69     		ldr	r3, [r3, #20]
 4116              		.loc 2 3147 49
 4117 0ad0 5B89     		ldrh	r3, [r3, #10]
 4118              		.loc 2 3147 35
 4119 0ad2 3B62     		str	r3, [r7, #32]
3148:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         GPIO_InitStruct.Alternate = usart->io.ck->af;
 4120              		.loc 2 3148 46
 4121 0ad4 7B68     		ldr	r3, [r7, #4]
 4122 0ad6 5B69     		ldr	r3, [r3, #20]
 4123              		.loc 2 3148 49
 4124 0ad8 DB88     		ldrh	r3, [r3, #6]
 4125              		.loc 2 3148 35
 4126 0ada 7B62     		str	r3, [r7, #36]
3149:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_GPIO_Init(usart->io.ck->port, &GPIO_InitStruct);
 4127              		.loc 2 3149 32
 4128 0adc 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 160


 4129 0ade 5B69     		ldr	r3, [r3, #20]
 4130              		.loc 2 3149 9
 4131 0ae0 1B68     		ldr	r3, [r3]
 4132 0ae2 07F11402 		add	r2, r7, #20
 4133 0ae6 1146     		mov	r1, r2
 4134 0ae8 1846     		mov	r0, r3
 4135 0aea FFF7FEFF 		bl	HAL_GPIO_Init
3150:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
 4136              		.loc 2 3150 9
 4137 0aee 0EE0     		b	.L231
 4138              	.L233:
3151:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       default:
3152:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Asynchronous, Single-wire and IrDA mode
3153:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // GPIO pin function selected
3154:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         HAL_GPIO_DeInit (usart->io.ck->port, usart->io.ck->pin);
 4139              		.loc 2 3154 35
 4140 0af0 7B68     		ldr	r3, [r7, #4]
 4141 0af2 5B69     		ldr	r3, [r3, #20]
 4142              		.loc 2 3154 9
 4143 0af4 1A68     		ldr	r2, [r3]
 4144              		.loc 2 3154 55
 4145 0af6 7B68     		ldr	r3, [r7, #4]
 4146 0af8 5B69     		ldr	r3, [r3, #20]
 4147              		.loc 2 3154 58
 4148 0afa 9B88     		ldrh	r3, [r3, #4]
 4149              		.loc 2 3154 9
 4150 0afc 1946     		mov	r1, r3
 4151 0afe 1046     		mov	r0, r2
 4152 0b00 FFF7FEFF 		bl	HAL_GPIO_DeInit
 4153 0b04 03E0     		b	.L231
 4154              	.L257:
 4155 0b06 00BF     		.align	2
 4156              	.L256:
 4157 0b08 1F85EB51 		.word	1374389535
 4158              	.L253:
3155:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3156:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
 4159              		.loc 2 3156 3
 4160 0b0c 00BF     		nop
 4161              	.L231:
3157:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3158:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure RTS pin regarding Flow control configuration
3159:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.rts) {
 4162              		.loc 2 3159 16
 4163 0b0e 7B68     		ldr	r3, [r7, #4]
 4164 0b10 9B69     		ldr	r3, [r3, #24]
 4165              		.loc 2 3159 6
 4166 0b12 002B     		cmp	r3, #0
 4167 0b14 3AD0     		beq	.L234
3160:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if ((flow_control == ARM_USART_FLOW_CONTROL_RTS) ||
 4168              		.loc 2 3160 8
 4169 0b16 3B6C     		ldr	r3, [r7, #64]
 4170 0b18 B3F5803F 		cmp	r3, #65536
 4171 0b1c 03D0     		beq	.L235
 4172              		.loc 2 3160 54 discriminator 1
 4173 0b1e 3B6C     		ldr	r3, [r7, #64]
 4174 0b20 B3F5403F 		cmp	r3, #196608
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 161


 4175 0b24 1BD1     		bne	.L236
 4176              	.L235:
3161:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         (flow_control == ARM_USART_FLOW_CONTROL_RTS_CTS)) {
3162:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // USART RTS Alternate function
3163:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pin       = usart->io.rts->pin;
 4177              		.loc 2 3163 44
 4178 0b26 7B68     		ldr	r3, [r7, #4]
 4179 0b28 9B69     		ldr	r3, [r3, #24]
 4180              		.loc 2 3163 48
 4181 0b2a 9B88     		ldrh	r3, [r3, #4]
 4182              		.loc 2 3163 33
 4183 0b2c 7B61     		str	r3, [r7, #20]
3164:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 4184              		.loc 2 3164 33
 4185 0b2e 0223     		movs	r3, #2
 4186 0b30 BB61     		str	r3, [r7, #24]
3165:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pull      = usart->io.rts->pupd;
 4187              		.loc 2 3165 44
 4188 0b32 7B68     		ldr	r3, [r7, #4]
 4189 0b34 9B69     		ldr	r3, [r3, #24]
 4190              		.loc 2 3165 48
 4191 0b36 1B89     		ldrh	r3, [r3, #8]
 4192              		.loc 2 3165 33
 4193 0b38 FB61     		str	r3, [r7, #28]
3166:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Speed     = usart->io.rts->speed;
 4194              		.loc 2 3166 44
 4195 0b3a 7B68     		ldr	r3, [r7, #4]
 4196 0b3c 9B69     		ldr	r3, [r3, #24]
 4197              		.loc 2 3166 48
 4198 0b3e 5B89     		ldrh	r3, [r3, #10]
 4199              		.loc 2 3166 33
 4200 0b40 3B62     		str	r3, [r7, #32]
3167:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Alternate = usart->io.rts->af;
 4201              		.loc 2 3167 44
 4202 0b42 7B68     		ldr	r3, [r7, #4]
 4203 0b44 9B69     		ldr	r3, [r3, #24]
 4204              		.loc 2 3167 48
 4205 0b46 DB88     		ldrh	r3, [r3, #6]
 4206              		.loc 2 3167 33
 4207 0b48 7B62     		str	r3, [r7, #36]
3168:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       HAL_GPIO_Init(usart->io.rts->port, &GPIO_InitStruct);
 4208              		.loc 2 3168 30
 4209 0b4a 7B68     		ldr	r3, [r7, #4]
 4210 0b4c 9B69     		ldr	r3, [r3, #24]
 4211              		.loc 2 3168 7
 4212 0b4e 1B68     		ldr	r3, [r3]
 4213 0b50 07F11402 		add	r2, r7, #20
 4214 0b54 1146     		mov	r1, r2
 4215 0b56 1846     		mov	r0, r3
 4216 0b58 FFF7FEFF 		bl	HAL_GPIO_Init
 4217 0b5c 16E0     		b	.L234
 4218              	.L236:
3169:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     } else {
3170:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // GPIO output
3171:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pin       = usart->io.rts->pin;
 4219              		.loc 2 3171 44
 4220 0b5e 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 162


 4221 0b60 9B69     		ldr	r3, [r3, #24]
 4222              		.loc 2 3171 48
 4223 0b62 9B88     		ldrh	r3, [r3, #4]
 4224              		.loc 2 3171 33
 4225 0b64 7B61     		str	r3, [r7, #20]
3172:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 4226              		.loc 2 3172 33
 4227 0b66 0123     		movs	r3, #1
 4228 0b68 BB61     		str	r3, [r7, #24]
3173:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pull      = usart->io.rts->pupd;
 4229              		.loc 2 3173 44
 4230 0b6a 7B68     		ldr	r3, [r7, #4]
 4231 0b6c 9B69     		ldr	r3, [r3, #24]
 4232              		.loc 2 3173 48
 4233 0b6e 1B89     		ldrh	r3, [r3, #8]
 4234              		.loc 2 3173 33
 4235 0b70 FB61     		str	r3, [r7, #28]
3174:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Speed     = usart->io.rts->speed;
 4236              		.loc 2 3174 44
 4237 0b72 7B68     		ldr	r3, [r7, #4]
 4238 0b74 9B69     		ldr	r3, [r3, #24]
 4239              		.loc 2 3174 48
 4240 0b76 5B89     		ldrh	r3, [r3, #10]
 4241              		.loc 2 3174 33
 4242 0b78 3B62     		str	r3, [r7, #32]
3175:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       HAL_GPIO_Init(usart->io.rts->port, &GPIO_InitStruct);
 4243              		.loc 2 3175 30
 4244 0b7a 7B68     		ldr	r3, [r7, #4]
 4245 0b7c 9B69     		ldr	r3, [r3, #24]
 4246              		.loc 2 3175 7
 4247 0b7e 1B68     		ldr	r3, [r3]
 4248 0b80 07F11402 		add	r2, r7, #20
 4249 0b84 1146     		mov	r1, r2
 4250 0b86 1846     		mov	r0, r3
 4251 0b88 FFF7FEFF 		bl	HAL_GPIO_Init
 4252              	.L234:
3176:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3177:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3178:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3179:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure CTS pin regarding Flow control configuration
3180:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->io.cts) {
 4253              		.loc 2 3180 16
 4254 0b8c 7B68     		ldr	r3, [r7, #4]
 4255 0b8e DB69     		ldr	r3, [r3, #28]
 4256              		.loc 2 3180 6
 4257 0b90 002B     		cmp	r3, #0
 4258 0b92 3AD0     		beq	.L237
3181:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if ((flow_control == ARM_USART_FLOW_CONTROL_CTS) ||
 4259              		.loc 2 3181 8
 4260 0b94 3B6C     		ldr	r3, [r7, #64]
 4261 0b96 B3F5003F 		cmp	r3, #131072
 4262 0b9a 03D0     		beq	.L238
 4263              		.loc 2 3181 54 discriminator 1
 4264 0b9c 3B6C     		ldr	r3, [r7, #64]
 4265 0b9e B3F5403F 		cmp	r3, #196608
 4266 0ba2 1BD1     		bne	.L239
 4267              	.L238:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 163


3182:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         (flow_control == ARM_USART_FLOW_CONTROL_RTS_CTS)) {
3183:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // USART CTS Alternate function
3184:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pin       = usart->io.cts->pin;
 4268              		.loc 2 3184 44
 4269 0ba4 7B68     		ldr	r3, [r7, #4]
 4270 0ba6 DB69     		ldr	r3, [r3, #28]
 4271              		.loc 2 3184 48
 4272 0ba8 9B88     		ldrh	r3, [r3, #4]
 4273              		.loc 2 3184 33
 4274 0baa 7B61     		str	r3, [r7, #20]
3185:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 4275              		.loc 2 3185 33
 4276 0bac 0223     		movs	r3, #2
 4277 0bae BB61     		str	r3, [r7, #24]
3186:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pull      = usart->io.cts->pupd;
 4278              		.loc 2 3186 44
 4279 0bb0 7B68     		ldr	r3, [r7, #4]
 4280 0bb2 DB69     		ldr	r3, [r3, #28]
 4281              		.loc 2 3186 48
 4282 0bb4 1B89     		ldrh	r3, [r3, #8]
 4283              		.loc 2 3186 33
 4284 0bb6 FB61     		str	r3, [r7, #28]
3187:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Speed     = usart->io.cts->speed;
 4285              		.loc 2 3187 44
 4286 0bb8 7B68     		ldr	r3, [r7, #4]
 4287 0bba DB69     		ldr	r3, [r3, #28]
 4288              		.loc 2 3187 48
 4289 0bbc 5B89     		ldrh	r3, [r3, #10]
 4290              		.loc 2 3187 33
 4291 0bbe 3B62     		str	r3, [r7, #32]
3188:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Alternate = usart->io.cts->af;
 4292              		.loc 2 3188 44
 4293 0bc0 7B68     		ldr	r3, [r7, #4]
 4294 0bc2 DB69     		ldr	r3, [r3, #28]
 4295              		.loc 2 3188 48
 4296 0bc4 DB88     		ldrh	r3, [r3, #6]
 4297              		.loc 2 3188 33
 4298 0bc6 7B62     		str	r3, [r7, #36]
3189:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       HAL_GPIO_Init(usart->io.cts->port, &GPIO_InitStruct);
 4299              		.loc 2 3189 30
 4300 0bc8 7B68     		ldr	r3, [r7, #4]
 4301 0bca DB69     		ldr	r3, [r3, #28]
 4302              		.loc 2 3189 7
 4303 0bcc 1B68     		ldr	r3, [r3]
 4304 0bce 07F11402 		add	r2, r7, #20
 4305 0bd2 1146     		mov	r1, r2
 4306 0bd4 1846     		mov	r0, r3
 4307 0bd6 FFF7FEFF 		bl	HAL_GPIO_Init
 4308 0bda 16E0     		b	.L237
 4309              	.L239:
3190:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     } else {
3191:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // GPIO input
3192:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pin       = usart->io.cts->pin;
 4310              		.loc 2 3192 44
 4311 0bdc 7B68     		ldr	r3, [r7, #4]
 4312 0bde DB69     		ldr	r3, [r3, #28]
 4313              		.loc 2 3192 48
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 164


 4314 0be0 9B88     		ldrh	r3, [r3, #4]
 4315              		.loc 2 3192 33
 4316 0be2 7B61     		str	r3, [r7, #20]
3193:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 4317              		.loc 2 3193 33
 4318 0be4 0023     		movs	r3, #0
 4319 0be6 BB61     		str	r3, [r7, #24]
3194:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Pull      = usart->io.cts->pupd;
 4320              		.loc 2 3194 44
 4321 0be8 7B68     		ldr	r3, [r7, #4]
 4322 0bea DB69     		ldr	r3, [r3, #28]
 4323              		.loc 2 3194 48
 4324 0bec 1B89     		ldrh	r3, [r3, #8]
 4325              		.loc 2 3194 33
 4326 0bee FB61     		str	r3, [r7, #28]
3195:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       GPIO_InitStruct.Speed     = usart->io.cts->speed;
 4327              		.loc 2 3195 44
 4328 0bf0 7B68     		ldr	r3, [r7, #4]
 4329 0bf2 DB69     		ldr	r3, [r3, #28]
 4330              		.loc 2 3195 48
 4331 0bf4 5B89     		ldrh	r3, [r3, #10]
 4332              		.loc 2 3195 33
 4333 0bf6 3B62     		str	r3, [r7, #32]
3196:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       HAL_GPIO_Init(usart->io.cts->port, &GPIO_InitStruct);
 4334              		.loc 2 3196 30
 4335 0bf8 7B68     		ldr	r3, [r7, #4]
 4336 0bfa DB69     		ldr	r3, [r3, #28]
 4337              		.loc 2 3196 7
 4338 0bfc 1B68     		ldr	r3, [r3]
 4339 0bfe 07F11402 		add	r2, r7, #20
 4340 0c02 1146     		mov	r1, r2
 4341 0c04 1846     		mov	r0, r3
 4342 0c06 FFF7FEFF 		bl	HAL_GPIO_Init
 4343              	.L237:
3197:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3198:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3199:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3200:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Configure USART control registers
3201:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR1 = cr1;
 4344              		.loc 2 3201 8
 4345 0c0a 7B68     		ldr	r3, [r7, #4]
 4346 0c0c 5B68     		ldr	r3, [r3, #4]
 4347              		.loc 2 3201 19
 4348 0c0e BA6B     		ldr	r2, [r7, #56]
 4349 0c10 DA60     		str	r2, [r3, #12]
3202:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR2 = cr2;
 4350              		.loc 2 3202 8
 4351 0c12 7B68     		ldr	r3, [r7, #4]
 4352 0c14 5B68     		ldr	r3, [r3, #4]
 4353              		.loc 2 3202 19
 4354 0c16 7A6B     		ldr	r2, [r7, #52]
 4355 0c18 1A61     		str	r2, [r3, #16]
3203:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR3 = cr3;
 4356              		.loc 2 3203 8
 4357 0c1a 7B68     		ldr	r3, [r7, #4]
 4358 0c1c 5B68     		ldr	r3, [r3, #4]
 4359              		.loc 2 3203 19
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 165


 4360 0c1e 3A6B     		ldr	r2, [r7, #48]
 4361 0c20 5A61     		str	r2, [r3, #20]
3204:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3205:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // USART Enable
3206:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR1 |= USART_CR1_UE;
 4362              		.loc 2 3206 8
 4363 0c22 7B68     		ldr	r3, [r7, #4]
 4364 0c24 5B68     		ldr	r3, [r3, #4]
 4365              		.loc 2 3206 19
 4366 0c26 DA68     		ldr	r2, [r3, #12]
 4367              		.loc 2 3206 8
 4368 0c28 7B68     		ldr	r3, [r7, #4]
 4369 0c2a 5B68     		ldr	r3, [r3, #4]
 4370              		.loc 2 3206 19
 4371 0c2c 42F40052 		orr	r2, r2, #8192
 4372 0c30 DA60     		str	r2, [r3, #12]
3207:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3208:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Set configured flag
3209:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->flags |= USART_FLAG_CONFIGURED;
 4373              		.loc 2 3209 8
 4374 0c32 7B68     		ldr	r3, [r7, #4]
 4375 0c34 DB6A     		ldr	r3, [r3, #44]
 4376              		.loc 2 3209 22
 4377 0c36 DA7A     		ldrb	r2, [r3, #11]	@ zero_extendqisi2
 4378              		.loc 2 3209 8
 4379 0c38 7B68     		ldr	r3, [r7, #4]
 4380 0c3a DB6A     		ldr	r3, [r3, #44]
 4381              		.loc 2 3209 22
 4382 0c3c 42F00402 		orr	r2, r2, #4
 4383 0c40 D2B2     		uxtb	r2, r2
 4384 0c42 DA72     		strb	r2, [r3, #11]
3210:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3211:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 4385              		.loc 2 3211 10
 4386 0c44 0023     		movs	r3, #0
 4387              	.L240:
3212:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 4388              		.loc 2 3212 1 discriminator 2
 4389 0c46 1846     		mov	r0, r3
 4390 0c48 4837     		adds	r7, r7, #72
 4391              	.LCFI81:
 4392              		.cfi_def_cfa_offset 16
 4393 0c4a BD46     		mov	sp, r7
 4394              	.LCFI82:
 4395              		.cfi_def_cfa_register 13
 4396              		@ sp needed
 4397 0c4c B0BD     		pop	{r4, r5, r7, pc}
 4398              		.cfi_endproc
 4399              	.LFE142:
 4401 0c4e 00BF     		.section	.text.USART_GetStatus,"ax",%progbits
 4402              		.align	1
 4403              		.syntax unified
 4404              		.thumb
 4405              		.thumb_func
 4406              		.fpu fpv4-sp-d16
 4408              	USART_GetStatus:
 4409              	.LFB143:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 166


3213:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3214:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
3215:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          ARM_USART_STATUS USART_GetStatus (const USART_RESOURCES *usart)
3216:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Get USART status.
3217:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
3218:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      USART status \ref ARM_USART_STATUS
3219:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
3220:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static ARM_USART_STATUS USART_GetStatus (const USART_RESOURCES *usart) {
 4410              		.loc 2 3220 72
 4411              		.cfi_startproc
 4412              		@ args = 0, pretend = 0, frame = 16
 4413              		@ frame_needed = 1, uses_anonymous_args = 0
 4414              		@ link register save eliminated.
 4415 0000 80B4     		push	{r7}
 4416              	.LCFI83:
 4417              		.cfi_def_cfa_offset 4
 4418              		.cfi_offset 7, -4
 4419 0002 85B0     		sub	sp, sp, #20
 4420              	.LCFI84:
 4421              		.cfi_def_cfa_offset 24
 4422 0004 00AF     		add	r7, sp, #0
 4423              	.LCFI85:
 4424              		.cfi_def_cfa_register 7
 4425 0006 7860     		str	r0, [r7, #4]
3221:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   ARM_USART_STATUS status;
3222:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3223:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->xfer->send_active != 0U) {
 4426              		.loc 2 3223 12
 4427 0008 7B68     		ldr	r3, [r7, #4]
 4428 000a 1B6B     		ldr	r3, [r3, #48]
 4429              		.loc 2 3223 18
 4430 000c 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 4431              		.loc 2 3223 6
 4432 0010 002B     		cmp	r3, #0
 4433 0012 04D0     		beq	.L259
3224:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     status.tx_busy        = 1U;
 4434              		.loc 2 3224 27
 4435 0014 3B7B     		ldrb	r3, [r7, #12]
 4436 0016 43F00103 		orr	r3, r3, #1
 4437 001a 3B73     		strb	r3, [r7, #12]
 4438 001c 10E0     		b	.L260
 4439              	.L259:
3225:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else {
3226:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     status.tx_busy        = ((usart->reg->SR & USART_SR_TC) ? (0U) : (1U));
 4440              		.loc 2 3226 36
 4441 001e 7B68     		ldr	r3, [r7, #4]
 4442 0020 5B68     		ldr	r3, [r3, #4]
 4443              		.loc 2 3226 41
 4444 0022 1B68     		ldr	r3, [r3]
 4445              		.loc 2 3226 46
 4446 0024 03F04003 		and	r3, r3, #64
 4447              		.loc 2 3226 68
 4448 0028 002B     		cmp	r3, #0
 4449 002a 0CBF     		ite	eq
 4450 002c 0123     		moveq	r3, #1
 4451 002e 0023     		movne	r3, #0
 4452 0030 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 167


 4453 0032 03F00103 		and	r3, r3, #1
 4454 0036 DAB2     		uxtb	r2, r3
 4455              		.loc 2 3226 27
 4456 0038 3B7B     		ldrb	r3, [r7, #12]
 4457 003a 62F30003 		bfi	r3, r2, #0, #1
 4458 003e 3B73     		strb	r3, [r7, #12]
 4459              	.L260:
3227:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3228:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   status.rx_busy          = usart->info->status.rx_busy;
 4460              		.loc 2 3228 34
 4461 0040 7B68     		ldr	r3, [r7, #4]
 4462 0042 DB6A     		ldr	r3, [r3, #44]
 4463              		.loc 2 3228 48
 4464 0044 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 4465 0046 03F00103 		and	r3, r3, #1
 4466 004a DAB2     		uxtb	r2, r3
 4467              		.loc 2 3228 27
 4468 004c 3B7B     		ldrb	r3, [r7, #12]
 4469 004e 62F34103 		bfi	r3, r2, #1, #1
 4470 0052 3B73     		strb	r3, [r7, #12]
3229:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   status.tx_underflow     = usart->info->status.tx_underflow;
 4471              		.loc 2 3229 34
 4472 0054 7B68     		ldr	r3, [r7, #4]
 4473 0056 DB6A     		ldr	r3, [r3, #44]
 4474              		.loc 2 3229 48
 4475 0058 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 4476 005a 03F00103 		and	r3, r3, #1
 4477 005e DAB2     		uxtb	r2, r3
 4478              		.loc 2 3229 27
 4479 0060 3B7B     		ldrb	r3, [r7, #12]
 4480 0062 62F38203 		bfi	r3, r2, #2, #1
 4481 0066 3B73     		strb	r3, [r7, #12]
3230:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   status.rx_overflow      = usart->info->status.rx_overflow;
 4482              		.loc 2 3230 34
 4483 0068 7B68     		ldr	r3, [r7, #4]
 4484 006a DB6A     		ldr	r3, [r3, #44]
 4485              		.loc 2 3230 48
 4486 006c DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 4487 006e 03F00103 		and	r3, r3, #1
 4488 0072 DAB2     		uxtb	r2, r3
 4489              		.loc 2 3230 27
 4490 0074 3B7B     		ldrb	r3, [r7, #12]
 4491 0076 62F3C303 		bfi	r3, r2, #3, #1
 4492 007a 3B73     		strb	r3, [r7, #12]
3231:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   status.rx_break         = usart->info->status.rx_break;
 4493              		.loc 2 3231 34
 4494 007c 7B68     		ldr	r3, [r7, #4]
 4495 007e DB6A     		ldr	r3, [r3, #44]
 4496              		.loc 2 3231 48
 4497 0080 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 4498 0082 03F00103 		and	r3, r3, #1
 4499 0086 DAB2     		uxtb	r2, r3
 4500              		.loc 2 3231 27
 4501 0088 3B7B     		ldrb	r3, [r7, #12]
 4502 008a 62F30413 		bfi	r3, r2, #4, #1
 4503 008e 3B73     		strb	r3, [r7, #12]
3232:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   status.rx_framing_error = usart->info->status.rx_framing_error;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 168


 4504              		.loc 2 3232 34
 4505 0090 7B68     		ldr	r3, [r7, #4]
 4506 0092 DB6A     		ldr	r3, [r3, #44]
 4507              		.loc 2 3232 48
 4508 0094 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 4509 0096 03F00103 		and	r3, r3, #1
 4510 009a DAB2     		uxtb	r2, r3
 4511              		.loc 2 3232 27
 4512 009c 3B7B     		ldrb	r3, [r7, #12]
 4513 009e 62F34513 		bfi	r3, r2, #5, #1
 4514 00a2 3B73     		strb	r3, [r7, #12]
3233:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   status.rx_parity_error  = usart->info->status.rx_parity_error;
 4515              		.loc 2 3233 34
 4516 00a4 7B68     		ldr	r3, [r7, #4]
 4517 00a6 DB6A     		ldr	r3, [r3, #44]
 4518              		.loc 2 3233 48
 4519 00a8 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 4520 00aa 03F00103 		and	r3, r3, #1
 4521 00ae DAB2     		uxtb	r2, r3
 4522              		.loc 2 3233 27
 4523 00b0 3B7B     		ldrb	r3, [r7, #12]
 4524 00b2 62F38613 		bfi	r3, r2, #6, #1
 4525 00b6 3B73     		strb	r3, [r7, #12]
3234:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3235:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return status;
 4526              		.loc 2 3235 10
 4527 00b8 FB68     		ldr	r3, [r7, #12]
3236:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 4528              		.loc 2 3236 1
 4529 00ba 1846     		mov	r0, r3
 4530 00bc 1437     		adds	r7, r7, #20
 4531              	.LCFI86:
 4532              		.cfi_def_cfa_offset 4
 4533 00be BD46     		mov	sp, r7
 4534              	.LCFI87:
 4535              		.cfi_def_cfa_register 13
 4536              		@ sp needed
 4537 00c0 5DF8047B 		ldr	r7, [sp], #4
 4538              	.LCFI88:
 4539              		.cfi_restore 7
 4540              		.cfi_def_cfa_offset 0
 4541 00c4 7047     		bx	lr
 4542              		.cfi_endproc
 4543              	.LFE143:
 4545              		.section	.text.USART_SetModemControl,"ax",%progbits
 4546              		.align	1
 4547              		.syntax unified
 4548              		.thumb
 4549              		.thumb_func
 4550              		.fpu fpv4-sp-d16
 4552              	USART_SetModemControl:
 4553              	.LFB144:
3237:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3238:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
3239:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          int32_t USART_SetModemControl (      ARM_USART_MODEM_CONTROL  control,
3240:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                               const USART_RESOURCES         *usart)
3241:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Set USART Modem Control line state.
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 169


3242:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   control   \ref ARM_USART_MODEM_CONTROL
3243:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
3244:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      \ref execution_status
3245:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
3246:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t USART_SetModemControl (      ARM_USART_MODEM_CONTROL  control,
3247:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****                                       const USART_RESOURCES         *usart) {
 4554              		.loc 2 3247 77
 4555              		.cfi_startproc
 4556              		@ args = 0, pretend = 0, frame = 8
 4557              		@ frame_needed = 1, uses_anonymous_args = 0
 4558 0000 80B5     		push	{r7, lr}
 4559              	.LCFI89:
 4560              		.cfi_def_cfa_offset 8
 4561              		.cfi_offset 7, -8
 4562              		.cfi_offset 14, -4
 4563 0002 82B0     		sub	sp, sp, #8
 4564              	.LCFI90:
 4565              		.cfi_def_cfa_offset 16
 4566 0004 00AF     		add	r7, sp, #0
 4567              	.LCFI91:
 4568              		.cfi_def_cfa_register 7
 4569 0006 0346     		mov	r3, r0
 4570 0008 3960     		str	r1, [r7]
 4571 000a FB71     		strb	r3, [r7, #7]
3248:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3249:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((control != ARM_USART_RTS_CLEAR) && 
 4572              		.loc 2 3249 6
 4573 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4574 000e 002B     		cmp	r3, #0
 4575 0010 0BD0     		beq	.L263
 4576              		.loc 2 3249 40 discriminator 1
 4577 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4578 0014 012B     		cmp	r3, #1
 4579 0016 08D0     		beq	.L263
3250:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       (control != ARM_USART_RTS_SET)   &&
 4580              		.loc 2 3250 40
 4581 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4582 001a 022B     		cmp	r3, #2
 4583 001c 05D0     		beq	.L263
3251:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       (control != ARM_USART_DTR_CLEAR) &&
 4584              		.loc 2 3251 40
 4585 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4586 0020 032B     		cmp	r3, #3
 4587 0022 02D0     		beq	.L263
3252:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       (control != ARM_USART_DTR_SET)) {
3253:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return ARM_DRIVER_ERROR_PARAMETER;
 4588              		.loc 2 3253 12
 4589 0024 6FF00403 		mvn	r3, #4
 4590 0028 49E0     		b	.L264
 4591              	.L263:
3254:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3255:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3256:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   switch (control) {
 4592              		.loc 2 3256 3
 4593 002a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4594 002c 032B     		cmp	r3, #3
 4595 002e 45DC     		bgt	.L265
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 170


 4596 0030 022B     		cmp	r3, #2
 4597 0032 40DA     		bge	.L266
 4598 0034 002B     		cmp	r3, #0
 4599 0036 02D0     		beq	.L267
 4600 0038 012B     		cmp	r3, #1
 4601 003a 1ED0     		beq	.L268
 4602 003c 3EE0     		b	.L265
 4603              	.L267:
3257:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_RTS_CLEAR:
3258:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->info->flow_control == ARM_USART_FLOW_CONTROL_NONE) ||
 4604              		.loc 2 3258 17
 4605 003e 3B68     		ldr	r3, [r7]
 4606 0040 DB6A     		ldr	r3, [r3, #44]
 4607              		.loc 2 3258 23
 4608 0042 1B69     		ldr	r3, [r3, #16]
 4609              		.loc 2 3258 10
 4610 0044 002B     		cmp	r3, #0
 4611 0046 05D0     		beq	.L269
3259:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->info->flow_control == ARM_USART_FLOW_CONTROL_CTS)) {
 4612              		.loc 2 3259 17 discriminator 1
 4613 0048 3B68     		ldr	r3, [r7]
 4614 004a DB6A     		ldr	r3, [r3, #44]
 4615              		.loc 2 3259 23 discriminator 1
 4616 004c 1B69     		ldr	r3, [r3, #16]
3258:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->info->flow_control == ARM_USART_FLOW_CONTROL_CTS)) {
 4617              		.loc 2 3258 70 discriminator 1
 4618 004e B3F5003F 		cmp	r3, #131072
 4619 0052 0ED1     		bne	.L270
 4620              	.L269:
3260:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->io.rts) {
 4621              		.loc 2 3260 22
 4622 0054 3B68     		ldr	r3, [r7]
 4623 0056 9B69     		ldr	r3, [r3, #24]
 4624              		.loc 2 3260 12
 4625 0058 002B     		cmp	r3, #0
 4626 005a 0DD0     		beq	.L272
3261:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_WritePin (usart->io.rts->port, usart->io.rts->pin, GPIO_PIN_SET);
 4627              		.loc 2 3261 39
 4628 005c 3B68     		ldr	r3, [r7]
 4629 005e 9B69     		ldr	r3, [r3, #24]
 4630              		.loc 2 3261 11
 4631 0060 1868     		ldr	r0, [r3]
 4632              		.loc 2 3261 60
 4633 0062 3B68     		ldr	r3, [r7]
 4634 0064 9B69     		ldr	r3, [r3, #24]
 4635              		.loc 2 3261 11
 4636 0066 9B88     		ldrh	r3, [r3, #4]
 4637 0068 0122     		movs	r2, #1
 4638 006a 1946     		mov	r1, r3
 4639 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
3260:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->io.rts) {
 4640              		.loc 2 3260 12
 4641 0070 02E0     		b	.L272
 4642              	.L270:
3262:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
3263:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else {
3264:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Hardware RTS
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 171


3265:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         return ARM_DRIVER_ERROR;
 4643              		.loc 2 3265 16
 4644 0072 4FF0FF33 		mov	r3, #-1
 4645 0076 22E0     		b	.L264
 4646              	.L272:
3266:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3267:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 4647              		.loc 2 3267 7 discriminator 1
 4648 0078 20E0     		b	.L265
 4649              	.L268:
3268:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_RTS_SET:
3269:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->info->flow_control == ARM_USART_FLOW_CONTROL_NONE) ||
 4650              		.loc 2 3269 17
 4651 007a 3B68     		ldr	r3, [r7]
 4652 007c DB6A     		ldr	r3, [r3, #44]
 4653              		.loc 2 3269 23
 4654 007e 1B69     		ldr	r3, [r3, #16]
 4655              		.loc 2 3269 10
 4656 0080 002B     		cmp	r3, #0
 4657 0082 05D0     		beq	.L273
3270:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->info->flow_control == ARM_USART_FLOW_CONTROL_CTS)) {
 4658              		.loc 2 3270 17 discriminator 1
 4659 0084 3B68     		ldr	r3, [r7]
 4660 0086 DB6A     		ldr	r3, [r3, #44]
 4661              		.loc 2 3270 23 discriminator 1
 4662 0088 1B69     		ldr	r3, [r3, #16]
3269:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->info->flow_control == ARM_USART_FLOW_CONTROL_CTS)) {
 4663              		.loc 2 3269 70 discriminator 1
 4664 008a B3F5003F 		cmp	r3, #131072
 4665 008e 0ED1     		bne	.L274
 4666              	.L273:
3271:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->io.rts) {
 4667              		.loc 2 3271 22
 4668 0090 3B68     		ldr	r3, [r7]
 4669 0092 9B69     		ldr	r3, [r3, #24]
 4670              		.loc 2 3271 12
 4671 0094 002B     		cmp	r3, #0
 4672 0096 0DD0     		beq	.L276
3272:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           HAL_GPIO_WritePin (usart->io.rts->port, usart->io.rts->pin, GPIO_PIN_RESET);
 4673              		.loc 2 3272 39
 4674 0098 3B68     		ldr	r3, [r7]
 4675 009a 9B69     		ldr	r3, [r3, #24]
 4676              		.loc 2 3272 11
 4677 009c 1868     		ldr	r0, [r3]
 4678              		.loc 2 3272 60
 4679 009e 3B68     		ldr	r3, [r7]
 4680 00a0 9B69     		ldr	r3, [r3, #24]
 4681              		.loc 2 3272 11
 4682 00a2 9B88     		ldrh	r3, [r3, #4]
 4683 00a4 0022     		movs	r2, #0
 4684 00a6 1946     		mov	r1, r3
 4685 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
3271:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->io.rts) {
 4686              		.loc 2 3271 12
 4687 00ac 02E0     		b	.L276
 4688              	.L274:
3273:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 172


3274:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else {
3275:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Hardware RTS
3276:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         return ARM_DRIVER_ERROR;
 4689              		.loc 2 3276 16
 4690 00ae 4FF0FF33 		mov	r3, #-1
 4691 00b2 04E0     		b	.L264
 4692              	.L276:
3277:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3278:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       break;
 4693              		.loc 2 3278 7 discriminator 2
 4694 00b4 02E0     		b	.L265
 4695              	.L266:
3279:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_DTR_CLEAR:
3280:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     case ARM_USART_DTR_SET:
3281:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       return ARM_DRIVER_ERROR_UNSUPPORTED;
 4696              		.loc 2 3281 14
 4697 00b6 6FF00303 		mvn	r3, #3
 4698 00ba 00E0     		b	.L264
 4699              	.L265:
3282:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3283:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3284:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return ARM_DRIVER_OK;
 4700              		.loc 2 3284 10
 4701 00bc 0023     		movs	r3, #0
 4702              	.L264:
3285:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 4703              		.loc 2 3285 1
 4704 00be 1846     		mov	r0, r3
 4705 00c0 0837     		adds	r7, r7, #8
 4706              	.LCFI92:
 4707              		.cfi_def_cfa_offset 8
 4708 00c2 BD46     		mov	sp, r7
 4709              	.LCFI93:
 4710              		.cfi_def_cfa_register 13
 4711              		@ sp needed
 4712 00c4 80BD     		pop	{r7, pc}
 4713              		.cfi_endproc
 4714              	.LFE144:
 4716              		.section	.text.USART_GetModemStatus,"ax",%progbits
 4717              		.align	1
 4718              		.syntax unified
 4719              		.thumb
 4720              		.thumb_func
 4721              		.fpu fpv4-sp-d16
 4723              	USART_GetModemStatus:
 4724              	.LFB145:
3286:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3287:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
3288:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          ARM_USART_MODEM_STATUS USART_GetModemStatus (const USART_RESOURCES *usart)
3289:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       Get USART Modem Status lines state.
3290:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
3291:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \return      modem status \ref ARM_USART_MODEM_STATUS
3292:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
3293:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static ARM_USART_MODEM_STATUS USART_GetModemStatus (const USART_RESOURCES *usart) {
 4725              		.loc 2 3293 83
 4726              		.cfi_startproc
 4727              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 173


 4728              		@ frame_needed = 1, uses_anonymous_args = 0
 4729 0000 80B5     		push	{r7, lr}
 4730              	.LCFI94:
 4731              		.cfi_def_cfa_offset 8
 4732              		.cfi_offset 7, -8
 4733              		.cfi_offset 14, -4
 4734 0002 84B0     		sub	sp, sp, #16
 4735              	.LCFI95:
 4736              		.cfi_def_cfa_offset 24
 4737 0004 00AF     		add	r7, sp, #0
 4738              	.LCFI96:
 4739              		.cfi_def_cfa_register 7
 4740 0006 7860     		str	r0, [r7, #4]
3294:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   ARM_USART_MODEM_STATUS modem_status;
3295:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3296:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   modem_status.cts = 0U;
 4741              		.loc 2 3296 20
 4742 0008 3B7B     		ldrb	r3, [r7, #12]
 4743 000a 6FF30003 		bfc	r3, #0, #1
 4744 000e 3B73     		strb	r3, [r7, #12]
3297:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->info->flow_control == ARM_USART_FLOW_CONTROL_NONE) ||
 4745              		.loc 2 3297 13
 4746 0010 7B68     		ldr	r3, [r7, #4]
 4747 0012 DB6A     		ldr	r3, [r3, #44]
 4748              		.loc 2 3297 19
 4749 0014 1B69     		ldr	r3, [r3, #16]
 4750              		.loc 2 3297 6
 4751 0016 002B     		cmp	r3, #0
 4752 0018 05D0     		beq	.L278
3298:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       (usart->info->flow_control == ARM_USART_FLOW_CONTROL_RTS)) {
 4753              		.loc 2 3298 13 discriminator 1
 4754 001a 7B68     		ldr	r3, [r7, #4]
 4755 001c DB6A     		ldr	r3, [r3, #44]
 4756              		.loc 2 3298 19 discriminator 1
 4757 001e 1B69     		ldr	r3, [r3, #16]
3297:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((usart->info->flow_control == ARM_USART_FLOW_CONTROL_NONE) ||
 4758              		.loc 2 3297 66 discriminator 1
 4759 0020 B3F5803F 		cmp	r3, #65536
 4760 0024 14D1     		bne	.L279
 4761              	.L278:
3299:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (usart->io.cts) {
 4762              		.loc 2 3299 18
 4763 0026 7B68     		ldr	r3, [r7, #4]
 4764 0028 DB69     		ldr	r3, [r3, #28]
 4765              		.loc 2 3299 8
 4766 002a 002B     		cmp	r3, #0
 4767 002c 10D0     		beq	.L279
3300:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (HAL_GPIO_ReadPin (usart->io.cts->port, usart->io.cts->pin) == GPIO_PIN_RESET) {
 4768              		.loc 2 3300 38
 4769 002e 7B68     		ldr	r3, [r7, #4]
 4770 0030 DB69     		ldr	r3, [r3, #28]
 4771              		.loc 2 3300 11
 4772 0032 1A68     		ldr	r2, [r3]
 4773              		.loc 2 3300 59
 4774 0034 7B68     		ldr	r3, [r7, #4]
 4775 0036 DB69     		ldr	r3, [r3, #28]
 4776              		.loc 2 3300 11
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 174


 4777 0038 9B88     		ldrh	r3, [r3, #4]
 4778 003a 1946     		mov	r1, r3
 4779 003c 1046     		mov	r0, r2
 4780 003e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 4781 0042 0346     		mov	r3, r0
 4782              		.loc 2 3300 10
 4783 0044 002B     		cmp	r3, #0
 4784 0046 03D1     		bne	.L279
3301:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         modem_status.cts = 1U;
 4785              		.loc 2 3301 26
 4786 0048 3B7B     		ldrb	r3, [r7, #12]
 4787 004a 43F00103 		orr	r3, r3, #1
 4788 004e 3B73     		strb	r3, [r7, #12]
 4789              	.L279:
3302:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3303:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3304:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3305:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   modem_status.dsr = 0U;
 4790              		.loc 2 3305 20
 4791 0050 3B7B     		ldrb	r3, [r7, #12]
 4792 0052 6FF34103 		bfc	r3, #1, #1
 4793 0056 3B73     		strb	r3, [r7, #12]
3306:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   modem_status.ri  = 0U;
 4794              		.loc 2 3306 20
 4795 0058 3B7B     		ldrb	r3, [r7, #12]
 4796 005a 6FF3C303 		bfc	r3, #3, #1
 4797 005e 3B73     		strb	r3, [r7, #12]
3307:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   modem_status.dcd = 0U;
 4798              		.loc 2 3307 20
 4799 0060 3B7B     		ldrb	r3, [r7, #12]
 4800 0062 6FF38203 		bfc	r3, #2, #1
 4801 0066 3B73     		strb	r3, [r7, #12]
3308:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3309:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   return modem_status;
 4802              		.loc 2 3309 10
 4803 0068 FB68     		ldr	r3, [r7, #12]
3310:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 4804              		.loc 2 3310 1
 4805 006a 1846     		mov	r0, r3
 4806 006c 1037     		adds	r7, r7, #16
 4807              	.LCFI97:
 4808              		.cfi_def_cfa_offset 8
 4809 006e BD46     		mov	sp, r7
 4810              	.LCFI98:
 4811              		.cfi_def_cfa_register 13
 4812              		@ sp needed
 4813 0070 80BD     		pop	{r7, pc}
 4814              		.cfi_endproc
 4815              	.LFE145:
 4817              		.section	.text.USART_IRQHandler,"ax",%progbits
 4818              		.align	1
 4819              		.global	USART_IRQHandler
 4820              		.syntax unified
 4821              		.thumb
 4822              		.thumb_func
 4823              		.fpu fpv4-sp-d16
 4825              	USART_IRQHandler:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 175


 4826              	.LFB146:
3311:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3312:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3313:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** /**
3314:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \fn          void USART_IRQHandler (const USART_RESOURCES *usart)
3315:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \brief       USART Interrupt handler.
3316:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   \param[in]   usart     Pointer to USART resources
3317:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** */
3318:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** void USART_IRQHandler (const USART_RESOURCES *usart) {
 4827              		.loc 2 3318 54
 4828              		.cfi_startproc
 4829              		@ args = 0, pretend = 0, frame = 24
 4830              		@ frame_needed = 1, uses_anonymous_args = 0
 4831 0000 80B5     		push	{r7, lr}
 4832              	.LCFI99:
 4833              		.cfi_def_cfa_offset 8
 4834              		.cfi_offset 7, -8
 4835              		.cfi_offset 14, -4
 4836 0002 86B0     		sub	sp, sp, #24
 4837              	.LCFI100:
 4838              		.cfi_def_cfa_offset 32
 4839 0004 00AF     		add	r7, sp, #0
 4840              	.LCFI101:
 4841              		.cfi_def_cfa_register 7
 4842 0006 7860     		str	r0, [r7, #4]
3319:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t val, sr, event;
3320:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint16_t data;
3321:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3322:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Read USART status register
3323:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   sr = usart->reg->SR;
 4843              		.loc 2 3323 13
 4844 0008 7B68     		ldr	r3, [r7, #4]
 4845 000a 5B68     		ldr	r3, [r3, #4]
 4846              		.loc 2 3323 6
 4847 000c 1B68     		ldr	r3, [r3]
 4848 000e FB60     		str	r3, [r7, #12]
3324:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3325:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Reset local variables
3326:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   val   = 0U;
 4849              		.loc 2 3326 9
 4850 0010 0023     		movs	r3, #0
 4851 0012 BB60     		str	r3, [r7, #8]
3327:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   event = 0U;
 4852              		.loc 2 3327 9
 4853 0014 0023     		movs	r3, #0
 4854 0016 7B61     		str	r3, [r7, #20]
3328:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   data  = 0U;
 4855              		.loc 2 3328 9
 4856 0018 0023     		movs	r3, #0
 4857 001a 7B82     		strh	r3, [r7, #18]	@ movhi
3329:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3330:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Read Data register not empty
3331:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (sr & USART_SR_RXNE & usart->reg->CR1) {
 4858              		.loc 2 3331 33
 4859 001c 7B68     		ldr	r3, [r7, #4]
 4860 001e 5B68     		ldr	r3, [r3, #4]
 4861              		.loc 2 3331 38
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 176


 4862 0020 DA68     		ldr	r2, [r3, #12]
 4863              		.loc 2 3331 26
 4864 0022 FB68     		ldr	r3, [r7, #12]
 4865 0024 1340     		ands	r3, r3, r2
 4866 0026 03F02003 		and	r3, r3, #32
 4867              		.loc 2 3331 6
 4868 002a 002B     		cmp	r3, #0
 4869 002c 00F08B80 		beq	.L282
3332:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Check for RX overflow
3333:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (usart->info->status.rx_busy == 0U) {
 4870              		.loc 2 3333 14
 4871 0030 7B68     		ldr	r3, [r7, #4]
 4872 0032 DB6A     		ldr	r3, [r3, #44]
 4873              		.loc 2 3333 28
 4874 0034 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 4875              		.loc 2 3333 8
 4876 0036 002B     		cmp	r3, #0
 4877 0038 0BD1     		bne	.L283
3334:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // New receive has not been started
3335:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Dump RX data
3336:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->reg->DR;
 4878              		.loc 2 3336 12
 4879 003a 7B68     		ldr	r3, [r7, #4]
 4880 003c 5B68     		ldr	r3, [r3, #4]
 4881              		.loc 2 3336 17
 4882 003e 5B68     		ldr	r3, [r3, #4]
3337:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->status.rx_overflow = 1;
 4883              		.loc 2 3337 12
 4884 0040 7B68     		ldr	r3, [r7, #4]
 4885 0042 DB6A     		ldr	r3, [r3, #44]
 4886              		.loc 2 3337 39
 4887 0044 0122     		movs	r2, #1
 4888 0046 DA71     		strb	r2, [r3, #7]
3338:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       event |= ARM_USART_EVENT_RX_OVERFLOW;
 4889              		.loc 2 3338 13
 4890 0048 7B69     		ldr	r3, [r7, #20]
 4891 004a 43F02003 		orr	r3, r3, #32
 4892 004e 7B61     		str	r3, [r7, #20]
 4893 0050 79E0     		b	.L282
 4894              	.L283:
3339:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     } else {
3340:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if ((usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER)  &&
 4895              		.loc 2 3340 17
 4896 0052 7B68     		ldr	r3, [r7, #4]
 4897 0054 DB6A     		ldr	r3, [r3, #44]
 4898              		.loc 2 3340 23
 4899 0056 DB68     		ldr	r3, [r3, #12]
 4900              		.loc 2 3340 10
 4901 0058 022B     		cmp	r3, #2
 4902 005a 08D1     		bne	.L284
3341:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->xfer->sync_mode == USART_SYNC_MODE_TX)) {
 4903              		.loc 2 3341 17 discriminator 1
 4904 005c 7B68     		ldr	r3, [r7, #4]
 4905 005e 1B6B     		ldr	r3, [r3, #48]
 4906              		.loc 2 3341 23 discriminator 1
 4907 0060 DB69     		ldr	r3, [r3, #28]
3340:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           (usart->xfer->sync_mode == USART_SYNC_MODE_TX)) {
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 177


 4908              		.loc 2 3340 69 discriminator 1
 4909 0062 012B     		cmp	r3, #1
 4910 0064 03D1     		bne	.L284
3342:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Dummy read in synchronous transmit only mode
3343:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->DR;
 4911              		.loc 2 3343 14
 4912 0066 7B68     		ldr	r3, [r7, #4]
 4913 0068 5B68     		ldr	r3, [r3, #4]
 4914              		.loc 2 3343 19
 4915 006a 5B68     		ldr	r3, [r3, #4]
 4916 006c 03E0     		b	.L285
 4917              	.L284:
3344:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       } else {
3345:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Read data from RX FIFO into receive buffer
3346:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         data = (uint16_t)usart->reg->DR;
 4918              		.loc 2 3346 31
 4919 006e 7B68     		ldr	r3, [r7, #4]
 4920 0070 5B68     		ldr	r3, [r3, #4]
 4921              		.loc 2 3346 36
 4922 0072 5B68     		ldr	r3, [r3, #4]
 4923              		.loc 2 3346 14
 4924 0074 7B82     		strh	r3, [r7, #18]	@ movhi
 4925              	.L285:
3347:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3348:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3349:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       *(usart->xfer->rx_buf++) = (uint8_t)data;
 4926              		.loc 2 3349 14
 4927 0076 7B68     		ldr	r3, [r7, #4]
 4928 0078 1A6B     		ldr	r2, [r3, #48]
 4929              		.loc 2 3349 20
 4930 007a 9368     		ldr	r3, [r2, #8]
 4931              		.loc 2 3349 28
 4932 007c 591C     		adds	r1, r3, #1
 4933 007e 9160     		str	r1, [r2, #8]
 4934              		.loc 2 3349 34
 4935 0080 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 4936 0082 D2B2     		uxtb	r2, r2
 4937              		.loc 2 3349 32
 4938 0084 1A70     		strb	r2, [r3]
3350:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3351:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // If nine bit data, no parity
3352:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       val = usart->reg->CR1;
 4939              		.loc 2 3352 18
 4940 0086 7B68     		ldr	r3, [r7, #4]
 4941 0088 5B68     		ldr	r3, [r3, #4]
 4942              		.loc 2 3352 11
 4943 008a DB68     		ldr	r3, [r3, #12]
 4944 008c BB60     		str	r3, [r7, #8]
3353:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (((val & USART_CR1_PCE) == 0U) &&
 4945              		.loc 2 3353 17
 4946 008e BB68     		ldr	r3, [r7, #8]
 4947 0090 03F48063 		and	r3, r3, #1024
 4948              		.loc 2 3353 10
 4949 0094 002B     		cmp	r3, #0
 4950 0096 0ED1     		bne	.L286
3354:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           ((val & USART_CR1_M)   != 0U)) {
 4951              		.loc 2 3354 17 discriminator 1
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 178


 4952 0098 BB68     		ldr	r3, [r7, #8]
 4953 009a 03F48053 		and	r3, r3, #4096
3353:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (((val & USART_CR1_PCE) == 0U) &&
 4954              		.loc 2 3353 41 discriminator 1
 4955 009e 002B     		cmp	r3, #0
 4956 00a0 09D0     		beq	.L286
3355:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         *(usart->xfer->rx_buf++) = (uint8_t)(data >> 8U);
 4957              		.loc 2 3355 36
 4958 00a2 7B8A     		ldrh	r3, [r7, #18]
 4959 00a4 1B0A     		lsrs	r3, r3, #8
 4960 00a6 98B2     		uxth	r0, r3
 4961              		.loc 2 3355 16
 4962 00a8 7B68     		ldr	r3, [r7, #4]
 4963 00aa 1A6B     		ldr	r2, [r3, #48]
 4964              		.loc 2 3355 22
 4965 00ac 9368     		ldr	r3, [r2, #8]
 4966              		.loc 2 3355 30
 4967 00ae 591C     		adds	r1, r3, #1
 4968 00b0 9160     		str	r1, [r2, #8]
 4969              		.loc 2 3355 36
 4970 00b2 C2B2     		uxtb	r2, r0
 4971              		.loc 2 3355 34
 4972 00b4 1A70     		strb	r2, [r3]
 4973              	.L286:
3356:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3357:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->rx_cnt++;
 4974              		.loc 2 3357 12
 4975 00b6 7B68     		ldr	r3, [r7, #4]
 4976 00b8 1B6B     		ldr	r3, [r3, #48]
 4977              		.loc 2 3357 18
 4978 00ba 1A69     		ldr	r2, [r3, #16]
 4979              		.loc 2 3357 26
 4980 00bc 0132     		adds	r2, r2, #1
 4981 00be 1A61     		str	r2, [r3, #16]
3358:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3359:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Check if requested amount of data is received
3360:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->xfer->rx_cnt == usart->xfer->rx_num) {
 4982              		.loc 2 3360 16
 4983 00c0 7B68     		ldr	r3, [r7, #4]
 4984 00c2 1B6B     		ldr	r3, [r3, #48]
 4985              		.loc 2 3360 22
 4986 00c4 1A69     		ldr	r2, [r3, #16]
 4987              		.loc 2 3360 39
 4988 00c6 7B68     		ldr	r3, [r7, #4]
 4989 00c8 1B6B     		ldr	r3, [r3, #48]
 4990              		.loc 2 3360 45
 4991 00ca 1B68     		ldr	r3, [r3]
 4992              		.loc 2 3360 10
 4993 00cc 9A42     		cmp	r2, r3
 4994 00ce 3AD1     		bne	.L282
3361:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3362:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Disable IDLE interrupt
3363:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 &= ~USART_CR1_IDLEIE;
 4995              		.loc 2 3363 14
 4996 00d0 7B68     		ldr	r3, [r7, #4]
 4997 00d2 5B68     		ldr	r3, [r3, #4]
 4998              		.loc 2 3363 25
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 179


 4999 00d4 DA68     		ldr	r2, [r3, #12]
 5000              		.loc 2 3363 14
 5001 00d6 7B68     		ldr	r3, [r7, #4]
 5002 00d8 5B68     		ldr	r3, [r3, #4]
 5003              		.loc 2 3363 25
 5004 00da 22F01002 		bic	r2, r2, #16
 5005 00de DA60     		str	r2, [r3, #12]
3364:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3365:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Clear RX busy flag and set receive transfer complete event
3366:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->info->status.rx_busy = 0U;
 5006              		.loc 2 3366 14
 5007 00e0 7B68     		ldr	r3, [r7, #4]
 5008 00e2 DB6A     		ldr	r3, [r3, #44]
 5009              		.loc 2 3366 37
 5010 00e4 0022     		movs	r2, #0
 5011 00e6 5A71     		strb	r2, [r3, #5]
3367:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
 5012              		.loc 2 3367 18
 5013 00e8 7B68     		ldr	r3, [r7, #4]
 5014 00ea DB6A     		ldr	r3, [r3, #44]
 5015              		.loc 2 3367 24
 5016 00ec DB68     		ldr	r3, [r3, #12]
 5017              		.loc 2 3367 12
 5018 00ee 022B     		cmp	r3, #2
 5019 00f0 23D1     		bne	.L287
3368:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           val = usart->xfer->sync_mode;
 5020              		.loc 2 3368 22
 5021 00f2 7B68     		ldr	r3, [r7, #4]
 5022 00f4 1B6B     		ldr	r3, [r3, #48]
 5023              		.loc 2 3368 15
 5024 00f6 DB69     		ldr	r3, [r3, #28]
 5025 00f8 BB60     		str	r3, [r7, #8]
3369:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           usart->xfer->sync_mode = 0U;
 5026              		.loc 2 3369 16
 5027 00fa 7B68     		ldr	r3, [r7, #4]
 5028 00fc 1B6B     		ldr	r3, [r3, #48]
 5029              		.loc 2 3369 34
 5030 00fe 0022     		movs	r2, #0
 5031 0100 DA61     		str	r2, [r3, #28]
3370:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           switch (val) {
 5032              		.loc 2 3370 11
 5033 0102 BB68     		ldr	r3, [r7, #8]
 5034 0104 032B     		cmp	r3, #3
 5035 0106 13D0     		beq	.L288
 5036 0108 BB68     		ldr	r3, [r7, #8]
 5037 010a 032B     		cmp	r3, #3
 5038 010c 1AD8     		bhi	.L308
 5039 010e BB68     		ldr	r3, [r7, #8]
 5040 0110 012B     		cmp	r3, #1
 5041 0112 03D0     		beq	.L290
 5042 0114 BB68     		ldr	r3, [r7, #8]
 5043 0116 022B     		cmp	r3, #2
 5044 0118 05D0     		beq	.L291
3371:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             case USART_SYNC_MODE_TX:
3372:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               event |= ARM_USART_EVENT_SEND_COMPLETE;
3373:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               break;
3374:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             case USART_SYNC_MODE_RX:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 180


3375:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               event |= ARM_USART_EVENT_RECEIVE_COMPLETE;
3376:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               break;
3377:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             case USART_SYNC_MODE_TX_RX:
3378:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               event |= ARM_USART_EVENT_TRANSFER_COMPLETE;
3379:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               break;
3380:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             default: break;
 5045              		.loc 2 3380 13
 5046 011a 13E0     		b	.L308
 5047              	.L290:
3372:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               break;
 5048              		.loc 2 3372 21
 5049 011c 7B69     		ldr	r3, [r7, #20]
 5050 011e 43F00103 		orr	r3, r3, #1
 5051 0122 7B61     		str	r3, [r7, #20]
3373:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             case USART_SYNC_MODE_RX:
 5052              		.loc 2 3373 15
 5053 0124 0FE0     		b	.L282
 5054              	.L291:
3375:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               break;
 5055              		.loc 2 3375 21
 5056 0126 7B69     		ldr	r3, [r7, #20]
 5057 0128 43F00203 		orr	r3, r3, #2
 5058 012c 7B61     		str	r3, [r7, #20]
3376:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             case USART_SYNC_MODE_TX_RX:
 5059              		.loc 2 3376 15
 5060 012e 0AE0     		b	.L282
 5061              	.L288:
3378:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               break;
 5062              		.loc 2 3378 21
 5063 0130 7B69     		ldr	r3, [r7, #20]
 5064 0132 43F00403 		orr	r3, r3, #4
 5065 0136 7B61     		str	r3, [r7, #20]
3379:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             default: break;
 5066              		.loc 2 3379 15
 5067 0138 05E0     		b	.L282
 5068              	.L287:
3381:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
3382:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         } else {
3383:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           event |= ARM_USART_EVENT_RECEIVE_COMPLETE;
 5069              		.loc 2 3383 17
 5070 013a 7B69     		ldr	r3, [r7, #20]
 5071 013c 43F00203 		orr	r3, r3, #2
 5072 0140 7B61     		str	r3, [r7, #20]
 5073 0142 00E0     		b	.L282
 5074              	.L308:
3380:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
 5075              		.loc 2 3380 13
 5076 0144 00BF     		nop
 5077              	.L282:
3384:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
3385:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3386:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3387:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3388:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3389:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // IDLE line
3390:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (sr & USART_SR_IDLE & usart->reg->CR1) {
 5078              		.loc 2 3390 33
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 181


 5079 0146 7B68     		ldr	r3, [r7, #4]
 5080 0148 5B68     		ldr	r3, [r3, #4]
 5081              		.loc 2 3390 38
 5082 014a DA68     		ldr	r2, [r3, #12]
 5083              		.loc 2 3390 26
 5084 014c FB68     		ldr	r3, [r7, #12]
 5085 014e 1340     		ands	r3, r3, r2
 5086 0150 03F01003 		and	r3, r3, #16
 5087              		.loc 2 3390 6
 5088 0154 002B     		cmp	r3, #0
 5089 0156 06D0     		beq	.L293
3391:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Dummy read to clear IDLE interrupt
3392:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->DR;
 5090              		.loc 2 3392 10
 5091 0158 7B68     		ldr	r3, [r7, #4]
 5092 015a 5B68     		ldr	r3, [r3, #4]
 5093              		.loc 2 3392 15
 5094 015c 5B68     		ldr	r3, [r3, #4]
3393:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event |= ARM_USART_EVENT_RX_TIMEOUT;
 5095              		.loc 2 3393 11
 5096 015e 7B69     		ldr	r3, [r7, #20]
 5097 0160 43F04003 		orr	r3, r3, #64
 5098 0164 7B61     		str	r3, [r7, #20]
 5099              	.L293:
3394:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3395:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3396:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Transmit data register empty
3397:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (sr & USART_SR_TXE & usart->reg->CR1) {
 5100              		.loc 2 3397 32
 5101 0166 7B68     		ldr	r3, [r7, #4]
 5102 0168 5B68     		ldr	r3, [r3, #4]
 5103              		.loc 2 3397 37
 5104 016a DA68     		ldr	r2, [r3, #12]
 5105              		.loc 2 3397 25
 5106 016c FB68     		ldr	r3, [r7, #12]
 5107 016e 1340     		ands	r3, r3, r2
 5108 0170 03F08003 		and	r3, r3, #128
 5109              		.loc 2 3397 6
 5110 0174 002B     		cmp	r3, #0
 5111 0176 00F08880 		beq	.L294
3398:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3399:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Break handling
3400:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (usart->xfer->break_flag) {
 5112              		.loc 2 3400 14
 5113 017a 7B68     		ldr	r3, [r7, #4]
 5114 017c 1B6B     		ldr	r3, [r3, #48]
 5115              		.loc 2 3400 20
 5116 017e 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 5117              		.loc 2 3400 8
 5118 0182 002B     		cmp	r3, #0
 5119 0184 08D0     		beq	.L295
3401:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Send break
3402:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->reg->CR1 |= USART_CR1_SBK;
 5120              		.loc 2 3402 12
 5121 0186 7B68     		ldr	r3, [r7, #4]
 5122 0188 5B68     		ldr	r3, [r3, #4]
 5123              		.loc 2 3402 23
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 182


 5124 018a DA68     		ldr	r2, [r3, #12]
 5125              		.loc 2 3402 12
 5126 018c 7B68     		ldr	r3, [r7, #4]
 5127 018e 5B68     		ldr	r3, [r3, #4]
 5128              		.loc 2 3402 23
 5129 0190 42F00102 		orr	r2, r2, #1
 5130 0194 DA60     		str	r2, [r3, #12]
 5131 0196 78E0     		b	.L294
 5132              	.L295:
3403:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     } else {
3404:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if(usart->xfer->tx_num != usart->xfer->tx_cnt) {
 5133              		.loc 2 3404 15
 5134 0198 7B68     		ldr	r3, [r7, #4]
 5135 019a 1B6B     		ldr	r3, [r3, #48]
 5136              		.loc 2 3404 21
 5137 019c 5A68     		ldr	r2, [r3, #4]
 5138              		.loc 2 3404 38
 5139 019e 7B68     		ldr	r3, [r7, #4]
 5140 01a0 1B6B     		ldr	r3, [r3, #48]
 5141              		.loc 2 3404 44
 5142 01a2 5B69     		ldr	r3, [r3, #20]
 5143              		.loc 2 3404 9
 5144 01a4 9A42     		cmp	r2, r3
 5145 01a6 30D0     		beq	.L296
3405:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if ((usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) &&
 5146              		.loc 2 3405 19
 5147 01a8 7B68     		ldr	r3, [r7, #4]
 5148 01aa DB6A     		ldr	r3, [r3, #44]
 5149              		.loc 2 3405 25
 5150 01ac DB68     		ldr	r3, [r3, #12]
 5151              		.loc 2 3405 12
 5152 01ae 022B     		cmp	r3, #2
 5153 01b0 09D1     		bne	.L297
3406:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****              (usart->xfer->sync_mode == USART_SYNC_MODE_RX)) {
 5154              		.loc 2 3406 20 discriminator 1
 5155 01b2 7B68     		ldr	r3, [r7, #4]
 5156 01b4 1B6B     		ldr	r3, [r3, #48]
 5157              		.loc 2 3406 26 discriminator 1
 5158 01b6 DB69     		ldr	r3, [r3, #28]
3405:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if ((usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) &&
 5159              		.loc 2 3405 70 discriminator 1
 5160 01b8 022B     		cmp	r3, #2
 5161 01ba 04D1     		bne	.L297
3407:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Dummy write in synchronous receive only mode
3408:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           data = usart->xfer->def_val;
 5162              		.loc 2 3408 23
 5163 01bc 7B68     		ldr	r3, [r7, #4]
 5164 01be 1B6B     		ldr	r3, [r3, #48]
 5165              		.loc 2 3408 16
 5166 01c0 5B8B     		ldrh	r3, [r3, #26]	@ movhi
 5167 01c2 7B82     		strh	r3, [r7, #18]	@ movhi
 5168 01c4 21E0     		b	.L296
 5169              	.L297:
3409:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         } else {
3410:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // Write data to TX FIFO
3411:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           data = *(usart->xfer->tx_buf++);
 5170              		.loc 2 3411 25
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 183


 5171 01c6 7B68     		ldr	r3, [r7, #4]
 5172 01c8 1A6B     		ldr	r2, [r3, #48]
 5173              		.loc 2 3411 31
 5174 01ca D368     		ldr	r3, [r2, #12]
 5175              		.loc 2 3411 39
 5176 01cc 591C     		adds	r1, r3, #1
 5177 01ce D160     		str	r1, [r2, #12]
 5178              		.loc 2 3411 18
 5179 01d0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5180              		.loc 2 3411 16
 5181 01d2 7B82     		strh	r3, [r7, #18]	@ movhi
3412:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3413:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           // If nine bit data, no parity
3414:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           val = usart->reg->CR1;
 5182              		.loc 2 3414 22
 5183 01d4 7B68     		ldr	r3, [r7, #4]
 5184 01d6 5B68     		ldr	r3, [r3, #4]
 5185              		.loc 2 3414 15
 5186 01d8 DB68     		ldr	r3, [r3, #12]
 5187 01da BB60     		str	r3, [r7, #8]
3415:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (((val & USART_CR1_PCE) == 0U) &&
 5188              		.loc 2 3415 21
 5189 01dc BB68     		ldr	r3, [r7, #8]
 5190 01de 03F48063 		and	r3, r3, #1024
 5191              		.loc 2 3415 14
 5192 01e2 002B     		cmp	r3, #0
 5193 01e4 11D1     		bne	.L296
3416:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               ((val & USART_CR1_M)   != 0U)) {
 5194              		.loc 2 3416 21 discriminator 1
 5195 01e6 BB68     		ldr	r3, [r7, #8]
 5196 01e8 03F48053 		and	r3, r3, #4096
3415:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if (((val & USART_CR1_PCE) == 0U) &&
 5197              		.loc 2 3415 45 discriminator 1
 5198 01ec 002B     		cmp	r3, #0
 5199 01ee 0CD0     		beq	.L296
3417:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             data |= *(usart->xfer->tx_buf++) << 8U;
 5200              		.loc 2 3417 28
 5201 01f0 7B68     		ldr	r3, [r7, #4]
 5202 01f2 1A6B     		ldr	r2, [r3, #48]
 5203              		.loc 2 3417 34
 5204 01f4 D368     		ldr	r3, [r2, #12]
 5205              		.loc 2 3417 42
 5206 01f6 591C     		adds	r1, r3, #1
 5207 01f8 D160     		str	r1, [r2, #12]
 5208              		.loc 2 3417 21
 5209 01fa 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5210              		.loc 2 3417 46
 5211 01fc 1B02     		lsls	r3, r3, #8
 5212              		.loc 2 3417 18
 5213 01fe 1AB2     		sxth	r2, r3
 5214 0200 B7F91230 		ldrsh	r3, [r7, #18]
 5215 0204 1343     		orrs	r3, r3, r2
 5216 0206 1BB2     		sxth	r3, r3
 5217 0208 7B82     		strh	r3, [r7, #18]	@ movhi
 5218              	.L296:
3418:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
3419:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 184


3420:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3421:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->xfer->tx_cnt++;
 5219              		.loc 2 3421 12
 5220 020a 7B68     		ldr	r3, [r7, #4]
 5221 020c 1B6B     		ldr	r3, [r3, #48]
 5222              		.loc 2 3421 18
 5223 020e 5A69     		ldr	r2, [r3, #20]
 5224              		.loc 2 3421 26
 5225 0210 0132     		adds	r2, r2, #1
 5226 0212 5A61     		str	r2, [r3, #20]
3422:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3423:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Write to data register
3424:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->reg->DR = data;
 5227              		.loc 2 3424 12
 5228 0214 7B68     		ldr	r3, [r7, #4]
 5229 0216 5B68     		ldr	r3, [r3, #4]
 5230              		.loc 2 3424 22
 5231 0218 7A8A     		ldrh	r2, [r7, #18]
 5232 021a 5A60     		str	r2, [r3, #4]
3425:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3426:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       // Check if all data is transmitted
3427:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       if (usart->xfer->tx_num == usart->xfer->tx_cnt) {
 5233              		.loc 2 3427 16
 5234 021c 7B68     		ldr	r3, [r7, #4]
 5235 021e 1B6B     		ldr	r3, [r3, #48]
 5236              		.loc 2 3427 22
 5237 0220 5A68     		ldr	r2, [r3, #4]
 5238              		.loc 2 3427 39
 5239 0222 7B68     		ldr	r3, [r7, #4]
 5240 0224 1B6B     		ldr	r3, [r3, #48]
 5241              		.loc 2 3427 45
 5242 0226 5B69     		ldr	r3, [r3, #20]
 5243              		.loc 2 3427 10
 5244 0228 9A42     		cmp	r2, r3
 5245 022a 2ED1     		bne	.L294
3428:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Disable TXE interrupt
3429:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 &= ~USART_CR1_TXEIE;
 5246              		.loc 2 3429 14
 5247 022c 7B68     		ldr	r3, [r7, #4]
 5248 022e 5B68     		ldr	r3, [r3, #4]
 5249              		.loc 2 3429 25
 5250 0230 DA68     		ldr	r2, [r3, #12]
 5251              		.loc 2 3429 14
 5252 0232 7B68     		ldr	r3, [r7, #4]
 5253 0234 5B68     		ldr	r3, [r3, #4]
 5254              		.loc 2 3429 25
 5255 0236 22F08002 		bic	r2, r2, #128
 5256 023a DA60     		str	r2, [r3, #12]
3430:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3431:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Enable TC interrupt
3432:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->reg->CR1 |= USART_CR1_TCIE;
 5257              		.loc 2 3432 14
 5258 023c 7B68     		ldr	r3, [r7, #4]
 5259 023e 5B68     		ldr	r3, [r3, #4]
 5260              		.loc 2 3432 25
 5261 0240 DA68     		ldr	r2, [r3, #12]
 5262              		.loc 2 3432 14
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 185


 5263 0242 7B68     		ldr	r3, [r7, #4]
 5264 0244 5B68     		ldr	r3, [r3, #4]
 5265              		.loc 2 3432 25
 5266 0246 42F04002 		orr	r2, r2, #64
 5267 024a DA60     		str	r2, [r3, #12]
3433:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3434:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         usart->xfer->send_active = 0U;
 5268              		.loc 2 3434 14
 5269 024c 7B68     		ldr	r3, [r7, #4]
 5270 024e 1B6B     		ldr	r3, [r3, #48]
 5271              		.loc 2 3434 34
 5272 0250 0022     		movs	r2, #0
 5273 0252 83F82120 		strb	r2, [r3, #33]
3435:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3436:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         // Set send complete event
3437:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         if (usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
 5274              		.loc 2 3437 18
 5275 0256 7B68     		ldr	r3, [r7, #4]
 5276 0258 DB6A     		ldr	r3, [r3, #44]
 5277              		.loc 2 3437 24
 5278 025a DB68     		ldr	r3, [r3, #12]
 5279              		.loc 2 3437 12
 5280 025c 022B     		cmp	r3, #2
 5281 025e 10D1     		bne	.L298
3438:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if ((usart->xfer->sync_mode == USART_SYNC_MODE_TX)    &&
 5282              		.loc 2 3438 21
 5283 0260 7B68     		ldr	r3, [r7, #4]
 5284 0262 1B6B     		ldr	r3, [r3, #48]
 5285              		.loc 2 3438 27
 5286 0264 DB69     		ldr	r3, [r3, #28]
 5287              		.loc 2 3438 14
 5288 0266 012B     		cmp	r3, #1
 5289 0268 0FD1     		bne	.L294
3439:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****               ((usart->info->flags & USART_FLAG_RX_ENABLED) == 0U)) {
 5290              		.loc 2 3439 22 discriminator 1
 5291 026a 7B68     		ldr	r3, [r7, #4]
 5292 026c DB6A     		ldr	r3, [r3, #44]
 5293              		.loc 2 3439 28 discriminator 1
 5294 026e DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 5295              		.loc 2 3439 36 discriminator 1
 5296 0270 03F01003 		and	r3, r3, #16
3438:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           if ((usart->xfer->sync_mode == USART_SYNC_MODE_TX)    &&
 5297              		.loc 2 3438 65 discriminator 1
 5298 0274 002B     		cmp	r3, #0
 5299 0276 08D1     		bne	.L294
3440:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****             event |= ARM_USART_EVENT_SEND_COMPLETE;
 5300              		.loc 2 3440 19
 5301 0278 7B69     		ldr	r3, [r7, #20]
 5302 027a 43F00103 		orr	r3, r3, #1
 5303 027e 7B61     		str	r3, [r7, #20]
 5304 0280 03E0     		b	.L294
 5305              	.L298:
3441:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           }
3442:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         } else {
3443:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****           event |= ARM_USART_EVENT_SEND_COMPLETE;
 5306              		.loc 2 3443 17
 5307 0282 7B69     		ldr	r3, [r7, #20]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 186


 5308 0284 43F00103 		orr	r3, r3, #1
 5309 0288 7B61     		str	r3, [r7, #20]
 5310              	.L294:
3444:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         }
3445:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       }
3446:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3447:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3448:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3449:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Transmission complete
3450:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (sr & USART_SR_TC & usart->reg->CR1) {
 5311              		.loc 2 3450 31
 5312 028a 7B68     		ldr	r3, [r7, #4]
 5313 028c 5B68     		ldr	r3, [r3, #4]
 5314              		.loc 2 3450 36
 5315 028e DA68     		ldr	r2, [r3, #12]
 5316              		.loc 2 3450 24
 5317 0290 FB68     		ldr	r3, [r7, #12]
 5318 0292 1340     		ands	r3, r3, r2
 5319 0294 03F04003 		and	r3, r3, #64
 5320              		.loc 2 3450 6
 5321 0298 002B     		cmp	r3, #0
 5322 029a 0BD0     		beq	.L299
3451:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Disable transmission complete interrupt
3452:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->CR1 &= ~USART_CR1_TCIE;
 5323              		.loc 2 3452 10
 5324 029c 7B68     		ldr	r3, [r7, #4]
 5325 029e 5B68     		ldr	r3, [r3, #4]
 5326              		.loc 2 3452 21
 5327 02a0 DA68     		ldr	r2, [r3, #12]
 5328              		.loc 2 3452 10
 5329 02a2 7B68     		ldr	r3, [r7, #4]
 5330 02a4 5B68     		ldr	r3, [r3, #4]
 5331              		.loc 2 3452 21
 5332 02a6 22F04002 		bic	r2, r2, #64
 5333 02aa DA60     		str	r2, [r3, #12]
3453:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event |= ARM_USART_EVENT_TX_COMPLETE;
 5334              		.loc 2 3453 11
 5335 02ac 7B69     		ldr	r3, [r7, #20]
 5336 02ae 43F00803 		orr	r3, r3, #8
 5337 02b2 7B61     		str	r3, [r7, #20]
 5338              	.L299:
3454:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3455:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3456:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // RX Overrun
3457:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((sr & USART_SR_ORE) != 0U) {
 5339              		.loc 2 3457 11
 5340 02b4 FB68     		ldr	r3, [r7, #12]
 5341 02b6 03F00803 		and	r3, r3, #8
 5342              		.loc 2 3457 6
 5343 02ba 002B     		cmp	r3, #0
 5344 02bc 0AD0     		beq	.L300
3458:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Shift register has been overwritten
3459:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Dummy data read to clear the ORE flag
3460:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->DR;
 5345              		.loc 2 3460 10
 5346 02be 7B68     		ldr	r3, [r7, #4]
 5347 02c0 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 187


 5348              		.loc 2 3460 15
 5349 02c2 5B68     		ldr	r3, [r3, #4]
3461:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->info->status.rx_overflow = 1U;
 5350              		.loc 2 3461 10
 5351 02c4 7B68     		ldr	r3, [r7, #4]
 5352 02c6 DB6A     		ldr	r3, [r3, #44]
 5353              		.loc 2 3461 37
 5354 02c8 0122     		movs	r2, #1
 5355 02ca DA71     		strb	r2, [r3, #7]
3462:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event |= ARM_USART_EVENT_RX_OVERFLOW;
 5356              		.loc 2 3462 11
 5357 02cc 7B69     		ldr	r3, [r7, #20]
 5358 02ce 43F02003 		orr	r3, r3, #32
 5359 02d2 7B61     		str	r3, [r7, #20]
 5360              	.L300:
3463:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3464:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3465:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Framing error
3466:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((sr & USART_SR_FE) != 0U) {
 5361              		.loc 2 3466 11
 5362 02d4 FB68     		ldr	r3, [r7, #12]
 5363 02d6 03F00203 		and	r3, r3, #2
 5364              		.loc 2 3466 6
 5365 02da 002B     		cmp	r3, #0
 5366 02dc 0AD0     		beq	.L301
3467:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Dummy data read to clear the FE flag
3468:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->DR;
 5367              		.loc 2 3468 10
 5368 02de 7B68     		ldr	r3, [r7, #4]
 5369 02e0 5B68     		ldr	r3, [r3, #4]
 5370              		.loc 2 3468 15
 5371 02e2 5B68     		ldr	r3, [r3, #4]
3469:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->info->status.rx_framing_error = 1U;
 5372              		.loc 2 3469 10
 5373 02e4 7B68     		ldr	r3, [r7, #4]
 5374 02e6 DB6A     		ldr	r3, [r3, #44]
 5375              		.loc 2 3469 42
 5376 02e8 0122     		movs	r2, #1
 5377 02ea 5A72     		strb	r2, [r3, #9]
3470:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event |= ARM_USART_EVENT_RX_FRAMING_ERROR;
 5378              		.loc 2 3470 11
 5379 02ec 7B69     		ldr	r3, [r7, #20]
 5380 02ee 43F48073 		orr	r3, r3, #256
 5381 02f2 7B61     		str	r3, [r7, #20]
 5382              	.L301:
3471:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3472:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3473:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Parity error
3474:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((sr & USART_SR_PE) != 0U) {
 5383              		.loc 2 3474 11
 5384 02f4 FB68     		ldr	r3, [r7, #12]
 5385 02f6 03F00103 		and	r3, r3, #1
 5386              		.loc 2 3474 6
 5387 02fa 002B     		cmp	r3, #0
 5388 02fc 0AD0     		beq	.L302
3475:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Dummy data read to clear the PE flag
3476:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->DR;
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 188


 5389              		.loc 2 3476 10
 5390 02fe 7B68     		ldr	r3, [r7, #4]
 5391 0300 5B68     		ldr	r3, [r3, #4]
 5392              		.loc 2 3476 15
 5393 0302 5B68     		ldr	r3, [r3, #4]
3477:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->info->status.rx_parity_error = 1U;
 5394              		.loc 2 3477 10
 5395 0304 7B68     		ldr	r3, [r7, #4]
 5396 0306 DB6A     		ldr	r3, [r3, #44]
 5397              		.loc 2 3477 41
 5398 0308 0122     		movs	r2, #1
 5399 030a 9A72     		strb	r2, [r3, #10]
3478:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event |= ARM_USART_EVENT_RX_PARITY_ERROR;
 5400              		.loc 2 3478 11
 5401 030c 7B69     		ldr	r3, [r7, #20]
 5402 030e 43F40073 		orr	r3, r3, #512
 5403 0312 7B61     		str	r3, [r7, #20]
 5404              	.L302:
3479:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3480:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3481:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Break Detection
3482:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((sr & USART_SR_LBD) != 0U) {
 5405              		.loc 2 3482 11
 5406 0314 FB68     		ldr	r3, [r7, #12]
 5407 0316 03F48073 		and	r3, r3, #256
 5408              		.loc 2 3482 6
 5409 031a 002B     		cmp	r3, #0
 5410 031c 0FD0     		beq	.L303
3483:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Clear Break detection flag
3484:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->SR &= ~USART_SR_LBD;
 5411              		.loc 2 3484 10
 5412 031e 7B68     		ldr	r3, [r7, #4]
 5413 0320 5B68     		ldr	r3, [r3, #4]
 5414              		.loc 2 3484 20
 5415 0322 1A68     		ldr	r2, [r3]
 5416              		.loc 2 3484 10
 5417 0324 7B68     		ldr	r3, [r7, #4]
 5418 0326 5B68     		ldr	r3, [r3, #4]
 5419              		.loc 2 3484 20
 5420 0328 22F48072 		bic	r2, r2, #256
 5421 032c 1A60     		str	r2, [r3]
3485:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3486:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->info->status.rx_break = 1U;
 5422              		.loc 2 3486 10
 5423 032e 7B68     		ldr	r3, [r7, #4]
 5424 0330 DB6A     		ldr	r3, [r3, #44]
 5425              		.loc 2 3486 34
 5426 0332 0122     		movs	r2, #1
 5427 0334 1A72     		strb	r2, [r3, #8]
3487:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event |= ARM_USART_EVENT_RX_BREAK;
 5428              		.loc 2 3487 11
 5429 0336 7B69     		ldr	r3, [r7, #20]
 5430 0338 43F08003 		orr	r3, r3, #128
 5431 033c 7B61     		str	r3, [r7, #20]
 5432              	.L303:
3488:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3489:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 189


3490:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // CTS changed
3491:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((sr & USART_SR_CTS) != 0U) {
 5433              		.loc 2 3491 11
 5434 033e FB68     		ldr	r3, [r7, #12]
 5435 0340 03F40073 		and	r3, r3, #512
 5436              		.loc 2 3491 6
 5437 0344 002B     		cmp	r3, #0
 5438 0346 0BD0     		beq	.L304
3492:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // Clear CTS flag
3493:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->reg->SR &= ~USART_SR_CTS;
 5439              		.loc 2 3493 10
 5440 0348 7B68     		ldr	r3, [r7, #4]
 5441 034a 5B68     		ldr	r3, [r3, #4]
 5442              		.loc 2 3493 20
 5443 034c 1A68     		ldr	r2, [r3]
 5444              		.loc 2 3493 10
 5445 034e 7B68     		ldr	r3, [r7, #4]
 5446 0350 5B68     		ldr	r3, [r3, #4]
 5447              		.loc 2 3493 20
 5448 0352 22F40072 		bic	r2, r2, #512
 5449 0356 1A60     		str	r2, [r3]
3494:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3495:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event |= ARM_USART_EVENT_CTS;
 5450              		.loc 2 3495 11
 5451 0358 7B69     		ldr	r3, [r7, #20]
 5452 035a 43F48063 		orr	r3, r3, #1024
 5453 035e 7B61     		str	r3, [r7, #20]
 5454              	.L304:
3496:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3497:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3498:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Send Event
3499:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((event && usart->info->cb_event) != 0U) {
 5455              		.loc 2 3499 14
 5456 0360 7B69     		ldr	r3, [r7, #20]
 5457 0362 002B     		cmp	r3, #0
 5458 0364 06D0     		beq	.L305
 5459              		.loc 2 3499 22 discriminator 1
 5460 0366 7B68     		ldr	r3, [r7, #4]
 5461 0368 DB6A     		ldr	r3, [r3, #44]
 5462              		.loc 2 3499 28 discriminator 1
 5463 036a 1B68     		ldr	r3, [r3]
 5464              		.loc 2 3499 14 discriminator 1
 5465 036c 002B     		cmp	r3, #0
 5466 036e 01D0     		beq	.L305
 5467              		.loc 2 3499 14 is_stmt 0 discriminator 3
 5468 0370 0123     		movs	r3, #1
 5469 0372 00E0     		b	.L306
 5470              	.L305:
 5471              		.loc 2 3499 14 discriminator 4
 5472 0374 0023     		movs	r3, #0
 5473              	.L306:
 5474              		.loc 2 3499 6 is_stmt 1 discriminator 6
 5475 0376 002B     		cmp	r3, #0
 5476 0378 04D0     		beq	.L309
3500:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->info->cb_event (event);
 5477              		.loc 2 3500 10
 5478 037a 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 190


 5479 037c DB6A     		ldr	r3, [r3, #44]
 5480              		.loc 2 3500 16
 5481 037e 1B68     		ldr	r3, [r3]
 5482              		.loc 2 3500 5
 5483 0380 7869     		ldr	r0, [r7, #20]
 5484 0382 9847     		blx	r3
 5485              	.LVL6:
 5486              	.L309:
3501:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3502:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
 5487              		.loc 2 3502 1
 5488 0384 00BF     		nop
 5489 0386 1837     		adds	r7, r7, #24
 5490              	.LCFI102:
 5491              		.cfi_def_cfa_offset 8
 5492 0388 BD46     		mov	sp, r7
 5493              	.LCFI103:
 5494              		.cfi_def_cfa_register 13
 5495              		@ sp needed
 5496 038a 80BD     		pop	{r7, pc}
 5497              		.cfi_endproc
 5498              	.LFE146:
 5500              		.section	.text.USART1_GetCapabilities,"ax",%progbits
 5501              		.align	1
 5502              		.syntax unified
 5503              		.thumb
 5504              		.thumb_func
 5505              		.fpu fpv4-sp-d16
 5507              	USART1_GetCapabilities:
 5508              	.LFB147:
3503:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3504:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_TX
3505:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static void USART_TX_DMA_Complete(const USART_RESOURCES *usart) {
3506:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3507:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((__HAL_DMA_GET_COUNTER(usart->dma_tx->hdma) != 0) && (usart->xfer->tx_num != 0)) {
3508:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // TX DMA Complete caused by send/transfer abort
3509:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return;
3510:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3511:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3512:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->tx_cnt = usart->xfer->tx_num;
3513:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Clear TX busy flag
3514:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->send_active = 0U;
3515:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3516:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // TC interrupt enable
3517:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR1 |= USART_CR1_TCIE; 
3518:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3519:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Set Send Complete event for asynchronous transfers
3520:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->mode != ARM_USART_MODE_SYNCHRONOUS_MASTER) {
3521:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     if (usart->info->cb_event) {
3522:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       usart->info->cb_event (ARM_USART_EVENT_SEND_COMPLETE);
3523:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3524:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3525:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
3526:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
3527:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3528:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef __USART_DMA_RX
3529:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static void USART_RX_DMA_Complete(const USART_RESOURCES *usart) {
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 191


3530:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   uint32_t val, event;
3531:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3532:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if ((__HAL_DMA_GET_COUNTER(usart->dma_rx->hdma) != 0) && (usart->xfer->rx_num != 0)) {
3533:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     // RX DMA Complete caused by receive/transfer abort
3534:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     return;
3535:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3536:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3537:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Disable IDLE interrupt
3538:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR1 &= ~USART_CR1_IDLEIE;
3539:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3540:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   event = 0U;
3541:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3542:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->mode == ARM_USART_MODE_SYNCHRONOUS_MASTER) {
3543:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     val = usart->xfer->sync_mode;
3544:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     usart->xfer->sync_mode = 0U;
3545:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     switch (val) {
3546:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case USART_SYNC_MODE_TX:
3547:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         event = ARM_USART_EVENT_SEND_COMPLETE;
3548:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
3549:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case USART_SYNC_MODE_RX:
3550:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         event = ARM_USART_EVENT_RECEIVE_COMPLETE;
3551:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         break;
3552:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       case USART_SYNC_MODE_TX_RX:
3553:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****         event = ARM_USART_EVENT_TRANSFER_COMPLETE;
3554:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****          break;
3555:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****       default: break;
3556:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     }
3557:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   } else {
3558:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****     event = ARM_USART_EVENT_RECEIVE_COMPLETE;
3559:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   }
3560:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3561:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->xfer->rx_cnt = usart->xfer->rx_num;
3562:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->info->status.rx_busy = 0U;
3563:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3564:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   // Enable RXNE interrupt to detect RX overrun
3565:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   usart->reg->CR1 |= USART_CR1_RXNEIE;
3566:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3567:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****   if (usart->info->cb_event && event) { usart->info->cb_event (event); }
3568:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** }
3569:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #endif
3570:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3571:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3572:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** 
3573:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** #ifdef MX_USART1
3574:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** // USART1 Driver Wrapper functions
3575:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static ARM_USART_CAPABILITIES  USART1_GetCapabilities (void)                                       
 5509              		.loc 2 3575 109
 5510              		.cfi_startproc
 5511              		@ args = 0, pretend = 0, frame = 0
 5512              		@ frame_needed = 1, uses_anonymous_args = 0
 5513 0000 80B5     		push	{r7, lr}
 5514              	.LCFI104:
 5515              		.cfi_def_cfa_offset 8
 5516              		.cfi_offset 7, -8
 5517              		.cfi_offset 14, -4
 5518 0002 00AF     		add	r7, sp, #0
 5519              	.LCFI105:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 192


 5520              		.cfi_def_cfa_register 7
 5521              		.loc 2 3575 118
 5522 0004 0248     		ldr	r0, .L312
 5523 0006 FFF7FEFF 		bl	USART_GetCapabilities
 5524 000a 0346     		mov	r3, r0
 5525              		.loc 2 3575 1
 5526 000c 1846     		mov	r0, r3
 5527 000e 80BD     		pop	{r7, pc}
 5528              	.L313:
 5529              		.align	2
 5530              	.L312:
 5531 0010 00000000 		.word	USART1_Resources
 5532              		.cfi_endproc
 5533              	.LFE147:
 5535              		.section	.text.USART1_Initialize,"ax",%progbits
 5536              		.align	1
 5537              		.syntax unified
 5538              		.thumb
 5539              		.thumb_func
 5540              		.fpu fpv4-sp-d16
 5542              	USART1_Initialize:
 5543              	.LFB148:
3576:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_Initialize      (ARM_USART_SignalEvent_t cb_event)           
 5544              		.loc 2 3576 109
 5545              		.cfi_startproc
 5546              		@ args = 0, pretend = 0, frame = 8
 5547              		@ frame_needed = 1, uses_anonymous_args = 0
 5548 0000 80B5     		push	{r7, lr}
 5549              	.LCFI106:
 5550              		.cfi_def_cfa_offset 8
 5551              		.cfi_offset 7, -8
 5552              		.cfi_offset 14, -4
 5553 0002 82B0     		sub	sp, sp, #8
 5554              	.LCFI107:
 5555              		.cfi_def_cfa_offset 16
 5556 0004 00AF     		add	r7, sp, #0
 5557              	.LCFI108:
 5558              		.cfi_def_cfa_register 7
 5559 0006 7860     		str	r0, [r7, #4]
 5560              		.loc 2 3576 118
 5561 0008 0449     		ldr	r1, .L316
 5562 000a 7868     		ldr	r0, [r7, #4]
 5563 000c FFF7FEFF 		bl	USART_Initialize
 5564 0010 0346     		mov	r3, r0
 5565              		.loc 2 3576 1
 5566 0012 1846     		mov	r0, r3
 5567 0014 0837     		adds	r7, r7, #8
 5568              	.LCFI109:
 5569              		.cfi_def_cfa_offset 8
 5570 0016 BD46     		mov	sp, r7
 5571              	.LCFI110:
 5572              		.cfi_def_cfa_register 13
 5573              		@ sp needed
 5574 0018 80BD     		pop	{r7, pc}
 5575              	.L317:
 5576 001a 00BF     		.align	2
 5577              	.L316:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 193


 5578 001c 00000000 		.word	USART1_Resources
 5579              		.cfi_endproc
 5580              	.LFE148:
 5582              		.section	.text.USART1_Uninitialize,"ax",%progbits
 5583              		.align	1
 5584              		.syntax unified
 5585              		.thumb
 5586              		.thumb_func
 5587              		.fpu fpv4-sp-d16
 5589              	USART1_Uninitialize:
 5590              	.LFB149:
3577:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_Uninitialize    (void)                                       
 5591              		.loc 2 3577 109
 5592              		.cfi_startproc
 5593              		@ args = 0, pretend = 0, frame = 0
 5594              		@ frame_needed = 1, uses_anonymous_args = 0
 5595 0000 80B5     		push	{r7, lr}
 5596              	.LCFI111:
 5597              		.cfi_def_cfa_offset 8
 5598              		.cfi_offset 7, -8
 5599              		.cfi_offset 14, -4
 5600 0002 00AF     		add	r7, sp, #0
 5601              	.LCFI112:
 5602              		.cfi_def_cfa_register 7
 5603              		.loc 2 3577 118
 5604 0004 0248     		ldr	r0, .L320
 5605 0006 FFF7FEFF 		bl	USART_Uninitialize
 5606 000a 0346     		mov	r3, r0
 5607              		.loc 2 3577 1
 5608 000c 1846     		mov	r0, r3
 5609 000e 80BD     		pop	{r7, pc}
 5610              	.L321:
 5611              		.align	2
 5612              	.L320:
 5613 0010 00000000 		.word	USART1_Resources
 5614              		.cfi_endproc
 5615              	.LFE149:
 5617              		.section	.text.USART1_PowerControl,"ax",%progbits
 5618              		.align	1
 5619              		.syntax unified
 5620              		.thumb
 5621              		.thumb_func
 5622              		.fpu fpv4-sp-d16
 5624              	USART1_PowerControl:
 5625              	.LFB150:
3578:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_PowerControl    (ARM_POWER_STATE state)                      
 5626              		.loc 2 3578 109
 5627              		.cfi_startproc
 5628              		@ args = 0, pretend = 0, frame = 8
 5629              		@ frame_needed = 1, uses_anonymous_args = 0
 5630 0000 80B5     		push	{r7, lr}
 5631              	.LCFI113:
 5632              		.cfi_def_cfa_offset 8
 5633              		.cfi_offset 7, -8
 5634              		.cfi_offset 14, -4
 5635 0002 82B0     		sub	sp, sp, #8
 5636              	.LCFI114:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 194


 5637              		.cfi_def_cfa_offset 16
 5638 0004 00AF     		add	r7, sp, #0
 5639              	.LCFI115:
 5640              		.cfi_def_cfa_register 7
 5641 0006 0346     		mov	r3, r0
 5642 0008 FB71     		strb	r3, [r7, #7]
 5643              		.loc 2 3578 118
 5644 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5645 000c 0449     		ldr	r1, .L324
 5646 000e 1846     		mov	r0, r3
 5647 0010 FFF7FEFF 		bl	USART_PowerControl
 5648 0014 0346     		mov	r3, r0
 5649              		.loc 2 3578 1
 5650 0016 1846     		mov	r0, r3
 5651 0018 0837     		adds	r7, r7, #8
 5652              	.LCFI116:
 5653              		.cfi_def_cfa_offset 8
 5654 001a BD46     		mov	sp, r7
 5655              	.LCFI117:
 5656              		.cfi_def_cfa_register 13
 5657              		@ sp needed
 5658 001c 80BD     		pop	{r7, pc}
 5659              	.L325:
 5660 001e 00BF     		.align	2
 5661              	.L324:
 5662 0020 00000000 		.word	USART1_Resources
 5663              		.cfi_endproc
 5664              	.LFE150:
 5666              		.section	.text.USART1_Send,"ax",%progbits
 5667              		.align	1
 5668              		.syntax unified
 5669              		.thumb
 5670              		.thumb_func
 5671              		.fpu fpv4-sp-d16
 5673              	USART1_Send:
 5674              	.LFB151:
3579:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_Send            (const void *data, uint32_t num)             
 5675              		.loc 2 3579 109
 5676              		.cfi_startproc
 5677              		@ args = 0, pretend = 0, frame = 8
 5678              		@ frame_needed = 1, uses_anonymous_args = 0
 5679 0000 80B5     		push	{r7, lr}
 5680              	.LCFI118:
 5681              		.cfi_def_cfa_offset 8
 5682              		.cfi_offset 7, -8
 5683              		.cfi_offset 14, -4
 5684 0002 82B0     		sub	sp, sp, #8
 5685              	.LCFI119:
 5686              		.cfi_def_cfa_offset 16
 5687 0004 00AF     		add	r7, sp, #0
 5688              	.LCFI120:
 5689              		.cfi_def_cfa_register 7
 5690 0006 7860     		str	r0, [r7, #4]
 5691 0008 3960     		str	r1, [r7]
 5692              		.loc 2 3579 118
 5693 000a 054A     		ldr	r2, .L328
 5694 000c 3968     		ldr	r1, [r7]
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 195


 5695 000e 7868     		ldr	r0, [r7, #4]
 5696 0010 FFF7FEFF 		bl	USART_Send
 5697 0014 0346     		mov	r3, r0
 5698              		.loc 2 3579 1
 5699 0016 1846     		mov	r0, r3
 5700 0018 0837     		adds	r7, r7, #8
 5701              	.LCFI121:
 5702              		.cfi_def_cfa_offset 8
 5703 001a BD46     		mov	sp, r7
 5704              	.LCFI122:
 5705              		.cfi_def_cfa_register 13
 5706              		@ sp needed
 5707 001c 80BD     		pop	{r7, pc}
 5708              	.L329:
 5709 001e 00BF     		.align	2
 5710              	.L328:
 5711 0020 00000000 		.word	USART1_Resources
 5712              		.cfi_endproc
 5713              	.LFE151:
 5715              		.section	.text.USART1_Receive,"ax",%progbits
 5716              		.align	1
 5717              		.syntax unified
 5718              		.thumb
 5719              		.thumb_func
 5720              		.fpu fpv4-sp-d16
 5722              	USART1_Receive:
 5723              	.LFB152:
3580:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_Receive         (void *data, uint32_t num)                   
 5724              		.loc 2 3580 109
 5725              		.cfi_startproc
 5726              		@ args = 0, pretend = 0, frame = 8
 5727              		@ frame_needed = 1, uses_anonymous_args = 0
 5728 0000 80B5     		push	{r7, lr}
 5729              	.LCFI123:
 5730              		.cfi_def_cfa_offset 8
 5731              		.cfi_offset 7, -8
 5732              		.cfi_offset 14, -4
 5733 0002 82B0     		sub	sp, sp, #8
 5734              	.LCFI124:
 5735              		.cfi_def_cfa_offset 16
 5736 0004 00AF     		add	r7, sp, #0
 5737              	.LCFI125:
 5738              		.cfi_def_cfa_register 7
 5739 0006 7860     		str	r0, [r7, #4]
 5740 0008 3960     		str	r1, [r7]
 5741              		.loc 2 3580 118
 5742 000a 054A     		ldr	r2, .L332
 5743 000c 3968     		ldr	r1, [r7]
 5744 000e 7868     		ldr	r0, [r7, #4]
 5745 0010 FFF7FEFF 		bl	USART_Receive
 5746 0014 0346     		mov	r3, r0
 5747              		.loc 2 3580 1
 5748 0016 1846     		mov	r0, r3
 5749 0018 0837     		adds	r7, r7, #8
 5750              	.LCFI126:
 5751              		.cfi_def_cfa_offset 8
 5752 001a BD46     		mov	sp, r7
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 196


 5753              	.LCFI127:
 5754              		.cfi_def_cfa_register 13
 5755              		@ sp needed
 5756 001c 80BD     		pop	{r7, pc}
 5757              	.L333:
 5758 001e 00BF     		.align	2
 5759              	.L332:
 5760 0020 00000000 		.word	USART1_Resources
 5761              		.cfi_endproc
 5762              	.LFE152:
 5764              		.section	.text.USART1_Transfer,"ax",%progbits
 5765              		.align	1
 5766              		.syntax unified
 5767              		.thumb
 5768              		.thumb_func
 5769              		.fpu fpv4-sp-d16
 5771              	USART1_Transfer:
 5772              	.LFB153:
3581:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_Transfer        (const void *data_out, void *data_in, uint32_
 5773              		.loc 2 3581 109
 5774              		.cfi_startproc
 5775              		@ args = 0, pretend = 0, frame = 16
 5776              		@ frame_needed = 1, uses_anonymous_args = 0
 5777 0000 80B5     		push	{r7, lr}
 5778              	.LCFI128:
 5779              		.cfi_def_cfa_offset 8
 5780              		.cfi_offset 7, -8
 5781              		.cfi_offset 14, -4
 5782 0002 84B0     		sub	sp, sp, #16
 5783              	.LCFI129:
 5784              		.cfi_def_cfa_offset 24
 5785 0004 00AF     		add	r7, sp, #0
 5786              	.LCFI130:
 5787              		.cfi_def_cfa_register 7
 5788 0006 F860     		str	r0, [r7, #12]
 5789 0008 B960     		str	r1, [r7, #8]
 5790 000a 7A60     		str	r2, [r7, #4]
 5791              		.loc 2 3581 118
 5792 000c 054B     		ldr	r3, .L336
 5793 000e 7A68     		ldr	r2, [r7, #4]
 5794 0010 B968     		ldr	r1, [r7, #8]
 5795 0012 F868     		ldr	r0, [r7, #12]
 5796 0014 FFF7FEFF 		bl	USART_Transfer
 5797 0018 0346     		mov	r3, r0
 5798              		.loc 2 3581 1
 5799 001a 1846     		mov	r0, r3
 5800 001c 1037     		adds	r7, r7, #16
 5801              	.LCFI131:
 5802              		.cfi_def_cfa_offset 8
 5803 001e BD46     		mov	sp, r7
 5804              	.LCFI132:
 5805              		.cfi_def_cfa_register 13
 5806              		@ sp needed
 5807 0020 80BD     		pop	{r7, pc}
 5808              	.L337:
 5809 0022 00BF     		.align	2
 5810              	.L336:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 197


 5811 0024 00000000 		.word	USART1_Resources
 5812              		.cfi_endproc
 5813              	.LFE153:
 5815              		.section	.text.USART1_GetTxCount,"ax",%progbits
 5816              		.align	1
 5817              		.syntax unified
 5818              		.thumb
 5819              		.thumb_func
 5820              		.fpu fpv4-sp-d16
 5822              	USART1_GetTxCount:
 5823              	.LFB154:
3582:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static uint32_t                USART1_GetTxCount      (void)                                       
 5824              		.loc 2 3582 109
 5825              		.cfi_startproc
 5826              		@ args = 0, pretend = 0, frame = 0
 5827              		@ frame_needed = 1, uses_anonymous_args = 0
 5828 0000 80B5     		push	{r7, lr}
 5829              	.LCFI133:
 5830              		.cfi_def_cfa_offset 8
 5831              		.cfi_offset 7, -8
 5832              		.cfi_offset 14, -4
 5833 0002 00AF     		add	r7, sp, #0
 5834              	.LCFI134:
 5835              		.cfi_def_cfa_register 7
 5836              		.loc 2 3582 118
 5837 0004 0248     		ldr	r0, .L340
 5838 0006 FFF7FEFF 		bl	USART_GetTxCount
 5839 000a 0346     		mov	r3, r0
 5840              		.loc 2 3582 1
 5841 000c 1846     		mov	r0, r3
 5842 000e 80BD     		pop	{r7, pc}
 5843              	.L341:
 5844              		.align	2
 5845              	.L340:
 5846 0010 00000000 		.word	USART1_Resources
 5847              		.cfi_endproc
 5848              	.LFE154:
 5850              		.section	.text.USART1_GetRxCount,"ax",%progbits
 5851              		.align	1
 5852              		.syntax unified
 5853              		.thumb
 5854              		.thumb_func
 5855              		.fpu fpv4-sp-d16
 5857              	USART1_GetRxCount:
 5858              	.LFB155:
3583:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static uint32_t                USART1_GetRxCount      (void)                                       
 5859              		.loc 2 3583 109
 5860              		.cfi_startproc
 5861              		@ args = 0, pretend = 0, frame = 0
 5862              		@ frame_needed = 1, uses_anonymous_args = 0
 5863 0000 80B5     		push	{r7, lr}
 5864              	.LCFI135:
 5865              		.cfi_def_cfa_offset 8
 5866              		.cfi_offset 7, -8
 5867              		.cfi_offset 14, -4
 5868 0002 00AF     		add	r7, sp, #0
 5869              	.LCFI136:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 198


 5870              		.cfi_def_cfa_register 7
 5871              		.loc 2 3583 118
 5872 0004 0248     		ldr	r0, .L344
 5873 0006 FFF7FEFF 		bl	USART_GetRxCount
 5874 000a 0346     		mov	r3, r0
 5875              		.loc 2 3583 1
 5876 000c 1846     		mov	r0, r3
 5877 000e 80BD     		pop	{r7, pc}
 5878              	.L345:
 5879              		.align	2
 5880              	.L344:
 5881 0010 00000000 		.word	USART1_Resources
 5882              		.cfi_endproc
 5883              	.LFE155:
 5885              		.section	.text.USART1_Control,"ax",%progbits
 5886              		.align	1
 5887              		.syntax unified
 5888              		.thumb
 5889              		.thumb_func
 5890              		.fpu fpv4-sp-d16
 5892              	USART1_Control:
 5893              	.LFB156:
3584:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_Control         (uint32_t control, uint32_t arg)             
 5894              		.loc 2 3584 109
 5895              		.cfi_startproc
 5896              		@ args = 0, pretend = 0, frame = 8
 5897              		@ frame_needed = 1, uses_anonymous_args = 0
 5898 0000 80B5     		push	{r7, lr}
 5899              	.LCFI137:
 5900              		.cfi_def_cfa_offset 8
 5901              		.cfi_offset 7, -8
 5902              		.cfi_offset 14, -4
 5903 0002 82B0     		sub	sp, sp, #8
 5904              	.LCFI138:
 5905              		.cfi_def_cfa_offset 16
 5906 0004 00AF     		add	r7, sp, #0
 5907              	.LCFI139:
 5908              		.cfi_def_cfa_register 7
 5909 0006 7860     		str	r0, [r7, #4]
 5910 0008 3960     		str	r1, [r7]
 5911              		.loc 2 3584 118
 5912 000a 054A     		ldr	r2, .L348
 5913 000c 3968     		ldr	r1, [r7]
 5914 000e 7868     		ldr	r0, [r7, #4]
 5915 0010 FFF7FEFF 		bl	USART_Control
 5916 0014 0346     		mov	r3, r0
 5917              		.loc 2 3584 1
 5918 0016 1846     		mov	r0, r3
 5919 0018 0837     		adds	r7, r7, #8
 5920              	.LCFI140:
 5921              		.cfi_def_cfa_offset 8
 5922 001a BD46     		mov	sp, r7
 5923              	.LCFI141:
 5924              		.cfi_def_cfa_register 13
 5925              		@ sp needed
 5926 001c 80BD     		pop	{r7, pc}
 5927              	.L349:
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 199


 5928 001e 00BF     		.align	2
 5929              	.L348:
 5930 0020 00000000 		.word	USART1_Resources
 5931              		.cfi_endproc
 5932              	.LFE156:
 5934              		.section	.text.USART1_GetStatus,"ax",%progbits
 5935              		.align	1
 5936              		.syntax unified
 5937              		.thumb
 5938              		.thumb_func
 5939              		.fpu fpv4-sp-d16
 5941              	USART1_GetStatus:
 5942              	.LFB157:
3585:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static ARM_USART_STATUS        USART1_GetStatus       (void)                                       
 5943              		.loc 2 3585 109
 5944              		.cfi_startproc
 5945              		@ args = 0, pretend = 0, frame = 0
 5946              		@ frame_needed = 1, uses_anonymous_args = 0
 5947 0000 80B5     		push	{r7, lr}
 5948              	.LCFI142:
 5949              		.cfi_def_cfa_offset 8
 5950              		.cfi_offset 7, -8
 5951              		.cfi_offset 14, -4
 5952 0002 00AF     		add	r7, sp, #0
 5953              	.LCFI143:
 5954              		.cfi_def_cfa_register 7
 5955              		.loc 2 3585 118
 5956 0004 0248     		ldr	r0, .L352
 5957 0006 FFF7FEFF 		bl	USART_GetStatus
 5958 000a 0346     		mov	r3, r0
 5959              		.loc 2 3585 1
 5960 000c 1846     		mov	r0, r3
 5961 000e 80BD     		pop	{r7, pc}
 5962              	.L353:
 5963              		.align	2
 5964              	.L352:
 5965 0010 00000000 		.word	USART1_Resources
 5966              		.cfi_endproc
 5967              	.LFE157:
 5969              		.section	.text.USART1_SetModemControl,"ax",%progbits
 5970              		.align	1
 5971              		.syntax unified
 5972              		.thumb
 5973              		.thumb_func
 5974              		.fpu fpv4-sp-d16
 5976              	USART1_SetModemControl:
 5977              	.LFB158:
3586:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static int32_t                 USART1_SetModemControl (ARM_USART_MODEM_CONTROL control)            
 5978              		.loc 2 3586 109
 5979              		.cfi_startproc
 5980              		@ args = 0, pretend = 0, frame = 8
 5981              		@ frame_needed = 1, uses_anonymous_args = 0
 5982 0000 80B5     		push	{r7, lr}
 5983              	.LCFI144:
 5984              		.cfi_def_cfa_offset 8
 5985              		.cfi_offset 7, -8
 5986              		.cfi_offset 14, -4
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 200


 5987 0002 82B0     		sub	sp, sp, #8
 5988              	.LCFI145:
 5989              		.cfi_def_cfa_offset 16
 5990 0004 00AF     		add	r7, sp, #0
 5991              	.LCFI146:
 5992              		.cfi_def_cfa_register 7
 5993 0006 0346     		mov	r3, r0
 5994 0008 FB71     		strb	r3, [r7, #7]
 5995              		.loc 2 3586 118
 5996 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5997 000c 0449     		ldr	r1, .L356
 5998 000e 1846     		mov	r0, r3
 5999 0010 FFF7FEFF 		bl	USART_SetModemControl
 6000 0014 0346     		mov	r3, r0
 6001              		.loc 2 3586 1
 6002 0016 1846     		mov	r0, r3
 6003 0018 0837     		adds	r7, r7, #8
 6004              	.LCFI147:
 6005              		.cfi_def_cfa_offset 8
 6006 001a BD46     		mov	sp, r7
 6007              	.LCFI148:
 6008              		.cfi_def_cfa_register 13
 6009              		@ sp needed
 6010 001c 80BD     		pop	{r7, pc}
 6011              	.L357:
 6012 001e 00BF     		.align	2
 6013              	.L356:
 6014 0020 00000000 		.word	USART1_Resources
 6015              		.cfi_endproc
 6016              	.LFE158:
 6018              		.section	.text.USART1_GetModemStatus,"ax",%progbits
 6019              		.align	1
 6020              		.syntax unified
 6021              		.thumb
 6022              		.thumb_func
 6023              		.fpu fpv4-sp-d16
 6025              	USART1_GetModemStatus:
 6026              	.LFB159:
3587:Drivers/CMSIS/Driver/USART_STM32F4xx.c **** static ARM_USART_MODEM_STATUS  USART1_GetModemStatus  (void)                                       
 6027              		.loc 2 3587 109
 6028              		.cfi_startproc
 6029              		@ args = 0, pretend = 0, frame = 0
 6030              		@ frame_needed = 1, uses_anonymous_args = 0
 6031 0000 80B5     		push	{r7, lr}
 6032              	.LCFI149:
 6033              		.cfi_def_cfa_offset 8
 6034              		.cfi_offset 7, -8
 6035              		.cfi_offset 14, -4
 6036 0002 00AF     		add	r7, sp, #0
 6037              	.LCFI150:
 6038              		.cfi_def_cfa_register 7
 6039              		.loc 2 3587 118
 6040 0004 0248     		ldr	r0, .L360
 6041 0006 FFF7FEFF 		bl	USART_GetModemStatus
 6042 000a 0346     		mov	r3, r0
 6043              		.loc 2 3587 1
 6044 000c 1846     		mov	r0, r3
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 201


 6045 000e 80BD     		pop	{r7, pc}
 6046              	.L361:
 6047              		.align	2
 6048              	.L360:
 6049 0010 00000000 		.word	USART1_Resources
 6050              		.cfi_endproc
 6051              	.LFE159:
 6053              		.section	.text.USART1_IRQHandler,"ax",%progbits
 6054              		.align	1
 6055              		.global	USART1_IRQHandler
 6056              		.syntax unified
 6057              		.thumb
 6058              		.thumb_func
 6059              		.fpu fpv4-sp-d16
 6061              	USART1_IRQHandler:
 6062              	.LFB160:
3588:Drivers/CMSIS/Driver/USART_STM32F4xx.c ****        void                    USART1_IRQHandler      (void)                                       
 6063              		.loc 2 3588 109
 6064              		.cfi_startproc
 6065              		@ args = 0, pretend = 0, frame = 0
 6066              		@ frame_needed = 1, uses_anonymous_args = 0
 6067 0000 80B5     		push	{r7, lr}
 6068              	.LCFI151:
 6069              		.cfi_def_cfa_offset 8
 6070              		.cfi_offset 7, -8
 6071              		.cfi_offset 14, -4
 6072 0002 00AF     		add	r7, sp, #0
 6073              	.LCFI152:
 6074              		.cfi_def_cfa_register 7
 6075              		.loc 2 3588 118
 6076 0004 0248     		ldr	r0, .L363
 6077 0006 FFF7FEFF 		bl	USART_IRQHandler
 6078              		.loc 2 3588 8
 6079 000a 00BF     		nop
 6080 000c 80BD     		pop	{r7, pc}
 6081              	.L364:
 6082 000e 00BF     		.align	2
 6083              	.L363:
 6084 0010 00000000 		.word	USART1_Resources
 6085              		.cfi_endproc
 6086              	.LFE160:
 6088              		.global	Driver_USART1
 6089              		.section	.rodata.Driver_USART1,"a"
 6090              		.align	2
 6093              	Driver_USART1:
 6094 0000 00000000 		.word	USARTx_GetVersion
 6095 0004 00000000 		.word	USART1_GetCapabilities
 6096 0008 00000000 		.word	USART1_Initialize
 6097 000c 00000000 		.word	USART1_Uninitialize
 6098 0010 00000000 		.word	USART1_PowerControl
 6099 0014 00000000 		.word	USART1_Send
 6100 0018 00000000 		.word	USART1_Receive
 6101 001c 00000000 		.word	USART1_Transfer
 6102 0020 00000000 		.word	USART1_GetTxCount
 6103 0024 00000000 		.word	USART1_GetRxCount
 6104 0028 00000000 		.word	USART1_Control
 6105 002c 00000000 		.word	USART1_GetStatus
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 202


 6106 0030 00000000 		.word	USART1_SetModemControl
 6107 0034 00000000 		.word	USART1_GetModemStatus
 6108              		.text
 6109              	.Letext0:
 6110              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6111              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6112              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6113              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6114              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi
 6115              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6116              		.file 9 "Drivers/CMSIS/Driver/Include/Driver_Common.h"
 6117              		.file 10 "Drivers/CMSIS/Driver/Include/Driver_USART.h"
 6118              		.file 11 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 6119              		.file 12 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 6120              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 6121              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 6122              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 6123              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 6124              		.file 17 "Drivers/CMSIS/Driver/USART_STM32F4xx.h"
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 203


DEFINED SYMBOLS
                            *ABS*:00000000 USART_STM32F4xx.c
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:18     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:25     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:81     .text.__NVIC_EnableIRQ:00000038 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:86     .text.__NVIC_ClearPendingIRQ:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:92     .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:148    .text.__NVIC_ClearPendingIRQ:00000038 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:153    .rodata.usart_driver_version:00000000 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:156    .rodata.usart_driver_version:00000000 usart_driver_version
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:160    .bss.USART1_Info:00000000 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:163    .bss.USART1_Info:00000000 USART1_Info
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:166    .bss.USART1_TransferInfo:00000000 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:169    .bss.USART1_TransferInfo:00000000 USART1_TransferInfo
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:172    .rodata.USART1_tx:00000000 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:175    .rodata.USART1_tx:00000000 USART1_tx
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:182    .rodata.USART1_rx:00000000 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:185    .rodata.USART1_rx:00000000 USART1_rx
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:192    .rodata.USART1_Resources:00000000 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:195    .rodata.USART1_Resources:00000000 USART1_Resources
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:214    .text.Enable_GPIO_Clock:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:220    .text.Enable_GPIO_Clock:00000000 Enable_GPIO_Clock
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:445    .text.Enable_GPIO_Clock:00000158 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:459    .text.USART_PeripheralReset:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:465    .text.USART_PeripheralReset:00000000 USART_PeripheralReset
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:678    .text.USART_PeripheralReset:00000120 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:689    .text.USARTx_GetVersion:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:695    .text.USARTx_GetVersion:00000000 USARTx_GetVersion
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:738    .text.USARTx_GetVersion:00000028 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:743    .text.USART_GetCapabilities:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:749    .text.USART_GetCapabilities:00000000 USART_GetCapabilities
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:788    .text.USART_Initialize:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:794    .text.USART_Initialize:00000000 USART_Initialize
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:988    .text.USART_Uninitialize:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:994    .text.USART_Uninitialize:00000000 USART_Uninitialize
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1169   .text.USART_PowerControl:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1175   .text.USART_PowerControl:00000000 USART_PowerControl
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1618   .text.USART_PowerControl:00000294 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1627   .text.USART_PowerControl:000002b0 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1683   .text.USART_PowerControl:00000304 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1689   .text.USART_Send:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1695   .text.USART_Send:00000000 USART_Send
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1853   .text.USART_Receive:00000000 USART_Receive
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:1847   .text.USART_Receive:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2040   .text.USART_Transfer:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2046   .text.USART_Transfer:00000000 USART_Transfer
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2161   .text.USART_GetTxCount:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2167   .text.USART_GetTxCount:00000000 USART_GetTxCount
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2208   .text.USART_GetRxCount:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2214   .text.USART_GetRxCount:00000000 USART_GetRxCount
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2255   .text.USART_Control:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2261   .text.USART_Control:00000000 USART_Control
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2316   .text.USART_Control:00000040 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:2322   .text.USART_Control:00000058 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:3024   .text.USART_Control:00000440 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:3044   .text.USART_Control:00000490 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:3602   .text.USART_Control:000007d8 $d
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 204


C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:3605   .text.USART_Control:000007dc $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4157   .text.USART_Control:00000b08 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4160   .text.USART_Control:00000b0c $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4402   .text.USART_GetStatus:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4408   .text.USART_GetStatus:00000000 USART_GetStatus
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4546   .text.USART_SetModemControl:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4552   .text.USART_SetModemControl:00000000 USART_SetModemControl
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4717   .text.USART_GetModemStatus:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4723   .text.USART_GetModemStatus:00000000 USART_GetModemStatus
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4818   .text.USART_IRQHandler:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:4825   .text.USART_IRQHandler:00000000 USART_IRQHandler
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5501   .text.USART1_GetCapabilities:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5507   .text.USART1_GetCapabilities:00000000 USART1_GetCapabilities
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5531   .text.USART1_GetCapabilities:00000010 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5536   .text.USART1_Initialize:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5542   .text.USART1_Initialize:00000000 USART1_Initialize
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5578   .text.USART1_Initialize:0000001c $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5583   .text.USART1_Uninitialize:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5589   .text.USART1_Uninitialize:00000000 USART1_Uninitialize
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5613   .text.USART1_Uninitialize:00000010 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5618   .text.USART1_PowerControl:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5624   .text.USART1_PowerControl:00000000 USART1_PowerControl
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5662   .text.USART1_PowerControl:00000020 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5667   .text.USART1_Send:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5673   .text.USART1_Send:00000000 USART1_Send
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5711   .text.USART1_Send:00000020 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5716   .text.USART1_Receive:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5722   .text.USART1_Receive:00000000 USART1_Receive
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5760   .text.USART1_Receive:00000020 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5765   .text.USART1_Transfer:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5771   .text.USART1_Transfer:00000000 USART1_Transfer
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5811   .text.USART1_Transfer:00000024 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5816   .text.USART1_GetTxCount:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5822   .text.USART1_GetTxCount:00000000 USART1_GetTxCount
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5846   .text.USART1_GetTxCount:00000010 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5851   .text.USART1_GetRxCount:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5857   .text.USART1_GetRxCount:00000000 USART1_GetRxCount
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5881   .text.USART1_GetRxCount:00000010 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5886   .text.USART1_Control:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5892   .text.USART1_Control:00000000 USART1_Control
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5930   .text.USART1_Control:00000020 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5935   .text.USART1_GetStatus:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5941   .text.USART1_GetStatus:00000000 USART1_GetStatus
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5965   .text.USART1_GetStatus:00000010 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5970   .text.USART1_SetModemControl:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:5976   .text.USART1_SetModemControl:00000000 USART1_SetModemControl
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6014   .text.USART1_SetModemControl:00000020 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6019   .text.USART1_GetModemStatus:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6025   .text.USART1_GetModemStatus:00000000 USART1_GetModemStatus
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6049   .text.USART1_GetModemStatus:00000010 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6054   .text.USART1_IRQHandler:00000000 $t
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6061   .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6084   .text.USART1_IRQHandler:00000010 $d
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6093   .rodata.Driver_USART1:00000000 Driver_USART1
C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s:6090   .rodata.Driver_USART1:00000000 $d

UNDEFINED SYMBOLS
ARM GAS  C:\Users\Robert\AppData\Local\Temp\cckQT3UZ.s 			page 205


HAL_RCC_GetPCLK2Freq
memset
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Abort
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_GPIO_ReadPin
