{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595170348239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595170348240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 11:52:28 2020 " "Processing started: Sun Jul 19 11:52:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595170348240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170348240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigmoid -c sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170348240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595170348362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595170348362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595170354318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigmoid " "Elaborating entity \"sigmoid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595170354352 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sigmoid.v(15) " "Verilog HDL Case Statement warning at sigmoid.v(15): incomplete case statement has no default case item" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1595170354352 "|sigmoid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y sigmoid.v(14) " "Verilog HDL Always Construct warning at sigmoid.v(14): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595170354352 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] sigmoid.v(14) " "Inferred latch for \"y\[0\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] sigmoid.v(14) " "Inferred latch for \"y\[1\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] sigmoid.v(14) " "Inferred latch for \"y\[2\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] sigmoid.v(14) " "Inferred latch for \"y\[3\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] sigmoid.v(14) " "Inferred latch for \"y\[4\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] sigmoid.v(14) " "Inferred latch for \"y\[5\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] sigmoid.v(14) " "Inferred latch for \"y\[6\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] sigmoid.v(14) " "Inferred latch for \"y\[7\]\" at sigmoid.v(14)" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170354353 "|sigmoid"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\]\$latch " "Latch y\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595170354639 ""}  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595170354639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\]\$latch " "Latch y\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595170354639 ""}  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595170354639 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595170354654 "|sigmoid|y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595170354654 "|sigmoid|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595170354654 "|sigmoid|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595170354654 "|sigmoid|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595170354654 "|sigmoid|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "sigmoid.v" "" { Text "/home/daniel/Documents/GitHub/sigmoid/sigmoid.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595170354654 "|sigmoid|y[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1595170354654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595170354729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595170355023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595170355023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595170355043 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595170355043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595170355043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595170355043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595170355047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 11:52:35 2020 " "Processing ended: Sun Jul 19 11:52:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595170355047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595170355047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595170355047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595170355047 ""}
