Verilator Tree Dump (format 0x3900) from <e23101> to <e24235>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e6aea0 <e2135> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2: VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: TOPSCOPE 0x555556eed1e0 <e3880> {c1ai}
    1:2:2: SCOPE 0x555556e561e0 <e8767> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x555556e6aea0]
    1:2:2:1: VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08b60 <e3900> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08ea0 <e3912> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f091e0 <e3924> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09930 <e3967> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09c70 <e3979> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18000 <e3991> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18b60 <e4041> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18c30 <e4044> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18d00 <e4047> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18dd0 <e4054> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18ea0 <e4057> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18f70 <e4060> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19040 <e4067> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19110 <e4070> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f191e0 <e4073> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f192b0 <e4080> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19380 <e4083> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19450 <e4086> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19520 <e4093> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f195f0 <e4096> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f196c0 <e4099> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19e10 <e4135> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ee0 <e4138> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c000 <e4141> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c0d0 <e4148> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c1a0 <e4151> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c270 <e4154> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c340 <e4161> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c410 <e4164> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c4e0 <e4167> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c5b0 <e4174> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c680 <e4177> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c750 <e4180> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c820 <e4187> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c8f0 <e4190> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c9c0 <e4193> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2d110 <e4229> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d1e0 <e4232> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d2b0 <e4235> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d380 <e4242> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d450 <e4245> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d520 <e4248> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d5f0 <e4255> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d6c0 <e4258> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d790 <e4261> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d860 <e4268> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d930 <e4271> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2da00 <e4274> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dad0 <e4281> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dba0 <e4284> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dc70 <e4287> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c410 <e4323> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c4e0 <e4326> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c5b0 <e4329> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c680 <e4336> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c750 <e4339> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c820 <e4342> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c8f0 <e4349> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c9c0 <e4352> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4ca90 <e4355> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cb60 <e4362> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cc30 <e4365> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cd00 <e4368> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cdd0 <e4375> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cea0 <e4378> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cf70 <e4381> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556fcb6c0 <e16517> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8600 <e16514> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fd1520 <e16828> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx2 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8a80 <e16825> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fd51e0 <e17124> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx3 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8d80 <e17121> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fd8ea0 <e17424> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx4 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8f00 <e17421> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fdca90 <e17713> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx5 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9080 <e17710> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fe08f0 <e18031> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx6 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9380 <e18028> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fe45b0 <e18331> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx7 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9500 <e18328> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fe61a0 <e18620> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx8 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9680 <e18617> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fe7e10 <e18920> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx9 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9800 <e18917> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556fefa00 <e19209> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx10 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9980 <e19206> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556ff1790 <e19520> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx11 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9b00 <e19517> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556ff5450 <e19820> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx12 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9c80 <e19817> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556ff9040 <e20109> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx13 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9e00 <e20106> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555556ffed00 <e20409> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx14 [T] [scopep=0x555556e561e0] -> VAR 0x555557000000 <e20406> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x5555570028f0 <e20698> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx15 [T] [scopep=0x555556e561e0] -> VAR 0x555557000180 <e20695> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555557006680 <e21009> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx16 [T] [scopep=0x555556e561e0] -> VAR 0x555557000300 <e21006> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x55555700a340 <e21309> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx17 [T] [scopep=0x555556e561e0] -> VAR 0x555557000480 <e21306> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x55555700bee0 <e21598> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx18 [T] [scopep=0x555556e561e0] -> VAR 0x555557000600 <e21595> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555557011ba0 <e21898> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx19 [T] [scopep=0x555556e561e0] -> VAR 0x555557000780 <e21895> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 BLOCKTEMP
    1:2:2:1: VARSCOPE 0x555557013790 <e22187> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx20 [T] [scopep=0x555556e561e0] -> VAR 0x555557000900 <e22184> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 BLOCKTEMP
    1:2:2:2: ACTIVE 0x555556f66a80 <e22728> {c2al} => SENTREE 0x555557016d10 <e22727> {c2al}
    1:2:2:2:1: SENTREE 0x555557016d10 <e22727> {c2al}
    1:2:2:2:1:1: SENITEM 0x555557016c60 <e22724> {c2al} [COMBO]
    1:2:2:2:2: ASSIGNALIAS 0x555556eed290 <e22729> {c2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556ef1560 <e2946> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556ef1680 <e2947> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [LV] => VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed340 <e22731> {c2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556ef17a0 <e2955> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556ef18c0 <e2956> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [LV] => VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed3f0 <e22733> {c2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556ef19e0 <e2964> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556ef1b00 <e2965> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [LV] => VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed4a0 <e22735> {c7am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556ef1c20 <e2973> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [RV] <- VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556ef1d40 <e2974> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [LV] => VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed550 <e22737> {c3al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556ef1e60 <e2982> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f16000 <e2983> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [LV] => VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed600 <e22739> {c3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f16120 <e2991> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f16240 <e2992> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [LV] => VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed6b0 <e22741> {c3av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f16360 <e3000> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [RV] <- VARSCOPE 0x555556f08b60 <e3900> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f16480 <e3001> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [LV] => VARSCOPE 0x555556f09930 <e3967> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed760 <e22743> {c7ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f165a0 <e3009> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [RV] <- VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f166c0 <e3010> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [LV] => VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed810 <e22745> {c4al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f167e0 <e3018> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f16900 <e3019> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [LV] => VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed8c0 <e22747> {c4aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f16a20 <e3027> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f16b40 <e3028> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [LV] => VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eed970 <e22749> {c4av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f16c60 <e3036> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [RV] <- VARSCOPE 0x555556f08ea0 <e3912> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f16d80 <e3037> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [LV] => VARSCOPE 0x555556f09c70 <e3979> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eeda20 <e22751> {c7aw} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f16ea0 <e3045> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [RV] <- VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f16fc0 <e3046> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [LV] => VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eedad0 <e22753> {c5al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f170e0 <e3054> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f17200 <e3055> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [LV] => VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eedb80 <e22755> {c5aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f17320 <e3063> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f17440 <e3064> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [LV] => VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eedc30 <e22757> {c5av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f17560 <e3072> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [RV] <- VARSCOPE 0x555556f091e0 <e3924> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f17680 <e3073> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [LV] => VARSCOPE 0x555556f18000 <e3991> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eedce0 <e22759> {c7bb} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f177a0 <e3081> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [RV] <- VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f178c0 <e3082> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [LV] => VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eedd90 <e22761> {c7bg} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f179e0 <e3090> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [RV] <- VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f17b00 <e3091> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [LV] => VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eede40 <e22763> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f17c20 <e2659> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [RV] <- VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f17d40 <e2660> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [LV] => VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556eedef0 <e22765> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f17e60 <e2668> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [RV] <- VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1a000 <e2669> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [LV] => VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1c000 <e22767> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1a120 <e2677> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [RV] <- VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1a240 <e2678> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [LV] => VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1c0b0 <e22769> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1a360 <e2686> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [RV] <- VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1a480 <e2687> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [LV] => VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1c160 <e22771> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1a5a0 <e2695> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f1a6c0 <e2696> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1c210 <e22773> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1a7e0 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1a900 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f18b60 <e4041> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1c2c0 <e22775> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1aa20 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1ab40 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f18c30 <e4044> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1c370 <e22777> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1ac60 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f1ad80 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f18d00 <e4047> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f1c420 <e22786> {e5af}
    1:2:2:2:2:2: ASSIGN 0x555556fce790 <e16743> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fce6e0 <e16741> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fab440 <e16732> {e5af} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556fab320 <e16733> {e5af} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556fab560 <e16742> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 [LV] => VARSCOPE 0x555556fcb6c0 <e16517> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8600 <e16514> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fced10 <e16771> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fcec60 <e16768> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fab7a0 <e16764> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fab8c0 <e16765> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 [RV] <- VARSCOPE 0x555556fcb6c0 <e16517> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8600 <e16514> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fab680 <e16769> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f1cfd0 <e22788> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1b8c0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1b9e0 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f18dd0 <e4054> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1d080 <e22790> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1bb00 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1bc20 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f18ea0 <e4057> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1d130 <e22792> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1bd40 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f1be60 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f18f70 <e4060> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f1d1e0 <e22801> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555556fcf340 <e17047> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fcf290 <e17045> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fabb00 <e17035> {f5af} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556fab9e0 <e17036> {f5af} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556fabc20 <e17046> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 [LV] => VARSCOPE 0x555556fd1520 <e16828> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx2 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8a80 <e16825> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fcf550 <e17069> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fcf4a0 <e17066> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fabe60 <e17062> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fd6000 <e17063> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 [RV] <- VARSCOPE 0x555556fd1520 <e16828> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx2 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8a80 <e16825> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fabd40 <e17067> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f1dd90 <e22803> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1ea20 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1eb40 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f19040 <e4067> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1de40 <e22805> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1ec60 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f1ed80 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f19110 <e4070> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f1def0 <e22807> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1eea0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [RV] <- VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1efc0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f191e0 <e4073> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f20000 <e22816> {e5af}
    1:2:2:2:2:2: ASSIGN 0x555556fcfc30 <e17352> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fcfb80 <e17350> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd6240 <e17340> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556fd6120 <e17341> {e5af} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556fd6360 <e17351> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 [LV] => VARSCOPE 0x555556fd51e0 <e17124> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx3 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8d80 <e17121> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fcfd90 <e17367> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fcfce0 <e17364> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd65a0 <e17360> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fd66c0 <e17361> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 [RV] <- VARSCOPE 0x555556fd51e0 <e17124> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx3 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8d80 <e17121> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fd6480 <e17365> {e5af} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f20bb0 <e22818> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1fb00 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f1fc20 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f192b0 <e4080> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f20c60 <e22820> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f1fd40 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f1fe60 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f19380 <e4083> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f20d10 <e22822> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f22000 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f22120 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f19450 <e4086> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f20dc0 <e22831> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555556fde420 <e17643> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fde370 <e17641> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd6900 <e17631> {f5af} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556fd67e0 <e17632> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556fd6a20 <e17642> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 [LV] => VARSCOPE 0x555556fd8ea0 <e17424> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx4 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8f00 <e17421> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fde580 <e17658> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fde4d0 <e17655> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd6c60 <e17651> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fd6d80 <e17652> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 [RV] <- VARSCOPE 0x555556fd8ea0 <e17424> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx4 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8f00 <e17421> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fd6b40 <e17656> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f21970 <e22833> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f22c60 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f22d80 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f19520 <e4093> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f21a20 <e22835> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f22ea0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f22fc0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f195f0 <e4096> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f21ad0 <e22837> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f230e0 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f23200 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f196c0 <e4099> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f21b80 <e22846> {g5af}
    1:2:2:2:2:2: ASSIGN 0x555556fded10 <e17950> {g5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fdec60 <e17948> {g5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd6fc0 <e17938> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556fd6ea0 <e17939> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556fd70e0 <e17949> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 [LV] => VARSCOPE 0x555556fdca90 <e17713> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx5 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9080 <e17710> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fdf080 <e17972> {g5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fdefd0 <e17969> {g5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd7320 <e17965> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VARSCOPE 0x555556fe0750 <e17959> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TOP->TABLE_h4881bd17_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fd7440 <e17966> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 [RV] <- VARSCOPE 0x555556fdca90 <e17713> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx5 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9080 <e17710> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fd7200 <e17970> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f26790 <e22848> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f23d40 <e2721> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f23e60 <e2722> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [LV] => VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f26840 <e22850> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2a000 <e2730> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [RV] <- VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2a120 <e2731> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [LV] => VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f268f0 <e22852> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2a240 <e2739> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [RV] <- VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2a360 <e2740> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [LV] => VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f269a0 <e22854> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2a480 <e2748> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [RV] <- VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2a5a0 <e2749> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [LV] => VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f26a50 <e22856> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2a6c0 <e2757> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f2a7e0 <e2758> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f26b00 <e22858> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2a900 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2aa20 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f19e10 <e4135> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f26bb0 <e22860> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2ab40 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2ac60 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f19ee0 <e4138> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f26c60 <e22862> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2ad80 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f2aea0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f2c000 <e4141> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f26d10 <e22871> {e5af}
    1:2:2:2:2:2: ASSIGN 0x555556fdf760 <e18259> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fdf6b0 <e18257> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd7680 <e18247> {e5af} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556fd7560 <e18248> {e5af} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556fd77a0 <e18258> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 [LV] => VARSCOPE 0x555556fe08f0 <e18031> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx6 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9380 <e18028> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fdf8c0 <e18274> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fdf810 <e18271> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd79e0 <e18267> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fd7b00 <e18268> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 [RV] <- VARSCOPE 0x555556fe08f0 <e18031> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx6 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9380 <e18028> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fd78c0 <e18272> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f278c0 <e22873> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2b9e0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2bb00 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f2c0d0 <e4148> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f27970 <e22875> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2bc20 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2bd40 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f2c1a0 <e4151> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f27a20 <e22877> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2be60 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f2e000 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f2c270 <e4154> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f27ad0 <e22886> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555556fdfef0 <e18550> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fdfe40 <e18548> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fd7d40 <e18538> {f5af} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556fd7c20 <e18539> {f5af} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556fd7e60 <e18549> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 [LV] => VARSCOPE 0x555556fe45b0 <e18331> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx7 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9500 <e18328> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fea0b0 <e18565> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fea000 <e18562> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe8120 <e18558> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fe8240 <e18559> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 [RV] <- VARSCOPE 0x555556fe45b0 <e18331> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx7 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9500 <e18328> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fe8000 <e18563> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f306e0 <e22888> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2eb40 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2ec60 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f2c340 <e4161> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f30790 <e22890> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2ed80 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f2eea0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f2c410 <e4164> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f30840 <e22892> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2efc0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [RV] <- VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f2f0e0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f2c4e0 <e4167> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f308f0 <e22901> {e5af}
    1:2:2:2:2:2: ASSIGN 0x555556fea790 <e18848> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556fea6e0 <e18846> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe8480 <e18836> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556fe8360 <e18837> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556fe85a0 <e18847> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 [LV] => VARSCOPE 0x555556fe61a0 <e18620> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx8 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9680 <e18617> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556fea8f0 <e18863> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556fea840 <e18860> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe87e0 <e18856> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fe8900 <e18857> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 [RV] <- VARSCOPE 0x555556fe61a0 <e18620> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx8 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9680 <e18617> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fe86c0 <e18861> {e5af} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f314a0 <e22903> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2fc20 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f2fd40 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f2c5b0 <e4174> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f31550 <e22905> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f2fe60 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f34000 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f2c680 <e4177> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f31600 <e22907> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f34120 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f34240 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f2c750 <e4180> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f316b0 <e22916> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555556feaf20 <e19139> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556feae70 <e19137> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe8b40 <e19127> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556fe8a20 <e19128> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556fe8c60 <e19138> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 [LV] => VARSCOPE 0x555556fe7e10 <e18920> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx9 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9800 <e18917> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556feb080 <e19154> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556feafd0 <e19151> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe8ea0 <e19147> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fe8fc0 <e19148> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 [RV] <- VARSCOPE 0x555556fe7e10 <e18920> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx9 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9800 <e18917> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fe8d80 <e19152> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f382c0 <e22918> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f34d80 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f34ea0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f2c820 <e4187> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f38370 <e22920> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f34fc0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f350e0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f2c8f0 <e4190> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f38420 <e22922> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f35200 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f35320 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f2c9c0 <e4193> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f384d0 <e22931> {g5af}
    1:2:2:2:2:2: ASSIGN 0x555556feb810 <e19446> {g5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556feb760 <e19444> {g5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe9200 <e19434> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556fe90e0 <e19435> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556fe9320 <e19445> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 [LV] => VARSCOPE 0x555556fefa00 <e19209> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx10 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9980 <e19206> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556feb970 <e19461> {g5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556feb8c0 <e19458> {g5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe9560 <e19454> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VARSCOPE 0x555556fe0750 <e17959> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TOP->TABLE_h4881bd17_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fe9680 <e19455> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 [RV] <- VARSCOPE 0x555556fefa00 <e19209> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx10 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9980 <e19206> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fe9440 <e19459> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f39080 <e22933> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f35e60 <e2783> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f3c000 <e2784> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [LV] => VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f39130 <e22935> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3c120 <e2792> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [RV] <- VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f3c240 <e2793> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [LV] => VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f391e0 <e22937> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3c360 <e2801> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [RV] <- VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f3c480 <e2802> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [LV] => VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f39290 <e22939> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3c5a0 <e2810> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [RV] <- VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f3c6c0 <e2811> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [LV] => VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f39340 <e22941> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3c7e0 <e2819> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f3c900 <e2820> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f393f0 <e22943> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3ca20 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f3cb40 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f2d110 <e4229> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f394a0 <e22945> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3cc60 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f3cd80 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f2d1e0 <e4232> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f39550 <e22947> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3cea0 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f3cfc0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f2d2b0 <e4235> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f39600 <e22956> {e5af}
    1:2:2:2:2:2: ASSIGN 0x555556ff60b0 <e19748> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556ff6000 <e19746> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe98c0 <e19736> {e5af} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556fe97a0 <e19737> {e5af} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556fe99e0 <e19747> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 [LV] => VARSCOPE 0x555556ff1790 <e19520> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx11 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9b00 <e19517> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556ff6210 <e19763> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556ff6160 <e19760> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556fe9c20 <e19756> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556fe9d40 <e19757> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 [RV] <- VARSCOPE 0x555556ff1790 <e19520> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx11 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9b00 <e19517> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556fe9b00 <e19761> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f3e210 <e22958> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3db00 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f3dc20 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f2d380 <e4242> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f3e2c0 <e22960> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f3dd40 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f3de60 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f2d450 <e4245> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f3e370 <e22962> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f40000 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f40120 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f2d520 <e4248> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f3e420 <e22971> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555556ff6840 <e20039> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556ff6790 <e20037> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffc000 <e20027> {f5af} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556fe9e60 <e20028> {f5af} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556ffc120 <e20038> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 [LV] => VARSCOPE 0x555556ff5450 <e19820> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx12 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9c80 <e19817> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556ff69a0 <e20054> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556ff68f0 <e20051> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffc360 <e20047> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556ffc480 <e20048> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 [RV] <- VARSCOPE 0x555556ff5450 <e19820> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx12 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9c80 <e19817> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556ffc240 <e20052> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f3efd0 <e22973> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f40c60 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f40d80 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f2d5f0 <e4255> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f3f080 <e22975> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f40ea0 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f40fc0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f2d6c0 <e4258> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f3f130 <e22977> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f410e0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [RV] <- VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f41200 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f2d790 <e4261> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f3f1e0 <e22986> {e5af}
    1:2:2:2:2:2: ASSIGN 0x555556ff7080 <e20337> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556ff6fd0 <e20335> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffc6c0 <e20325> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556ffc5a0 <e20326> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556ffc7e0 <e20336> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 [LV] => VARSCOPE 0x555556ff9040 <e20109> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx13 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9e00 <e20106> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556ff71e0 <e20352> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556ff7130 <e20349> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffca20 <e20345> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556ffcb40 <e20346> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 [RV] <- VARSCOPE 0x555556ff9040 <e20109> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx13 [T] [scopep=0x555556e561e0] -> VAR 0x555556ee9e00 <e20106> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556ffc900 <e20350> {e5af} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f3fd90 <e22988> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f41d40 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f41e60 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f2d860 <e4268> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f3fe40 <e22990> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f46000 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f46120 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f2d930 <e4271> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f3fef0 <e22992> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f46240 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f46360 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f2da00 <e4274> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f48000 <e23001> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555556ff7810 <e20628> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555556ff7760 <e20626> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffcd80 <e20616> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556ffcc60 <e20617> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556ffcea0 <e20627> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 [LV] => VARSCOPE 0x555556ffed00 <e20409> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx14 [T] [scopep=0x555556e561e0] -> VAR 0x555557000000 <e20406> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556ff7970 <e20643> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556ff78c0 <e20640> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffd0e0 <e20636> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556ffd200 <e20637> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 [RV] <- VARSCOPE 0x555556ffed00 <e20409> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx14 [T] [scopep=0x555556e561e0] -> VAR 0x555557000000 <e20406> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556ffcfc0 <e20641> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f48bb0 <e23003> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f46ea0 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f46fc0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f2dad0 <e4281> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f48c60 <e23005> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f470e0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f47200 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f2dba0 <e4284> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f48d10 <e23007> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f47320 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f47440 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f2dc70 <e4287> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f48dc0 <e23016> {g5af}
    1:2:2:2:2:2: ASSIGN 0x555557008160 <e20935> {g5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x5555570080b0 <e20933> {g5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffd440 <e20923> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x555556ffd320 <e20924> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x555556ffd560 <e20934> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 [LV] => VARSCOPE 0x5555570028f0 <e20698> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx15 [T] [scopep=0x555556e561e0] -> VAR 0x555557000180 <e20695> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x5555570082c0 <e20950> {g5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555557008210 <e20947> {g5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffd7a0 <e20943> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VARSCOPE 0x555556fe0750 <e17959> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TOP->TABLE_h4881bd17_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556ffd8c0 <e20944> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 [RV] <- VARSCOPE 0x5555570028f0 <e20698> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx15 [T] [scopep=0x555556e561e0] -> VAR 0x555557000180 <e20695> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556ffd680 <e20948> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f49970 <e23018> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4a000 <e2846> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f4a120 <e2847> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [LV] => VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f49a20 <e23020> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4a240 <e2855> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [RV] <- VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f4a360 <e2856> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [LV] => VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f49ad0 <e23022> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4a480 <e2864> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [RV] <- VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f4a5a0 <e2865> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [LV] => VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f49b80 <e23024> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4a6c0 <e2873> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [RV] <- VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f4a7e0 <e2874> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [LV] => VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f49c30 <e23026> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4a900 <e2882> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [RV] <- VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f4aa20 <e2883> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f49ce0 <e23028> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4ab40 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f4ac60 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f4c410 <e4323> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f49d90 <e23030> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4ad80 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f4aea0 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f4c4e0 <e4326> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f49e40 <e23032> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4afc0 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f4b0e0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f4c5b0 <e4329> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f49ef0 <e23041> {e5af}
    1:2:2:2:2:2: ASSIGN 0x5555570089a0 <e21237> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x5555570088f0 <e21235> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffdb00 <e21225> {e5af} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x555556ffd9e0 <e21226> {e5af} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556ffdc20 <e21236> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 [LV] => VARSCOPE 0x555557006680 <e21009> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx16 [T] [scopep=0x555556e561e0] -> VAR 0x555557000300 <e21006> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555557008b00 <e21252> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555557008a50 <e21249> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556ffde60 <e21245> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x55555700c000 <e21246> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 [RV] <- VARSCOPE 0x555557006680 <e21009> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx16 [T] [scopep=0x555556e561e0] -> VAR 0x555557000300 <e21006> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556ffdd40 <e21250> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f50b00 <e23043> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4bc20 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f4bd40 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f4c680 <e4336> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f50bb0 <e23045> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f4be60 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f52000 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f4c750 <e4339> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f50c60 <e23047> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f52120 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f52240 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f4c820 <e4342> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f50d10 <e23056> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555557009130 <e21528> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x555557009080 <e21526> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x55555700c240 <e21516> {f5af} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: VARREF 0x55555700c120 <e21517> {f5af} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x55555700c360 <e21527> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 [LV] => VARSCOPE 0x55555700a340 <e21309> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx17 [T] [scopep=0x555556e561e0] -> VAR 0x555557000480 <e21306> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555557009290 <e21543> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x5555570091e0 <e21540> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x55555700c5a0 <e21536> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x55555700c6c0 <e21537> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 [RV] <- VARSCOPE 0x55555700a340 <e21309> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx17 [T] [scopep=0x555556e561e0] -> VAR 0x555557000480 <e21306> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x55555700c480 <e21541> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f518c0 <e23058> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f52d80 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f52ea0 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f4c8f0 <e4349> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f51970 <e23060> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f52fc0 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f530e0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f4c9c0 <e4352> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f51a20 <e23062> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f53200 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [RV] <- VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f53320 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f4ca90 <e4355> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f51ad0 <e23071> {e5af}
    1:2:2:2:2:2: ASSIGN 0x555557009970 <e21826> {e5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x5555570098c0 <e21824> {e5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x55555700c900 <e21814> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x55555700c7e0 <e21815> {e5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x55555700ca20 <e21825> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 [LV] => VARSCOPE 0x55555700bee0 <e21598> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx18 [T] [scopep=0x555556e561e0] -> VAR 0x555557000600 <e21595> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555557009ad0 <e21841> {e5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555557009a20 <e21838> {e5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x55555700cc60 <e21834> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x55555700cd80 <e21835> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 [RV] <- VARSCOPE 0x55555700bee0 <e21598> {e5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx18 [T] [scopep=0x555556e561e0] -> VAR 0x555557000600 <e21595> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x55555700cb40 <e21839> {e5af} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f566e0 <e23073> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f53e60 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f58000 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f4cb60 <e4362> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f56790 <e23075> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f58120 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f58240 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f4cc30 <e4365> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f56840 <e23077> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f58360 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f58480 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f4cd00 <e4368> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f568f0 <e23086> {f5af}
    1:2:2:2:2:2: ASSIGN 0x555557016160 <e22117> {f5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x5555570160b0 <e22115> {f5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x55555700cfc0 <e22105> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x55555700cea0 <e22106> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x55555700d0e0 <e22116> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 [LV] => VARSCOPE 0x555557011ba0 <e21898> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx19 [T] [scopep=0x555556e561e0] -> VAR 0x555557000780 <e21895> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x5555570162c0 <e22132> {f5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555557016210 <e22129> {f5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x55555700d320 <e22125> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x55555700d440 <e22126> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 [RV] <- VARSCOPE 0x555557011ba0 <e21898> {f5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx19 [T] [scopep=0x555556e561e0] -> VAR 0x555557000780 <e21895> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x55555700d200 <e22130> {f5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2: ASSIGNALIAS 0x555556f574a0 <e23088> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f58fc0 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f590e0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f4cdd0 <e4375> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f57550 <e23090> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f59200 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2: VARREF 0x555556f59320 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f4cea0 <e4378> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556f57600 <e23092> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556f59440 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556f59560 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f4cf70 <e4381> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556f576b0 <e23101#> {g5af}
    1:2:2:2:2:2: ASSIGN 0x555557016a50 <e22424> {g5af} @dt=0x555556fcb5f0@(G/w2)
    1:2:2:2:2:2:1: CONCAT 0x5555570169a0 <e22422> {g5af} @dt=0x555556fd11e0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0x55555700d680 <e22412> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: VARREF 0x55555700d560 <e22413> {g5af} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:2:2:2: VARREF 0x55555700d7a0 <e22423> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 [LV] => VARSCOPE 0x555557013790 <e22187> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx20 [T] [scopep=0x555556e561e0] -> VAR 0x555557000900 <e22184> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555557016bb0 <e22439> {g5af} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555557016b00 <e22436> {g5af} @dt=0x555556fcb790@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x55555700d9e0 <e22432> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VARSCOPE 0x555556fe0750 <e17959> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TOP->TABLE_h4881bd17_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x55555700db00 <e22433> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 [RV] <- VARSCOPE 0x555557013790 <e22187> {g5af} @dt=0x555556fcb5f0@(G/w2)  TOP->__Vtableidx20 [T] [scopep=0x555556e561e0] -> VAR 0x555557000900 <e22184> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x55555700d8c0 <e22437> {g5af} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x555557000a80 <e23108#> {c1ai}  trace_init_sub__TOP__0 [SLOW]
    1:2:2:2:2: CSTMT 0x555557016dc0 <e23109#> {c1ai}
    1:2:2:2:2:1: TEXT 0x555556f66e00 <e23110#> {c1ai} "const int c = vlSymsp->__Vm_baseCode;..."
    1:2:2:2:3: TRACEDECL 0x555556e572c0 <e23105#> {c2al} @dt=0x555556e2e820@(G/w1)  a_0
    1:2:2:2:3:1: VARREF 0x55555700dd40 <e23106#> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e573b0 <e23118#> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0
    1:2:2:2:3:1: VARREF 0x55555702a000 <e23117#> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e574a0 <e23126#> {c2av} @dt=0x555556e2e820@(G/w1)  c_in
    1:2:2:2:3:1: VARREF 0x55555702a240 <e23125#> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57590 <e23134#> {c3al} @dt=0x555556e2e820@(G/w1)  a_1
    1:2:2:2:3:1: VARREF 0x55555702a480 <e23133#> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57680 <e23142#> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1
    1:2:2:2:3:1: VARREF 0x55555702a6c0 <e23141#> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57770 <e23150#> {c3av} @dt=0x555556e2e820@(G/w1)  c_1
    1:2:2:2:3:1: VARREF 0x55555702a900 <e23149#> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [RV] <- VARSCOPE 0x555556f08b60 <e3900> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57860 <e23158#> {c4al} @dt=0x555556e2e820@(G/w1)  a_2
    1:2:2:2:3:1: VARREF 0x55555702ab40 <e23157#> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57950 <e23166#> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2
    1:2:2:2:3:1: VARREF 0x55555702ad80 <e23165#> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57a40 <e23174#> {c4av} @dt=0x555556e2e820@(G/w1)  c_2
    1:2:2:2:3:1: VARREF 0x55555702afc0 <e23173#> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [RV] <- VARSCOPE 0x555556f08ea0 <e3912> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57b30 <e23182#> {c5al} @dt=0x555556e2e820@(G/w1)  a_3
    1:2:2:2:3:1: VARREF 0x55555702b200 <e23181#> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57c20 <e23190#> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3
    1:2:2:2:3:1: VARREF 0x55555702b440 <e23189#> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57d10 <e23198#> {c5av} @dt=0x555556e2e820@(G/w1)  c_3
    1:2:2:2:3:1: VARREF 0x55555702b680 <e23197#> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [RV] <- VARSCOPE 0x555556f091e0 <e3924> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57e00 <e23206#> {c7am} @dt=0x555556e2e820@(G/w1)  s_0
    1:2:2:2:3:1: VARREF 0x55555702b8c0 <e23205#> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [RV] <- VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556e57ef0 <e23214#> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1
    1:2:2:2:3:1: VARREF 0x55555702bb00 <e23213#> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [RV] <- VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c000 <e23222#> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2
    1:2:2:2:3:1: VARREF 0x55555702bd40 <e23221#> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [RV] <- VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c0f0 <e23230#> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3
    1:2:2:2:3:1: VARREF 0x55555702e000 <e23229#> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [RV] <- VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c1e0 <e23238#> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out
    1:2:2:2:3:1: VARREF 0x55555702e240 <e23237#> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [RV] <- VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019450 <e23242#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555702c2d0 <e23248#> {c2al} @dt=0x555556e2e820@(G/w1)  a_0
    1:2:2:2:3:1: VARREF 0x55555702e480 <e23247#> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [RV] <- VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c3c0 <e23256#> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0
    1:2:2:2:3:1: VARREF 0x55555702e6c0 <e23255#> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [RV] <- VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c4b0 <e23264#> {c2av} @dt=0x555556e2e820@(G/w1)  c_in
    1:2:2:2:3:1: VARREF 0x55555702e900 <e23263#> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [RV] <- VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c5a0 <e23272#> {c3al} @dt=0x555556e2e820@(G/w1)  a_1
    1:2:2:2:3:1: VARREF 0x55555702eb40 <e23271#> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [RV] <- VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c690 <e23280#> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1
    1:2:2:2:3:1: VARREF 0x55555702ed80 <e23279#> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [RV] <- VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c780 <e23288#> {c3av} @dt=0x555556e2e820@(G/w1)  c_1
    1:2:2:2:3:1: VARREF 0x55555702efc0 <e23287#> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [RV] <- VARSCOPE 0x555556f09930 <e3967> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c870 <e23296#> {c4al} @dt=0x555556e2e820@(G/w1)  a_2
    1:2:2:2:3:1: VARREF 0x55555702f200 <e23295#> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [RV] <- VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702c960 <e23304#> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2
    1:2:2:2:3:1: VARREF 0x55555702f440 <e23303#> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [RV] <- VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702ca50 <e23312#> {c4av} @dt=0x555556e2e820@(G/w1)  c_2
    1:2:2:2:3:1: VARREF 0x55555702f680 <e23311#> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [RV] <- VARSCOPE 0x555556f09c70 <e3979> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702cb40 <e23320#> {c5al} @dt=0x555556e2e820@(G/w1)  a_3
    1:2:2:2:3:1: VARREF 0x55555702f8c0 <e23319#> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [RV] <- VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702cc30 <e23328#> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3
    1:2:2:2:3:1: VARREF 0x55555702fb00 <e23327#> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [RV] <- VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702cd20 <e23336#> {c5av} @dt=0x555556e2e820@(G/w1)  c_3
    1:2:2:2:3:1: VARREF 0x55555702fd40 <e23335#> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [RV] <- VARSCOPE 0x555556f18000 <e3991> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702ce10 <e23344#> {c7am} @dt=0x555556e2e820@(G/w1)  s_0
    1:2:2:2:3:1: VARREF 0x555557030000 <e23343#> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [RV] <- VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702cf00 <e23352#> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1
    1:2:2:2:3:1: VARREF 0x555557030240 <e23351#> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [RV] <- VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702cff0 <e23360#> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2
    1:2:2:2:3:1: VARREF 0x555557030480 <e23359#> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [RV] <- VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702d0e0 <e23368#> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3
    1:2:2:2:3:1: VARREF 0x5555570306c0 <e23367#> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [RV] <- VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702d1d0 <e23376#> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out
    1:2:2:2:3:1: VARREF 0x555557030900 <e23375#> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [RV] <- VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702d2c0 <e23384#> {c9ak} @dt=0x555556e2e820@(G/w1)  add0_1
    1:2:2:2:3:1: VARREF 0x555557030b40 <e23383#> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555702d3b0 <e23392#> {c9as} @dt=0x555556e2e820@(G/w1)  add1_2
    1:2:2:2:3:1: VARREF 0x555557030d80 <e23391#> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555702d4a0 <e23400#> {c9ba} @dt=0x555556e2e820@(G/w1)  add2_3
    1:2:2:2:3:1: VARREF 0x555557030fc0 <e23399#> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019520 <e23404#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555702d590 <e23410#> {d2al} @dt=0x555556e2e820@(G/w1)  c_i
    1:2:2:2:3:1: VARREF 0x555557031200 <e23409#> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702d680 <e23418#> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i
    1:2:2:2:3:1: VARREF 0x555557031440 <e23417#> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702d770 <e23426#> {d2av} @dt=0x555556e2e820@(G/w1)  b_i
    1:2:2:2:3:1: VARREF 0x555557031680 <e23425#> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702d860 <e23434#> {d3am} @dt=0x555556e2e820@(G/w1)  s_i
    1:2:2:2:3:1: VARREF 0x5555570318c0 <e23433#> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [RV] <- VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702d950 <e23442#> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1
    1:2:2:2:3:1: VARREF 0x555557031b00 <e23441#> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702da40 <e23450#> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A
    1:2:2:2:3:1: VARREF 0x555557031d40 <e23449#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555702db30 <e23458#> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B
    1:2:2:2:3:1: VARREF 0x555557032000 <e23457#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555702dc20 <e23466#> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D
    1:2:2:2:3:1: VARREF 0x555557032240 <e23465#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x5555570195f0 <e23470#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555702dd10 <e23476#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557032480 <e23475#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [RV] <- VARSCOPE 0x555556f18b60 <e4041> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702de00 <e23484#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x5555570326c0 <e23483#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [RV] <- VARSCOPE 0x555556f18c30 <e4044> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555702def0 <e23492#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557032900 <e23491#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [RV] <- VARSCOPE 0x555556f18d00 <e4047> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557016e70 <e23496#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x5555570196c0 <e23498#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557034000 <e23504#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557032b40 <e23503#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [RV] <- VARSCOPE 0x555556f18dd0 <e4054> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570340f0 <e23512#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557032d80 <e23511#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [RV] <- VARSCOPE 0x555556f18ea0 <e4057> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570341e0 <e23520#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557032fc0 <e23519#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [RV] <- VARSCOPE 0x555556f18f70 <e4060> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557016f20 <e23524#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019790 <e23526#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x5555570342d0 <e23532#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557033200 <e23531#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [RV] <- VARSCOPE 0x555556f19040 <e4067> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570343c0 <e23540#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557033440 <e23539#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [RV] <- VARSCOPE 0x555556f19110 <e4070> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570344b0 <e23548#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557033680 <e23547#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [RV] <- VARSCOPE 0x555556f191e0 <e4073> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557016fd0 <e23552#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019860 <e23554#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x5555570345a0 <e23560#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x5555570338c0 <e23559#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [RV] <- VARSCOPE 0x555556f192b0 <e4080> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034690 <e23568#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557033b00 <e23567#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [RV] <- VARSCOPE 0x555556f19380 <e4083> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034780 <e23576#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557033d40 <e23575#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [RV] <- VARSCOPE 0x555556f19450 <e4086> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017080 <e23580#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019930 <e23582#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557034870 <e23588#> {g2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557036000 <e23587#> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [RV] <- VARSCOPE 0x555556f19520 <e4093> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034960 <e23596#> {g2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557036240 <e23595#> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [RV] <- VARSCOPE 0x555556f195f0 <e4096> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034a50 <e23604#> {g3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557036480 <e23603#> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [RV] <- VARSCOPE 0x555556f196c0 <e4099> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017130 <e23608#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019a00 <e23610#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557034b40 <e23616#> {d2al} @dt=0x555556e2e820@(G/w1)  c_i
    1:2:2:2:3:1: VARREF 0x5555570366c0 <e23615#> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034c30 <e23624#> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i
    1:2:2:2:3:1: VARREF 0x555557036900 <e23623#> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034d20 <e23632#> {d2av} @dt=0x555556e2e820@(G/w1)  b_i
    1:2:2:2:3:1: VARREF 0x555557036b40 <e23631#> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034e10 <e23640#> {d3am} @dt=0x555556e2e820@(G/w1)  s_i
    1:2:2:2:3:1: VARREF 0x555557036d80 <e23639#> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [RV] <- VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034f00 <e23648#> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1
    1:2:2:2:3:1: VARREF 0x555557036fc0 <e23647#> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557034ff0 <e23656#> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A
    1:2:2:2:3:1: VARREF 0x555557037200 <e23655#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x5555570350e0 <e23664#> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B
    1:2:2:2:3:1: VARREF 0x555557037440 <e23663#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x5555570351d0 <e23672#> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D
    1:2:2:2:3:1: VARREF 0x555557037680 <e23671#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019ad0 <e23676#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x5555570352c0 <e23682#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x5555570378c0 <e23681#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [RV] <- VARSCOPE 0x555556f19e10 <e4135> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570353b0 <e23690#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557037b00 <e23689#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [RV] <- VARSCOPE 0x555556f19ee0 <e4138> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570354a0 <e23698#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557037d40 <e23697#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [RV] <- VARSCOPE 0x555556f2c000 <e4141> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x5555570171e0 <e23702#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019ba0 <e23704#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557035590 <e23710#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557038000 <e23709#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [RV] <- VARSCOPE 0x555556f2c0d0 <e4148> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557035680 <e23718#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557038240 <e23717#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [RV] <- VARSCOPE 0x555556f2c1a0 <e4151> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557035770 <e23726#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557038480 <e23725#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [RV] <- VARSCOPE 0x555556f2c270 <e4154> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017290 <e23730#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019c70 <e23732#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557035860 <e23738#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x5555570386c0 <e23737#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [RV] <- VARSCOPE 0x555556f2c340 <e4161> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557035950 <e23746#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557038900 <e23745#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [RV] <- VARSCOPE 0x555556f2c410 <e4164> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557035a40 <e23754#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557038b40 <e23753#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [RV] <- VARSCOPE 0x555556f2c4e0 <e4167> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017340 <e23758#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019d40 <e23760#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557035b30 <e23766#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557038d80 <e23765#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [RV] <- VARSCOPE 0x555556f2c5b0 <e4174> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557035c20 <e23774#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557038fc0 <e23773#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [RV] <- VARSCOPE 0x555556f2c680 <e4177> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557035d10 <e23782#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557039200 <e23781#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [RV] <- VARSCOPE 0x555556f2c750 <e4180> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x5555570173f0 <e23786#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019e10 <e23788#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557035e00 <e23794#> {g2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557039440 <e23793#> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [RV] <- VARSCOPE 0x555556f2c820 <e4187> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557035ef0 <e23802#> {g2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557039680 <e23801#> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [RV] <- VARSCOPE 0x555556f2c8f0 <e4190> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703a000 <e23810#> {g3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x5555570398c0 <e23809#> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [RV] <- VARSCOPE 0x555556f2c9c0 <e4193> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x5555570174a0 <e23814#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555557019ee0 <e23816#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703a0f0 <e23822#> {d2al} @dt=0x555556e2e820@(G/w1)  c_i
    1:2:2:2:3:1: VARREF 0x555557039b00 <e23821#> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703a1e0 <e23830#> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i
    1:2:2:2:3:1: VARREF 0x555557039d40 <e23829#> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703a2d0 <e23838#> {d2av} @dt=0x555556e2e820@(G/w1)  b_i
    1:2:2:2:3:1: VARREF 0x55555703c000 <e23837#> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703a3c0 <e23846#> {d3am} @dt=0x555556e2e820@(G/w1)  s_i
    1:2:2:2:3:1: VARREF 0x55555703c240 <e23845#> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [RV] <- VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703a4b0 <e23854#> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1
    1:2:2:2:3:1: VARREF 0x55555703c480 <e23853#> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703a5a0 <e23862#> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A
    1:2:2:2:3:1: VARREF 0x55555703c6c0 <e23861#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555703a690 <e23870#> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B
    1:2:2:2:3:1: VARREF 0x55555703c900 <e23869#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555703a780 <e23878#> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D
    1:2:2:2:3:1: VARREF 0x55555703cb40 <e23877#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e000 <e23882#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703a870 <e23888#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x55555703cd80 <e23887#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [RV] <- VARSCOPE 0x555556f2d110 <e4229> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703a960 <e23896#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x55555703cfc0 <e23895#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [RV] <- VARSCOPE 0x555556f2d1e0 <e4232> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703aa50 <e23904#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x55555703d200 <e23903#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [RV] <- VARSCOPE 0x555556f2d2b0 <e4235> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017550 <e23908#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e0d0 <e23910#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703ab40 <e23916#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x55555703d440 <e23915#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [RV] <- VARSCOPE 0x555556f2d380 <e4242> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703ac30 <e23924#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x55555703d680 <e23923#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [RV] <- VARSCOPE 0x555556f2d450 <e4245> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703ad20 <e23932#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x55555703d8c0 <e23931#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [RV] <- VARSCOPE 0x555556f2d520 <e4248> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017600 <e23936#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e1a0 <e23938#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703ae10 <e23944#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x55555703db00 <e23943#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [RV] <- VARSCOPE 0x555556f2d5f0 <e4255> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703af00 <e23952#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x55555703dd40 <e23951#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [RV] <- VARSCOPE 0x555556f2d6c0 <e4258> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703aff0 <e23960#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557040000 <e23959#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [RV] <- VARSCOPE 0x555556f2d790 <e4261> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x5555570176b0 <e23964#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e270 <e23966#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703b0e0 <e23972#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557040240 <e23971#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [RV] <- VARSCOPE 0x555556f2d860 <e4268> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703b1d0 <e23980#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557040480 <e23979#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [RV] <- VARSCOPE 0x555556f2d930 <e4271> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703b2c0 <e23988#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x5555570406c0 <e23987#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [RV] <- VARSCOPE 0x555556f2da00 <e4274> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017760 <e23992#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e340 <e23994#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703b3b0 <e24000#> {g2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557040900 <e23999#> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [RV] <- VARSCOPE 0x555556f2dad0 <e4281> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703b4a0 <e24008#> {g2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557040b40 <e24007#> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [RV] <- VARSCOPE 0x555556f2dba0 <e4284> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703b590 <e24016#> {g3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557040d80 <e24015#> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [RV] <- VARSCOPE 0x555556f2dc70 <e4287> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017810 <e24020#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e410 <e24022#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703b680 <e24028#> {d2al} @dt=0x555556e2e820@(G/w1)  c_i
    1:2:2:2:3:1: VARREF 0x555557040fc0 <e24027#> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703b770 <e24036#> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i
    1:2:2:2:3:1: VARREF 0x555557041200 <e24035#> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703b860 <e24044#> {d2av} @dt=0x555556e2e820@(G/w1)  b_i
    1:2:2:2:3:1: VARREF 0x555557041440 <e24043#> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703b950 <e24052#> {d3am} @dt=0x555556e2e820@(G/w1)  s_i
    1:2:2:2:3:1: VARREF 0x555557041680 <e24051#> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [RV] <- VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703ba40 <e24060#> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1
    1:2:2:2:3:1: VARREF 0x5555570418c0 <e24059#> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703bb30 <e24068#> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A
    1:2:2:2:3:1: VARREF 0x555557041b00 <e24067#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555703bc20 <e24076#> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B
    1:2:2:2:3:1: VARREF 0x555557041d40 <e24075#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEDECL 0x55555703bd10 <e24084#> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D
    1:2:2:2:3:1: VARREF 0x555557042000 <e24083#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e4e0 <e24088#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x55555703be00 <e24094#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557042240 <e24093#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [RV] <- VARSCOPE 0x555556f4c410 <e4323> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x55555703bef0 <e24102#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557042480 <e24101#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [RV] <- VARSCOPE 0x555556f4c4e0 <e4326> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557044000 <e24110#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x5555570426c0 <e24109#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [RV] <- VARSCOPE 0x555556f4c5b0 <e4329> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x5555570178c0 <e24114#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e5b0 <e24116#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x5555570440f0 <e24122#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557042900 <e24121#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [RV] <- VARSCOPE 0x555556f4c680 <e4336> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570441e0 <e24130#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557042b40 <e24129#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [RV] <- VARSCOPE 0x555556f4c750 <e4339> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570442d0 <e24138#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557042d80 <e24137#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [RV] <- VARSCOPE 0x555556f4c820 <e4342> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017970 <e24142#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e680 <e24144#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x5555570443c0 <e24150#> {e2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557042fc0 <e24149#> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [RV] <- VARSCOPE 0x555556f4c8f0 <e4349> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570444b0 <e24158#> {e2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557043200 <e24157#> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [RV] <- VARSCOPE 0x555556f4c9c0 <e4352> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555570445a0 <e24166#> {e3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557043440 <e24165#> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [RV] <- VARSCOPE 0x555556f4ca90 <e4355> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017a20 <e24170#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e750 <e24172#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557044690 <e24178#> {f2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557043680 <e24177#> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [RV] <- VARSCOPE 0x555556f4cb60 <e4362> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557044780 <e24186#> {f2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x5555570438c0 <e24185#> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [RV] <- VARSCOPE 0x555556f4cc30 <e4365> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557044870 <e24194#> {f3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557043b00 <e24193#> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [RV] <- VARSCOPE 0x555556f4cd00 <e4368> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017ad0 <e24198#> {c1ai}
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x55555703e820 <e24200#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555557044960 <e24206#> {g2al} @dt=0x555556e2e820@(G/w1)  a
    1:2:2:2:3:1: VARREF 0x555557043d40 <e24205#> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [RV] <- VARSCOPE 0x555556f4cdd0 <e4375> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557044a50 <e24214#> {g2an} @dt=0x555556e2e820@(G/w1)  b
    1:2:2:2:3:1: VARREF 0x555557046000 <e24213#> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [RV] <- VARSCOPE 0x555556f4cea0 <e4378> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555557044b40 <e24222#> {g3aq} @dt=0x555556e2e820@(G/w1)  y
    1:2:2:2:3:1: VARREF 0x555557046240 <e24221#> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [RV] <- VARSCOPE 0x555556f4cf70 <e4381> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555557017b80 <e24226#> {c1ai}
    1:2:2:2: CFUNC 0x555557000c00 <e24235#> {c1ai}  trace_init_top [SLOW]
    1:2:2:2:3: STMTEXPR 0x555557017c30 <e24232#> {a0aa}
    1:2:2:2:3:1: CCALL 0x555557014700 <e24233#> {a0aa} @dt=0x555556fa9200@(w0)void trace_init_sub__TOP__0 => CFUNC 0x555557000a80 <e23108#> {c1ai}  trace_init_sub__TOP__0 [SLOW]
    1:2: VAR 0x555556ee8600 <e16514> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 BLOCKTEMP
    1:2: VAR 0x555556ee8a80 <e16825> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 BLOCKTEMP
    1:2: VAR 0x555556ee8d80 <e17121> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 BLOCKTEMP
    1:2: VAR 0x555556ee8f00 <e17421> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 BLOCKTEMP
    1:2: VAR 0x555556ee9080 <e17710> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 BLOCKTEMP
    1:2: VAR 0x555556ee9380 <e18028> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 BLOCKTEMP
    1:2: VAR 0x555556ee9500 <e18328> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 BLOCKTEMP
    1:2: VAR 0x555556ee9680 <e18617> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 BLOCKTEMP
    1:2: VAR 0x555556ee9800 <e18917> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 BLOCKTEMP
    1:2: VAR 0x555556ee9980 <e19206> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 BLOCKTEMP
    1:2: VAR 0x555556ee9b00 <e19517> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 BLOCKTEMP
    1:2: VAR 0x555556ee9c80 <e19817> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 BLOCKTEMP
    1:2: VAR 0x555556ee9e00 <e20106> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 BLOCKTEMP
    1:2: VAR 0x555557000000 <e20406> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 BLOCKTEMP
    1:2: VAR 0x555557000180 <e20695> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 BLOCKTEMP
    1:2: VAR 0x555557000300 <e21006> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 BLOCKTEMP
    1:2: VAR 0x555557000480 <e21306> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 BLOCKTEMP
    1:2: VAR 0x555557000600 <e21595> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 BLOCKTEMP
    1:2: VAR 0x555557000780 <e21895> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 BLOCKTEMP
    1:2: VAR 0x555557000900 <e22184> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 BLOCKTEMP
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556fcb790 <e16520> {e5af} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556fcb5f0 <e16512> {e5af} @dt=this@(G/w2)  bit [GENERIC] kwd=bit range=[1:0]
		detailed  ->  BASICDTYPE 0x555556fd11e0 <e16736> {e5af} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556fcb5f0 <e16512> {e5af} @dt=this@(G/w2)  bit [GENERIC] kwd=bit range=[1:0]
    3:1: BASICDTYPE 0x555556fcb790 <e16520> {e5af} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: UNPACKARRAYDTYPE 0x555556fcbad0 <e16543> {e5af} @dt=this@(w1)u[3:0] refdt=0x555556fcb790(G/w1) [3:0]
    3:1:2: RANGE 0x555556fce160 <e16541> {e5af}
    3:1:2:1: CONST 0x555556fcc700 <e16532> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h3
    3:1:2:2: CONST 0x555556fcc800 <e16539> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: UNPACKARRAYDTYPE 0x555556fcbee0 <e16575> {d4ak} @dt=this@(w1)u[3:0] refdt=0x555556fcb790(G/w1) [3:0]
    3:1:2: RANGE 0x555556fce210 <e16573> {d4ak}
    3:1:2:1: CONST 0x555556fccb00 <e16564> {d4ak} @dt=0x555556e2ed00@(G/w32)  32'h3
    3:1:2:2: CONST 0x555556fccc00 <e16571> {d4ak} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: BASICDTYPE 0x555556fd11e0 <e16736> {e5af} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: UNPACKARRAYDTYPE 0x555556fd1d40 <e16887> {d4ay} @dt=this@(w1)u[3:0] refdt=0x555556fcb790(G/w1) [3:0]
    3:1:2: RANGE 0x555556fcee70 <e16885> {d4ay}
    3:1:2:1: CONST 0x555556fd2300 <e16876> {d4ay} @dt=0x555556e2ed00@(G/w32)  32'h3
    3:1:2:2: CONST 0x555556fd2400 <e16883> {d4ay} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: UNPACKARRAYDTYPE 0x555556fdd2b0 <e17772> {c9ak} @dt=this@(w1)u[3:0] refdt=0x555556fcb790(G/w1) [3:0]
    3:1:2: RANGE 0x555556fde6e0 <e17770> {c9ak}
    3:1:2:1: CONST 0x555556fdaa00 <e17761> {c9ak} @dt=0x555556e2ed00@(G/w32)  32'h3
    3:1:2:2: CONST 0x555556fda900 <e17768> {c9ak} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: VOIDDTYPE 0x555556fa9200 <e24230#> {a0aa} @dt=this@(w0)void
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e8768> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556de8120]
    3:1:2:1: VARSCOPE 0x555556fd1380 <e16758> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TOP->TABLE_h4903c59f_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    3:1:2:1: VARSCOPE 0x555556fd5040 <e17056> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TOP->TABLE_hea96f6d0_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    3:1:2:1: VARSCOPE 0x555556fe0750 <e17959> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TOP->TABLE_h4881bd17_0 [T] [scopep=0x555556df6000] -> VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    3:1:2: VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556fcd200 <e16754> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0] [1]=0x555556fceb00 [2]=0x555556fcebb0
    3:1:2:3:1: CONST 0x555556fcdc00 <e16584> {d4ak} @dt=0x555556e2e820@(G/w1)  1'h0
    3:1:2:3:2: INITITEM 0x555556fceb00 <e16665> {d4ak}
    3:1:2:3:2:1: CONST 0x555556fcdd00 <e16666> {d4ak} @dt=0x555556e2e820@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556fcebb0 <e16696> {d4ak}
    3:1:2:3:2:1: CONST 0x555556fcde00 <e16695> {d4ak} @dt=0x555556e2e820@(G/w1)  1'h1
    3:1:2: VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556fd2900 <e17052> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0] [3]=0x555556fcf3f0
    3:1:2:3:1: CONST 0x555556fd2800 <e16896> {d4ay} @dt=0x555556e2e820@(G/w1)  1'h0
    3:1:2:3:2: INITITEM 0x555556fcf3f0 <e17019> {d4ay}
    3:1:2:3:2:1: CONST 0x555556fd2700 <e17020> {d4ay} @dt=0x555556e2e820@(G/w1)  1'h1
    3:1:2: VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556fdb400 <e17955> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0] [1]=0x555556fdedc0 [2]=0x555556fdee70 [3]=0x555556fdef20
    3:1:2:3:1: CONST 0x555556fdb300 <e17781> {c9ak} @dt=0x555556e2e820@(G/w1)  1'h0
    3:1:2:3:2: INITITEM 0x555556fdedc0 <e17862> {c9ak}
    3:1:2:3:2:1: CONST 0x555556fdb200 <e17863> {c9ak} @dt=0x555556e2e820@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556fdee70 <e17893> {c9ak}
    3:1:2:3:2:1: CONST 0x555556fdb800 <e17892> {c9ak} @dt=0x555556e2e820@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556fdef20 <e17923> {c9ak}
    3:1:2:3:2:1: CONST 0x555556fdb700 <e17922> {c9ak} @dt=0x555556e2e820@(G/w1)  1'h1
