INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/verliog_ders_notlari/verliog_ders_notlari.srcs/sources_1/new/d_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/verliog_ders_notlari/verliog_ders_notlari.srcs/sources_1/new/four_t_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_t_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/verliog_ders_notlari/verliog_ders_notlari.srcs/sources_1/new/t_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_flipflop
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [D:/fpga/verliog_ders_notlari/verliog_ders_notlari.srcs/sources_1/new/t_flipflop.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/verliog_ders_notlari/verliog_ders_notlari.srcs/sim_1/new/sim_four_t_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_four_t_flipflop
