Analysis & Synthesis report for tiny_risc_v
Sat May 22 16:51:08 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |tiny_risc_v
 17. Parameter Settings for User Entity Instance: instructions:instruction_from_memory|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: alu:my_alu0
 19. Parameter Settings for User Entity Instance: alu:my_alu1
 20. Parameter Settings for User Entity Instance: alu:my_alu2
 21. Parameter Settings for Inferred Entity Instance: alu:my_alu0|lpm_mult:Mult0
 22. altsyncram Parameter Settings by Entity Instance
 23. lpm_mult Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "alu:my_alu2"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 22 16:51:08 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; tiny_risc_v                                 ;
; Top-level Entity Name              ; tiny_risc_v                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,820                                       ;
;     Total combinational functions  ; 2,810                                       ;
;     Dedicated logic registers      ; 1,242                                       ;
; Total registers                    ; 1242                                        ;
; Total pins                         ; 284                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; tiny_risc_v        ; tiny_risc_v        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; instructions_init.mif            ; yes             ; User Memory Initialization File  ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instructions_init.mif         ;         ;
; instruction_parser.v             ; yes             ; User Verilog HDL File            ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instruction_parser.v          ;         ;
; tiny_risc_v.v                    ; yes             ; User Verilog HDL File            ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v                 ;         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/alu.v                         ;         ;
; register_file.v                  ; yes             ; User Verilog HDL File            ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/register_file.v               ;         ;
; instructions.v                   ; yes             ; User Wizard-Generated File       ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instructions.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qej1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/db/altsyncram_qej1.tdf        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_46t.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/db/mult_46t.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,820     ;
;                                             ;           ;
; Total combinational functions               ; 2810      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2077      ;
;     -- 3 input functions                    ; 560       ;
;     -- <=2 input functions                  ; 173       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2576      ;
;     -- arithmetic mode                      ; 234       ;
;                                             ;           ;
; Total registers                             ; 1242      ;
;     -- Dedicated logic registers            ; 1242      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 284       ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1274      ;
; Total fan-out                               ; 16408     ;
; Average fan-out                             ; 3.52      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |tiny_risc_v                              ; 2810 (519)          ; 1242 (250)                ; 8192        ; 6            ; 0       ; 3         ; 284  ; 0            ; |tiny_risc_v                                                                                                     ; tiny_risc_v        ; work         ;
;    |alu:my_alu0|                          ; 876 (848)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tiny_risc_v|alu:my_alu0                                                                                         ; alu                ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tiny_risc_v|alu:my_alu0|lpm_mult:Mult0                                                                          ; lpm_mult           ; work         ;
;          |mult_46t:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tiny_risc_v|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated                                                  ; mult_46t           ; work         ;
;    |alu:my_alu1|                          ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiny_risc_v|alu:my_alu1                                                                                         ; alu                ; work         ;
;    |alu:my_alu2|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiny_risc_v|alu:my_alu2                                                                                         ; alu                ; work         ;
;    |instruction_parser:iparse|            ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiny_risc_v|instruction_parser:iparse                                                                           ; instruction_parser ; work         ;
;    |instructions:instruction_from_memory| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiny_risc_v|instructions:instruction_from_memory                                                                ; instructions       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiny_risc_v|instructions:instruction_from_memory|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;          |altsyncram_qej1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiny_risc_v|instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated ; altsyncram_qej1    ; work         ;
;    |register_file:register|               ; 1327 (1327)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiny_risc_v|register_file:register                                                                              ; register_file      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+
; instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; instructions_init.mif ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |tiny_risc_v|instructions:instruction_from_memory ; instructions.v  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; S[3]~reg0                               ; Stuck at GND due to stuck port data_in ;
; aluin1[8..31]                           ; Stuck at GND due to stuck port data_in ;
; aluin2[1..31]                           ; Stuck at GND due to stuck port data_in ;
; alu_control[6]~reg0                     ; Merged with alu_control[5]~reg0        ;
; alu_control[7]~reg0                     ; Merged with alu_control[5]~reg0        ;
; alucon[1..7]                            ; Merged with alucon[0]                  ;
; in2[20..31]                             ; Merged with in2[19]                    ;
; in1[8,9,11..31]                         ; Merged with in1[10]                    ;
; aluc[1..7]                              ; Merged with aluc[0]                    ;
; in1[10]                                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 108 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1242  ;
; Number of registers using Synchronous Clear  ; 35    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 1240  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1232  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; instruction[3]                          ; 56      ;
; instruction[1]                          ; 11      ;
; instruction[0]                          ; 11      ;
; instruction[4]                          ; 64      ;
; instruction[5]                          ; 45      ;
; instruction[6]                          ; 74      ;
; instruction[2]                          ; 98      ;
; instruction[7]                          ; 3       ;
; instruction[11]                         ; 3       ;
; instruction[10]                         ; 3       ;
; instruction[9]                          ; 3       ;
; instruction[8]                          ; 3       ;
; instruction[31]                         ; 5       ;
; instruction[13]                         ; 20      ;
; instruction[12]                         ; 15      ;
; instruction[28]                         ; 6       ;
; instruction[20]                         ; 5       ;
; instruction[21]                         ; 5       ;
; instruction[22]                         ; 5       ;
; instruction[23]                         ; 4       ;
; instruction[24]                         ; 4       ;
; instruction[25]                         ; 4       ;
; instruction[26]                         ; 5       ;
; instruction[14]                         ; 18      ;
; instruction[30]                         ; 7       ;
; instruction[27]                         ; 6       ;
; instruction[29]                         ; 6       ;
; alu_control[0]~reg0                     ; 133     ;
; alu_control[1]~reg0                     ; 129     ;
; alu_control[2]~reg0                     ; 33      ;
; alu_control[3]~reg0                     ; 40      ;
; alu_control[4]~reg0                     ; 23      ;
; alu_control[5]~reg0                     ; 21      ;
; aluc[0]                                 ; 31      ;
; alucon[0]                               ; 9       ;
; instruction[15]                         ; 3       ;
; instruction[16]                         ; 3       ;
; instruction[17]                         ; 3       ;
; instruction[18]                         ; 2       ;
; instruction[19]                         ; 2       ;
; Total number of inverted registers = 40 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |tiny_risc_v|memwait[0]                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |tiny_risc_v|writewait[2]                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |tiny_risc_v|double[2]                            ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |tiny_risc_v|mem_in[12]~reg0                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |tiny_risc_v|mem_lo[2]~reg0                       ;
; 10:1               ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |tiny_risc_v|wd[31]~reg0                          ;
; 68:1               ; 6 bits    ; 270 LEs       ; 12 LEs               ; 258 LEs                ; Yes        ; |tiny_risc_v|in2[5]                               ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |tiny_risc_v|in1[6]                               ;
; 136:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |tiny_risc_v|wr[0]~reg0                           ;
; 69:1               ; 14 bits   ; 644 LEs       ; 28 LEs               ; 616 LEs                ; Yes        ; |tiny_risc_v|in2[7]                               ;
; 132:1              ; 5 bits    ; 440 LEs       ; 5 LEs                ; 435 LEs                ; Yes        ; |tiny_risc_v|rr1[4]~reg0                          ;
; 136:1              ; 8 bits    ; 720 LEs       ; 32 LEs               ; 688 LEs                ; Yes        ; |tiny_risc_v|PC[1]~reg0                           ;
; 138:1              ; 5 bits    ; 460 LEs       ; 5 LEs                ; 455 LEs                ; Yes        ; |tiny_risc_v|rr2[0]~reg0                          ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |tiny_risc_v|instruction[1]                       ;
; 136:1              ; 2 bits    ; 180 LEs       ; 8 LEs                ; 172 LEs                ; Yes        ; |tiny_risc_v|alu_control[5]~reg0                  ;
; 137:1              ; 24 bits   ; 2184 LEs      ; 24 LEs               ; 2160 LEs               ; Yes        ; |tiny_risc_v|r1[11]~reg0                          ;
; 75:1               ; 8 bits    ; 400 LEs       ; 16 LEs               ; 384 LEs                ; Yes        ; |tiny_risc_v|r1[4]~reg0                           ;
; 79:1               ; 5 bits    ; 260 LEs       ; 20 LEs               ; 240 LEs                ; Yes        ; |tiny_risc_v|r2[6]~reg0                           ;
; 49:1               ; 21 bits   ; 672 LEs       ; 84 LEs               ; 588 LEs                ; Yes        ; |tiny_risc_v|r2[16]~reg0                          ;
; 80:1               ; 2 bits    ; 106 LEs       ; 8 LEs                ; 98 LEs                 ; Yes        ; |tiny_risc_v|r2[4]~reg0                           ;
; 84:1               ; 4 bits    ; 224 LEs       ; 24 LEs               ; 200 LEs                ; Yes        ; |tiny_risc_v|r2[0]~reg0                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |tiny_risc_v|instruction_parser:iparse|i12[11]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |tiny_risc_v|instruction_parser:iparse|de[2]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; No         ; |tiny_risc_v|instruction_parser:iparse|i7[5]      ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; No         ; |tiny_risc_v|instruction_parser:iparse|address[6] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |tiny_risc_v|register_file:register|Mux19         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |tiny_risc_v|register_file:register|Mux40         ;
; 67:1               ; 4 bits    ; 176 LEs       ; 40 LEs               ; 136 LEs                ; No         ; |tiny_risc_v|alu:my_alu0|Selector20               ;
; 67:1               ; 4 bits    ; 176 LEs       ; 40 LEs               ; 136 LEs                ; No         ; |tiny_risc_v|alu:my_alu0|Selector16               ;
; 68:1               ; 7 bits    ; 315 LEs       ; 77 LEs               ; 238 LEs                ; No         ; |tiny_risc_v|alu:my_alu0|Selector9                ;
; 68:1               ; 4 bits    ; 180 LEs       ; 44 LEs               ; 136 LEs                ; No         ; |tiny_risc_v|alu:my_alu0|Selector26               ;
; 69:1               ; 4 bits    ; 184 LEs       ; 48 LEs               ; 136 LEs                ; No         ; |tiny_risc_v|alu:my_alu0|Selector4                ;
; 69:1               ; 2 bits    ; 92 LEs        ; 24 LEs               ; 68 LEs                 ; No         ; |tiny_risc_v|alu:my_alu0|Selector29               ;
; 70:1               ; 2 bits    ; 92 LEs        ; 24 LEs               ; 68 LEs                 ; No         ; |tiny_risc_v|alu:my_alu0|Selector3                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |tiny_risc_v ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; START          ; 0000  ; Unsigned Binary                                    ;
; FETCH          ; 0001  ; Unsigned Binary                                    ;
; EXECUTE        ; 0010  ; Unsigned Binary                                    ;
; WRITEBACK      ; 0011  ; Unsigned Binary                                    ;
; WRITEREG       ; 0100  ; Unsigned Binary                                    ;
; WRITEMEM       ; 0101  ; Unsigned Binary                                    ;
; DONE           ; 0110  ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructions:instruction_from_memory|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                 ;
+------------------------------------+-----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                              ;
; WIDTH_A                            ; 32                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WIDTH_B                            ; 1                     ; Untyped                                              ;
; WIDTHAD_B                          ; 1                     ; Untyped                                              ;
; NUMWORDS_B                         ; 1                     ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; INIT_FILE                          ; instructions_init.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_qej1       ; Untyped                                              ;
+------------------------------------+-----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:my_alu0 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; ADD            ; 00000000 ; Unsigned Binary              ;
; SUB            ; 00000001 ; Unsigned Binary              ;
; AND            ; 00000010 ; Unsigned Binary              ;
; OR             ; 00000011 ; Unsigned Binary              ;
; XOR            ; 00000100 ; Unsigned Binary              ;
; SLT            ; 00000101 ; Unsigned Binary              ;
; SLTU           ; 00000110 ; Unsigned Binary              ;
; SRA            ; 00000111 ; Unsigned Binary              ;
; SRL            ; 00001000 ; Unsigned Binary              ;
; SLL            ; 00001001 ; Unsigned Binary              ;
; MUL            ; 00001010 ; Unsigned Binary              ;
; LUI            ; 00001011 ; Unsigned Binary              ;
; AUIPC          ; 00001100 ; Unsigned Binary              ;
; LW             ; 00001101 ; Unsigned Binary              ;
; SW             ; 00001110 ; Unsigned Binary              ;
; JAL            ; 00001111 ; Unsigned Binary              ;
; JR             ; 00010000 ; Unsigned Binary              ;
; JALR           ; 00010001 ; Unsigned Binary              ;
; BEQ            ; 00010010 ; Unsigned Binary              ;
; BNE            ; 00010011 ; Unsigned Binary              ;
; BLT            ; 00010100 ; Unsigned Binary              ;
; BGE            ; 00010101 ; Unsigned Binary              ;
; BLTU           ; 00010110 ; Unsigned Binary              ;
; BGEU           ; 00010111 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:my_alu1 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; ADD            ; 00000000 ; Unsigned Binary              ;
; SUB            ; 00000001 ; Unsigned Binary              ;
; AND            ; 00000010 ; Unsigned Binary              ;
; OR             ; 00000011 ; Unsigned Binary              ;
; XOR            ; 00000100 ; Unsigned Binary              ;
; SLT            ; 00000101 ; Unsigned Binary              ;
; SLTU           ; 00000110 ; Unsigned Binary              ;
; SRA            ; 00000111 ; Unsigned Binary              ;
; SRL            ; 00001000 ; Unsigned Binary              ;
; SLL            ; 00001001 ; Unsigned Binary              ;
; MUL            ; 00001010 ; Unsigned Binary              ;
; LUI            ; 00001011 ; Unsigned Binary              ;
; AUIPC          ; 00001100 ; Unsigned Binary              ;
; LW             ; 00001101 ; Unsigned Binary              ;
; SW             ; 00001110 ; Unsigned Binary              ;
; JAL            ; 00001111 ; Unsigned Binary              ;
; JR             ; 00010000 ; Unsigned Binary              ;
; JALR           ; 00010001 ; Unsigned Binary              ;
; BEQ            ; 00010010 ; Unsigned Binary              ;
; BNE            ; 00010011 ; Unsigned Binary              ;
; BLT            ; 00010100 ; Unsigned Binary              ;
; BGE            ; 00010101 ; Unsigned Binary              ;
; BLTU           ; 00010110 ; Unsigned Binary              ;
; BGEU           ; 00010111 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:my_alu2 ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; ADD            ; 00000000 ; Unsigned Binary              ;
; SUB            ; 00000001 ; Unsigned Binary              ;
; AND            ; 00000010 ; Unsigned Binary              ;
; OR             ; 00000011 ; Unsigned Binary              ;
; XOR            ; 00000100 ; Unsigned Binary              ;
; SLT            ; 00000101 ; Unsigned Binary              ;
; SLTU           ; 00000110 ; Unsigned Binary              ;
; SRA            ; 00000111 ; Unsigned Binary              ;
; SRL            ; 00001000 ; Unsigned Binary              ;
; SLL            ; 00001001 ; Unsigned Binary              ;
; MUL            ; 00001010 ; Unsigned Binary              ;
; LUI            ; 00001011 ; Unsigned Binary              ;
; AUIPC          ; 00001100 ; Unsigned Binary              ;
; LW             ; 00001101 ; Unsigned Binary              ;
; SW             ; 00001110 ; Unsigned Binary              ;
; JAL            ; 00001111 ; Unsigned Binary              ;
; JR             ; 00010000 ; Unsigned Binary              ;
; JALR           ; 00010001 ; Unsigned Binary              ;
; BEQ            ; 00010010 ; Unsigned Binary              ;
; BNE            ; 00010011 ; Unsigned Binary              ;
; BLT            ; 00010100 ; Unsigned Binary              ;
; BGE            ; 00010101 ; Unsigned Binary              ;
; BLTU           ; 00010110 ; Unsigned Binary              ;
; BGEU           ; 00010111 ; Unsigned Binary              ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:my_alu0|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; instructions:instruction_from_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; alu:my_alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:my_alu2"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 284                         ;
; cycloneiii_ff         ; 1242                        ;
;     CLR               ; 9                           ;
;     ENA CLR           ; 1165                        ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA CLR SCLR SLD  ; 3                           ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 2824                        ;
;     arith             ; 234                         ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 209                         ;
;     normal            ; 2590                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 144                         ;
;         3 data inputs ; 351                         ;
;         4 data inputs ; 2077                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 7.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 22 16:50:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instruction_parser.v
    Info (12023): Found entity 1: instruction_parser File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instruction_parser.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tiny_risc_v.v
    Info (12023): Found entity 1: tiny_risc_v File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/testbench.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instructions.v
    Info (12023): Found entity 1: instructions File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instructions.v Line: 40
Info (12127): Elaborating entity "tiny_risc_v" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at tiny_risc_v.v(66): object "readwait" assigned a value but never read File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 66
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(515): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 515
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(520): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 520
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(594): truncated value with size 3 to match size of target (2) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 594
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(610): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 610
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(615): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 615
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(617): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 617
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(625): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 625
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(627): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 627
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(632): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 632
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(634): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 634
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(639): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 639
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(641): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 641
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(646): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 646
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(648): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 648
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(653): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 653
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(655): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 655
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(660): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 660
Warning (10230): Verilog HDL assignment warning at tiny_risc_v.v(662): truncated value with size 32 to match size of target (8) File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 662
Info (12128): Elaborating entity "instructions" for hierarchy "instructions:instruction_from_memory" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructions:instruction_from_memory|altsyncram:altsyncram_component" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instructions.v Line: 86
Info (12130): Elaborated megafunction instantiation "instructions:instruction_from_memory|altsyncram:altsyncram_component" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instructions.v Line: 86
Info (12133): Instantiated megafunction "instructions:instruction_from_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/instructions.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructions_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qej1.tdf
    Info (12023): Found entity 1: altsyncram_qej1 File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/db/altsyncram_qej1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qej1" for hierarchy "instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "instruction_parser" for hierarchy "instruction_parser:iparse" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 82
Info (12128): Elaborating entity "alu" for hierarchy "alu:my_alu0" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 88
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 107
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:my_alu0|Mult0" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/alu.v Line: 171
Info (12130): Elaborated megafunction instantiation "alu:my_alu0|lpm_mult:Mult0" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/alu.v Line: 171
Info (12133): Instantiated megafunction "alu:my_alu0|lpm_mult:Mult0" with the following parameter: File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/alu.v Line: 171
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/db/mult_46t.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/db/mult_46t.tdf Line: 91
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 196
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S[3]" is stuck at GND File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 116
    Warning (13410): Pin "NS[3]" is stuck at GND File: C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/tiny_risc_v.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4145 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 281 output pins
    Info (21061): Implemented 3823 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Sat May 22 16:51:08 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nlam1/Desktop/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg.


