{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559521841256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559521841256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 19:30:41 2019 " "Processing started: Sun Jun 02 19:30:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559521841256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559521841256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559521841257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559521841601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7Seg-Behavioral " "Found design unit 1: BCD_7Seg-Behavioral" {  } { { "BCD_7Seg.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/BCD_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842090 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Seg " "Found entity 1: BCD_7Seg" {  } { { "BCD_7Seg.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/BCD_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central-Behavioral " "Found design unit 1: central-Behavioral" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842094 ""} { "Info" "ISGN_ENTITY_NAME" "1 central " "Found entity 1: central" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tec1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_tec1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavior " "Found design unit 1: Teclado-behavior" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842100 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDM " "Found entity 1: DDM" {  } { { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDM " "Elaborating entity \"DDM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559521842143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:inst8 " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:inst8\"" {  } { { "DDM.bdf" "inst8" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 424 632 792 520 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521842146 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr_state dec_tec1.vhd(45) " "VHDL Process Statement warning at dec_tec1.vhd(45): signal \"pr_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559521842146 "|DDM|Teclado:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "DDM.bdf" "inst" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 496 368 480 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521842148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "central central:inst17 " "Elaborating entity \"central\" for hierarchy \"central:inst17\"" {  } { { "DDM.bdf" "inst17" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1416 1608 512 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521842150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central.vhd(176) " "VHDL Process Statement warning at Central.vhd(176): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559521842155 "|DDM|central:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador Central.vhd(49) " "VHDL Process Statement warning at Central.vhd(49): inferring latch(es) for signal or variable \"contador\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559521842155 "|DDM|central:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "precio Central.vhd(49) " "VHDL Process Statement warning at Central.vhd(49): inferring latch(es) for signal or variable \"precio\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559521842156 "|DDM|central:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "litros Central.vhd(49) " "VHDL Process Statement warning at Central.vhd(49): inferring latch(es) for signal or variable \"litros\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559521842156 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[0\] Central.vhd(49) " "Inferred latch for \"litros\[0\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[1\] Central.vhd(49) " "Inferred latch for \"litros\[1\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[2\] Central.vhd(49) " "Inferred latch for \"litros\[2\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[3\] Central.vhd(49) " "Inferred latch for \"litros\[3\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[4\] Central.vhd(49) " "Inferred latch for \"litros\[4\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[5\] Central.vhd(49) " "Inferred latch for \"litros\[5\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[6\] Central.vhd(49) " "Inferred latch for \"litros\[6\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[7\] Central.vhd(49) " "Inferred latch for \"litros\[7\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[8\] Central.vhd(49) " "Inferred latch for \"litros\[8\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[9\] Central.vhd(49) " "Inferred latch for \"litros\[9\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[0\] Central.vhd(49) " "Inferred latch for \"precio\[0\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842158 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[1\] Central.vhd(49) " "Inferred latch for \"precio\[1\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[2\] Central.vhd(49) " "Inferred latch for \"precio\[2\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[3\] Central.vhd(49) " "Inferred latch for \"precio\[3\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[4\] Central.vhd(49) " "Inferred latch for \"precio\[4\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[5\] Central.vhd(49) " "Inferred latch for \"precio\[5\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[6\] Central.vhd(49) " "Inferred latch for \"precio\[6\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[7\] Central.vhd(49) " "Inferred latch for \"precio\[7\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[8\] Central.vhd(49) " "Inferred latch for \"precio\[8\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[9\] Central.vhd(49) " "Inferred latch for \"precio\[9\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[0\] Central.vhd(49) " "Inferred latch for \"contador\[0\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[1\] Central.vhd(49) " "Inferred latch for \"contador\[1\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842159 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[2\] Central.vhd(49) " "Inferred latch for \"contador\[2\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[3\] Central.vhd(49) " "Inferred latch for \"contador\[3\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[4\] Central.vhd(49) " "Inferred latch for \"contador\[4\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[5\] Central.vhd(49) " "Inferred latch for \"contador\[5\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[6\] Central.vhd(49) " "Inferred latch for \"contador\[6\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[7\] Central.vhd(49) " "Inferred latch for \"contador\[7\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[8\] Central.vhd(49) " "Inferred latch for \"contador\[8\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[9\] Central.vhd(49) " "Inferred latch for \"contador\[9\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521842160 "|DDM|central:inst17"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "central:inst17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"central:inst17\|Div0\"" {  } { { "Central.vhd" "Div0" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559521842435 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559521842435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "central:inst17\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"central:inst17\|lpm_divide:Div0\"" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559521842480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "central:inst17\|lpm_divide:Div0 " "Instantiated megafunction \"central:inst17\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521842480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521842480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521842480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521842480 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559521842480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521842698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521842698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[7\] " "Latch central:inst17\|litros\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S8 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[8\] " "Latch central:inst17\|litros\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S8 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[9\] " "Latch central:inst17\|litros\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S8 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[6\] " "Latch central:inst17\|litros\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[5\] " "Latch central:inst17\|litros\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[4\] " "Latch central:inst17\|litros\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[3\] " "Latch central:inst17\|litros\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[2\] " "Latch central:inst17\|litros\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842897 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[1\] " "Latch central:inst17\|litros\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[0\] " "Latch central:inst17\|litros\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[7\] " "Latch central:inst17\|contador\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[8\] " "Latch central:inst17\|contador\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[9\] " "Latch central:inst17\|contador\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[6\] " "Latch central:inst17\|contador\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[9\] " "Latch central:inst17\|precio\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[5\] " "Latch central:inst17\|contador\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842898 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[8\] " "Latch central:inst17\|precio\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[4\] " "Latch central:inst17\|contador\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[7\] " "Latch central:inst17\|precio\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[3\] " "Latch central:inst17\|contador\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[6\] " "Latch central:inst17\|precio\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[2\] " "Latch central:inst17\|contador\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[5\] " "Latch central:inst17\|precio\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[1\] " "Latch central:inst17\|contador\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[4\] " "Latch central:inst17\|precio\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842899 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[0\] " "Latch central:inst17\|contador\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:inst8\|pr_state.s0 " "Ports D and ENA on the latch are fed by the same signal Teclado:inst8\|pr_state.s0" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842900 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[3\] " "Latch central:inst17\|precio\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842900 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[2\] " "Latch central:inst17\|precio\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842900 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[1\] " "Latch central:inst17\|precio\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521842900 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521842900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559521843267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559521843267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559521843352 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559521843352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "282 " "Implemented 282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559521843352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559521843352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559521843384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 19:30:43 2019 " "Processing ended: Sun Jun 02 19:30:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559521843384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559521843384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559521843384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559521843384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559521844425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559521844426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 19:30:44 2019 " "Processing started: Sun Jun 02 19:30:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559521844426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559521844426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDM -c DDM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559521844426 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559521844493 ""}
{ "Info" "0" "" "Project  = DDM" {  } {  } 0 0 "Project  = DDM" 0 0 "Fitter" 0 0 1559521844493 ""}
{ "Info" "0" "" "Revision = DDM" {  } {  } 0 0 "Revision = DDM" 0 0 "Fitter" 0 0 1559521844493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559521844581 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DDM EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design DDM" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1559521844653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559521844670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559521844670 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559521844734 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559521844743 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559521844898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559521844898 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559521844900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559521844900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559521844900 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559521844900 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dato " "Pin dato not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { dato } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 464 888 1064 480 "dato" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dato } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaMagna " "Pin salidaMagna not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { salidaMagna } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 424 1672 1848 440 "salidaMagna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaMagna } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaPremium " "Pin salidaPremium not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { salidaPremium } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 472 1656 1832 488 "salidaPremium" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaPremium } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[3\] " "Pin columna\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[2\] " "Pin columna\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[1\] " "Pin columna\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "columna\[0\] " "Pin columna\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { columna[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 576 800 976 592 "columna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { columna[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { data[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[3\] " "Pin debug\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[2\] " "Pin debug\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[1\] " "Pin debug\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[0\] " "Pin debug\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { debug[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1672 1848 400 "debug" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[0\] " "Pin fila\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[0] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[1\] " "Pin fila\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[1] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[2\] " "Pin fila\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[2] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila\[3\] " "Pin fila\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { fila[3] } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "magna " "Pin magna not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { magna } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 440 1208 1376 456 "magna" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { magna } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "premium " "Pin premium not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { premium } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 472 1208 1376 488 "premium" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { premium } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { clk } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559521844930 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1559521844930 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1559521845037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDM.sdc " "Synopsys Design Constraints File file not found: 'DDM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559521845038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559521845038 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datab  to: combout " "Cell: inst17\|process_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521845041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datac  to: combout " "Cell: inst17\|process_1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521845041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datad  to: combout " "Cell: inst17\|process_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521845041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux2~0  from: dataa  to: combout " "Cell: inst8\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521845041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~0  from: dataa  to: combout " "Cell: inst8\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521845041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~1  from: datad  to: combout " "Cell: inst8\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521845041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux4~0  from: dataa  to: combout " "Cell: inst8\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521845041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1559521845041 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559521845043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""}  } { { "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/quartuswe/quartus/bin64/pin_planner.ppl" { clk } } } { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521845060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst\|clk_state  " "Automatically promoted node divisor:inst\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S0 " "Destination node central:inst17\|estado_pr.S0" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S1 " "Destination node central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S7 " "Destination node central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S8 " "Destination node central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|estado_pr.S9 " "Destination node central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|estado_pr.S9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:inst8\|pr_state.s0 " "Destination node Teclado:inst8\|pr_state.s0" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Teclado:inst8|pr_state.s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:inst8\|pr_state.s2 " "Destination node Teclado:inst8\|pr_state.s2" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Teclado:inst8|pr_state.s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado:inst8\|pr_state.s3 " "Destination node Teclado:inst8\|pr_state.s3" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Teclado:inst8|pr_state.s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst\|clk_state~0 " "Destination node divisor:inst\|clk_state~0" {  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:inst|clk_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559521845060 ""}  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:inst|clk_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521845060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "central:inst17\|WideOr8  " "Automatically promoted node central:inst17\|WideOr8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521845062 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 52 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|WideOr8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521845062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "central:inst17\|Selector33~0  " "Automatically promoted node central:inst17\|Selector33~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521845062 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 52 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|Selector33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521845062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "central:inst17\|clk_state  " "Automatically promoted node central:inst17\|clk_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559521845062 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "central:inst17\|clk_state~0 " "Destination node central:inst17\|clk_state~0" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 27 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|clk_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559521845062 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559521845062 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 27 -1 0 } } { "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/quartuswe/quartus/bin64/TimingClosureFloorplan.fld" "" "" { central:inst17|clk_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559521845062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559521845122 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559521845122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559521845122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559521845123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559521845123 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559521845124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559521845124 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559521845124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559521845125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559521845125 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559521845125 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 6 15 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 6 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1559521845126 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1559521845126 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559521845126 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521845127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521845127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521845127 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559521845127 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1559521845127 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559521845127 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521845137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559521845551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521845739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559521845747 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559521846348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521846348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559521846421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559521847529 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559521847529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521847955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559521847959 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559521847959 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559521847973 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559521847976 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dato 0 " "Pin \"dato\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaMagna 0 " "Pin \"salidaMagna\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPremium 0 " "Pin \"salidaPremium\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[3\] 0 " "Pin \"columna\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[2\] 0 " "Pin \"columna\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[1\] 0 " "Pin \"columna\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "columna\[0\] 0 " "Pin \"columna\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[3\] 0 " "Pin \"debug\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[2\] 0 " "Pin \"debug\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[1\] 0 " "Pin \"debug\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[0\] 0 " "Pin \"debug\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559521847985 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559521847985 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559521848069 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559521848091 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559521848186 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559521848296 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559521848327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.fit.smsg " "Generated suppressed messages file C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559521848432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559521848620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 19:30:48 2019 " "Processing ended: Sun Jun 02 19:30:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559521848620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559521848620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559521848620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559521848620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559521849545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559521849545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 19:30:49 2019 " "Processing started: Sun Jun 02 19:30:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559521849545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559521849545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDM -c DDM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559521849546 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559521849912 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559521849930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559521850189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 19:30:50 2019 " "Processing ended: Sun Jun 02 19:30:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559521850189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559521850189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559521850189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559521850189 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559521850792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559521851257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 19:30:50 2019 " "Processing started: Sun Jun 02 19:30:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559521851258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559521851258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDM -c DDM " "Command: quartus_sta DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559521851258 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559521851332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559521851451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559521851472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559521851472 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1559521851540 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDM.sdc " "Synopsys Design Constraints File file not found: 'DDM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559521851566 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559521851566 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name central:inst17\|clk_state central:inst17\|clk_state " "create_clock -period 1.000 -name central:inst17\|clk_state central:inst17\|clk_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name central:inst17\|estado_pr.S6 central:inst17\|estado_pr.S6 " "create_clock -period 1.000 -name central:inst17\|estado_pr.S6 central:inst17\|estado_pr.S6" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fila\[0\] fila\[0\] " "create_clock -period 1.000 -name fila\[0\] fila\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst\|clk_state divisor:inst\|clk_state " "create_clock -period 1.000 -name divisor:inst\|clk_state divisor:inst\|clk_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851569 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851569 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datab  to: combout " "Cell: inst17\|process_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datac  to: combout " "Cell: inst17\|process_1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datad  to: combout " "Cell: inst17\|process_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux2~0  from: datac  to: combout " "Cell: inst8\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~0  from: datac  to: combout " "Cell: inst8\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~1  from: datad  to: combout " "Cell: inst8\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux4~0  from: datad  to: combout " "Cell: inst8\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851572 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559521851572 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559521851574 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1559521851584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559521851597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.025 " "Worst-case setup slack is -15.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.025      -157.578 central:inst17\|estado_pr.S6  " "  -15.025      -157.578 central:inst17\|estado_pr.S6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.890       -47.943 fila\[0\]  " "   -5.890       -47.943 fila\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.330       -23.310 central:inst17\|clk_state  " "   -3.330       -23.310 central:inst17\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.096       -99.730 divisor:inst\|clk_state  " "   -3.096       -99.730 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.016       -28.850 clk  " "   -2.016       -28.850 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.104 " "Worst-case hold slack is -4.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.104       -36.340 fila\[0\]  " "   -4.104       -36.340 fila\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.402        -2.443 divisor:inst\|clk_state  " "   -2.402        -2.443 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199        -2.199 clk  " "   -2.199        -2.199 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 central:inst17\|estado_pr.S6  " "    0.354         0.000 central:inst17\|estado_pr.S6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813         0.000 central:inst17\|clk_state  " "    0.813         0.000 central:inst17\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.580 " "Worst-case recovery slack is -2.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580       -19.221 divisor:inst\|clk_state  " "   -2.580       -19.221 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.272 " "Worst-case removal slack is 1.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.272         0.000 divisor:inst\|clk_state  " "    1.272         0.000 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.380 clk  " "   -1.380       -18.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -57.554 fila\[0\]  " "   -1.222       -57.554 fila\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 divisor:inst\|clk_state  " "   -0.500       -40.000 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 central:inst17\|clk_state  " "   -0.500        -7.000 central:inst17\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 central:inst17\|estado_pr.S6  " "    0.500         0.000 central:inst17\|estado_pr.S6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851642 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559521851893 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1559521851894 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datab  to: combout " "Cell: inst17\|process_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datac  to: combout " "Cell: inst17\|process_1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|process_1~2  from: datad  to: combout " "Cell: inst17\|process_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux2~0  from: datac  to: combout " "Cell: inst8\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~0  from: datac  to: combout " "Cell: inst8\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux3~1  from: datad  to: combout " "Cell: inst8\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851908 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Mux4~0  from: datad  to: combout " "Cell: inst8\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851908 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1559521851908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559521851911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.807 " "Worst-case setup slack is -5.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.807       -64.031 central:inst17\|estado_pr.S6  " "   -5.807       -64.031 central:inst17\|estado_pr.S6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.238       -18.131 fila\[0\]  " "   -2.238       -18.131 fila\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.107        -7.749 central:inst17\|clk_state  " "   -1.107        -7.749 central:inst17\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872       -26.480 divisor:inst\|clk_state  " "   -0.872       -26.480 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387        -4.226 clk  " "   -0.387        -4.226 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.014 " "Worst-case hold slack is -2.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014       -18.011 fila\[0\]  " "   -2.014       -18.011 fila\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372        -1.574 divisor:inst\|clk_state  " "   -1.372        -1.574 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339        -1.339 clk  " "   -1.339        -1.339 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 central:inst17\|clk_state  " "    0.364         0.000 central:inst17\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373         0.000 central:inst17\|estado_pr.S6  " "    0.373         0.000 central:inst17\|estado_pr.S6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.990 " "Worst-case recovery slack is -0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990        -6.347 divisor:inst\|clk_state  " "   -0.990        -6.347 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.542 " "Worst-case removal slack is 0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542         0.000 divisor:inst\|clk_state  " "    0.542         0.000 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.380 clk  " "   -1.380       -18.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -6.006 fila\[0\]  " "   -1.222        -6.006 fila\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 divisor:inst\|clk_state  " "   -0.500       -40.000 divisor:inst\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 central:inst17\|clk_state  " "   -0.500        -7.000 central:inst17\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 central:inst17\|estado_pr.S6  " "    0.500         0.000 central:inst17\|estado_pr.S6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559521851976 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559521852482 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559521852551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559521852552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559521852751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 19:30:52 2019 " "Processing ended: Sun Jun 02 19:30:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559521852751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559521852751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559521852751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559521852751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559521853780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559521853780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 19:30:53 2019 " "Processing started: Sun Jun 02 19:30:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559521853780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559521853780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDM -c DDM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559521853780 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DDM.vho\", \"DDM_fast.vho DDM_vhd.sdo DDM_vhd_fast.sdo C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/simulation/modelsim/ simulation " "Generated files \"DDM.vho\", \"DDM_fast.vho\", \"DDM_vhd.sdo\" and \"DDM_vhd_fast.sdo\" in directory \"C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1559521854273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559521854333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 19:30:54 2019 " "Processing ended: Sun Jun 02 19:30:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559521854333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559521854333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559521854333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559521854333 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus II Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559521854947 ""}
