## CPU

### v0.1. Pipeline
- Pipelined
- mov and add instructions
- add structural data dependency in pipeline

### v0.2. Branch <- current
- Branch instruction
- Further signals in structs
- signal valid values per stage
- Modify package structure
- Reset values in package as localparam
- RTL Scheme first version
- Make a plan of growth


### Which new verilog functionalities I can use?
### How to check program correctness?
### How to initialize mem?
### How to make new tests?

## What to add

### OP MEM ??
### Threads hardware ??
### Mem hierarchy, consistency model ??
### TLB ??
### Virtualization ??
### exceptions, interruptions ??
### OS ?? (boot, scheduler, hardware access, processors, ...)
### Secutity
### Multicore, coherence model?
### NoC?
### Real communication protocols?(VGA, AXI, AMBA CHI, ...)

### branch predictor ??
### OoO ??
### speculation ?? execution, branch, fetch
### where to add queues ??

### Different mem types?
### Resources avalaible with flags??
### Segmented registers??
### Mem banks??
### Interrupt controler, timer??

### fault tolerance??
### OP system primitives ??
### Watchdog, DMA ??

### Coprocessor
### Current cut