#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Dec  9 18:38:16 2025
# Process ID         : 1488459
# Current directory  : /home/jstrz/slam/corner_detection.runs/design_1_fast_brief_0_0_synth_1
# Command line       : vivado -log design_1_fast_brief_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fast_brief_0_0.tcl
# Log file           : /home/jstrz/slam/corner_detection.runs/design_1_fast_brief_0_0_synth_1/design_1_fast_brief_0_0.vds
# Journal file       : /home/jstrz/slam/corner_detection.runs/design_1_fast_brief_0_0_synth_1/vivado.jou
# Running On         : eecs-digital-38
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5825U with Radeon Graphics
# CPU Frequency      : 4291.494 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29342 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37932 MB
# Available Virtual  : 17665 MB
#-----------------------------------------------------------
source design_1_fast_brief_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jstrz/ip_repo_slam/interface_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jstrz/ip_repo_slam/frame_counter_interface_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/slam/corner_detection.ip_user_files/bd/design_1/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/ip_repo_slam'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_fast_brief_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1488577
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.785 ; gain = 440.797 ; free physical = 6098 ; free virtual = 15461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fast_brief_0_0' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_fast_brief_0_0/synth/design_1_fast_brief_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fast_brief' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/hdl/fast_brief.v:4]
INFO: [Synth 8-6157] synthesizing module 'fast_brief_integrated' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/fast_brief_integrated.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shared_line_buffers' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/line_buffer_ram.sv:1]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_ram' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/line_buffer_ram.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_ram' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/line_buffer_ram.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'shared_line_buffers' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/line_buffer_ram.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sync_delay' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/sync_delay.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:522]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_inst' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/sync_delay.sv:57]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_inst' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/sync_delay.sv:57]
WARNING: [Synth 8-7071] port 'sbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_inst' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/sync_delay.sv:57]
WARNING: [Synth 8-7071] port 'dbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_inst' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/sync_delay.sv:57]
WARNING: [Synth 8-7023] instance 'xpm_fifo_inst' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/sync_delay.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'sync_delay' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/sync_delay.sv:1]
INFO: [Synth 8-6157] synthesizing module 'corner_detector' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'corner_detector' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'brief_descriptor_fast' [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brief_descriptor_fast' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fast_brief_integrated' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/fast_brief_integrated.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fast_brief' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/hdl/fast_brief.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fast_brief_0_0' (0#1) [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_fast_brief_0_0/synth/design_1_fast_brief_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element window_reg[0][0] was removed.  [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:51]
WARNING: [Synth 8-6014] Unused sequential element window_reg[0][1] was removed.  [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:51]
WARNING: [Synth 8-6014] Unused sequential element window_reg[1][0] was removed.  [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:51]
WARNING: [Synth 8-6014] Unused sequential element window_reg[5][0] was removed.  [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:51]
WARNING: [Synth 8-6014] Unused sequential element window_reg[6][0] was removed.  [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:51]
WARNING: [Synth 8-6014] Unused sequential element window_reg[6][1] was removed.  [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/corner_detector.sv:51]
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module shared_line_buffers is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_start in module fast_brief_integrated is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2608.434 ; gain = 871.445 ; free physical = 5860 ; free virtual = 15224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2608.434 ; gain = 871.445 ; free physical = 5860 ; free virtual = 15224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2608.434 ; gain = 871.445 ; free physical = 5860 ; free virtual = 15224
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2608.434 ; gain = 0.000 ; free physical = 5860 ; free virtual = 15224
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_fast_brief_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_fast_brief_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2668.297 ; gain = 0.000 ; free physical = 5869 ; free virtual = 15234
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2668.332 ; gain = 0.000 ; free physical = 5869 ; free virtual = 15233
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2668.332 ; gain = 931.344 ; free physical = 5869 ; free virtual = 15234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5869 ; free virtual = 15234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5869 ; free virtual = 15234
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[0].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[1].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[2].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[3].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[4].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[5].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[6].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[7].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[9].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[10].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[11].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[4].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[3].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[2].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[12].bits[1].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[13].bits[0].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[13].bits[7].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[13].bits[6].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
WARNING: [Synth 8-3936] Found unconnected internal register 'rows[13].bits[5].shift_reg_reg' and it is trimmed from '31' to '30' bits. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ipshared/9fd8/src/brief_descriptor_fast.sv:309]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5870 ; free virtual = 15236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   4 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 33    
	   3 Input    9 Bit       Adders := 16    
	   2 Input    8 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               31 Bit    Registers := 24    
	               30 Bit    Registers := 224   
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 79    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 71    
+---RAMs : 
	              96K Bit	(32768 X 3 bit)          RAMs := 1     
	              10K Bit	(1280 X 8 bit)          RAMs := 30    
+---Muxes : 
	   2 Input  280 Bit        Muxes := 1     
	   4 Input  280 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module shared_line_buffers is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_start in module fast_brief_integrated is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5871 ; free virtual = 15237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                     | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/mod /linebuf                                                                              | gen_line_bufs[0].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[1].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[2].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[3].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[4].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[5].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[6].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[7].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[8].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[9].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[10].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[11].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[12].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[13].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[14].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[15].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[16].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[17].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[18].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[19].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[20].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[21].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[22].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[23].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[24].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[25].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[26].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[27].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[28].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[29].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /\sync_delay_inst/xpm_fifo_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg  | 32 K x 3(READ_FIRST)   | W |   | 32 K x 3(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------------------------------------------------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5876 ; free virtual = 15242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5879 ; free virtual = 15245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                     | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/mod /linebuf                                                                              | gen_line_bufs[0].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[1].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[2].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[3].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[4].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[5].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[6].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[7].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[8].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[9].lb_inst/mem_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[10].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[11].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[12].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[13].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[14].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[15].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[16].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[17].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[18].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[19].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[20].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[21].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[22].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[23].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[24].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[25].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[26].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[27].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[28].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /linebuf                                                                              | gen_line_bufs[29].lb_inst/mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\inst/mod /\sync_delay_inst/xpm_fifo_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg  | 32 K x 3(READ_FIRST)   | W |   | 32 K x 3(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------------------------------------------------------------------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[0].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[1].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[2].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[3].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[4].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[5].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[6].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[7].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[8].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[9].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[10].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[11].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[12].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[13].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[14].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[15].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[16].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[17].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[18].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[19].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[20].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[21].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[22].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[23].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[24].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[25].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[26].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[27].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mod/linebuf/gen_line_bufs[28].lb_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5878 ; free virtual = 15245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5870 ; free virtual = 15237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5871 ; free virtual = 15237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5872 ; free virtual = 15238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5872 ; free virtual = 15238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5872 ; free virtual = 15238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5872 ; free virtual = 15238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_fast_brief_0_0 | inst/mod/corner_det_inst/window_reg[3][3][7]           | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/corner_det_inst/window_reg[5][1][7]           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/corner_det_inst/window_reg[4][0][7]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[28].bits[0].shift_reg_reg[13] | 4      | 88    | NO           | NO                 | YES               | 88     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[28].bits[0].shift_reg_reg[9]  | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[17].bits[0].shift_reg_reg[10] | 3      | 144   | NO           | NO                 | YES               | 144    | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[9].bits[0].shift_reg_reg[28]  | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[9].bits[0].shift_reg_reg[9]   | 5      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[24].bits[0].shift_reg_reg[13] | 7      | 88    | NO           | NO                 | YES               | 88     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[10].bits[0].shift_reg_reg[13] | 6      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[10].bits[0].shift_reg_reg[7]  | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[3].bits[0].shift_reg_reg[20]  | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[27].bits[0].shift_reg_reg[13] | 14     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[5].bits[0].shift_reg_reg[11]  | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[2].bits[0].shift_reg_reg[17]  | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[0].bits[0].shift_reg_reg[9]   | 10     | 8     | NO           | YES                | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[29].bits[0].shift_reg_reg[15] | 16     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[4].bits[0].shift_reg_reg[12]  | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/brief_inst/rows[1].bits[0].shift_reg_reg[14]  | 15     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/corner_det_inst/pixel_pipe_reg[4][7]          | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/corner_det_inst/hsync_pipe_reg[4]             | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/corner_det_inst/vsync_pipe_reg[4]             | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_fast_brief_0_0 | inst/mod/corner_det_inst/vde_pipe_reg[4]               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   336|
|2     |LUT1     |    36|
|3     |LUT2     |   203|
|4     |LUT3     |   117|
|5     |LUT4     |  2197|
|6     |LUT5     |   352|
|7     |LUT6     |   236|
|8     |RAMB18E1 |    30|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |   667|
|12    |FDCE     |   279|
|13    |FDRE     |  3831|
|14    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2676.301 ; gain = 939.312 ; free physical = 5872 ; free virtual = 15238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 438 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2676.301 ; gain = 879.414 ; free physical = 5872 ; free virtual = 15238
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2676.309 ; gain = 939.312 ; free physical = 5872 ; free virtual = 15238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2676.309 ; gain = 0.000 ; free physical = 6040 ; free virtual = 15406
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.328 ; gain = 0.000 ; free physical = 6042 ; free virtual = 15408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 544c4f6a
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2732.363 ; gain = 1180.016 ; free physical = 6042 ; free virtual = 15408
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1937.313; main = 1735.197; forked = 221.188
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3640.176; main = 2732.332; forked = 963.871
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.340 ; gain = 0.000 ; free physical = 6042 ; free virtual = 15408
INFO: [Common 17-1381] The checkpoint '/home/jstrz/slam/corner_detection.runs/design_1_fast_brief_0_0_synth_1/design_1_fast_brief_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fast_brief_0_0, cache-ID = 5615b0f117a685fa
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.340 ; gain = 0.000 ; free physical = 6022 ; free virtual = 15395
INFO: [Common 17-1381] The checkpoint '/home/jstrz/slam/corner_detection.runs/design_1_fast_brief_0_0_synth_1/design_1_fast_brief_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_fast_brief_0_0_utilization_synth.rpt -pb design_1_fast_brief_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 18:39:02 2025...
