VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/diffeq_f_systemC/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml diffeq_f_systemC.blif --route_chan_width 300 --constant_net_method route


Architecture file: /home/fizza/work/uart_receiver/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/diffeq_f_systemC/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml
Circuit name: diffeq_f_systemC

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 18.4 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: diffeq_f_systemC.net
Circuit placement file: diffeq_f_systemC.place
Circuit routing file: diffeq_f_systemC.route
Circuit SDC file: diffeq_f_systemC.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.10 seconds (max_rss 21.9 MiB, delta_rss +3.5 MiB)
Circuit file: diffeq_f_systemC.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 23.9 MiB, delta_rss +2.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 201
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 576
    .input :      66
    .latch :      96
    .output:      96
    0-LUT  :       2
    6-LUT  :     311
    mult_36:       5
  Nets  : 635
    Avg Fanout:     3.2
    Max Fanout:   100.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2687
  Timing Graph Edges: 15168
  Timing Graph Levels: 36
# Build Timing Graph took 0.02 seconds (max_rss 25.9 MiB, delta_rss +1.6 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 96 pins (3.6%), 96 blocks (16.7%)
# Load Timing Constraints

SDC file 'diffeq_f_systemC.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.9 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'diffeq_f_systemC.blif'.

After removing unused inputs...
	total blocks: 576, total nets: 635, total inputs: 66, total outputs: 96
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Failed route at end, repack cluster trying detailed routing at each stage.
    19/480       3%                            5    20 x 20    
    38/480       7%                            7    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
    57/480      11%                            7    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
    76/480      15%                            8    20 x 20    
    95/480      19%                            9    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   114/480      23%                            9    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   133/480      27%                           10    20 x 20    
   152/480      31%                           11    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   171/480      35%                           12    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   190/480      39%                           12    20 x 20    
   209/480      43%                           13    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   228/480      47%                           14    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   247/480      51%                           14    20 x 20    
   266/480      55%                           15    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   285/480      59%                           15    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   304/480      63%                           16    20 x 20    
   323/480      67%                           17    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   342/480      71%                           17    20 x 20    
   361/480      75%                           18    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   380/480      79%                           19    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   399/480      83%                           19    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   418/480      87%                           20    20 x 20    
   437/480      91%                           21    20 x 20    
   456/480      95%                           22    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   475/480      98%                           23    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   494/480     102%                           23    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   513/480     106%                           24    20 x 20    
   532/480     110%                           25    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   551/480     114%                           25    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   570/480     118%                           26    20 x 20    
   589/480     122%                           27    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   608/480     126%                           30    20 x 20    
   627/480     130%                           39    20 x 20    
   646/480     134%                           58    20 x 20    
   665/480     138%                           77    20 x 20    
   684/480     142%                           96    20 x 20    
   703/480     146%                          115    20 x 20    
   722/480     150%                          134    20 x 20    
   741/480     154%                          153    20 x 20    
   760/480     158%                          172    20 x 20    
   779/480     162%                          191    20 x 20    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 241
  LEs used for logic and registers    : 94
  LEs used for logic only             : 147
  LEs used for registers only         : 0

Incr Slack updates 1 in 6.7712e-05 sec
Full Max Req/Worst Slack updates 1 in 1.3563e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000130785 sec
FPGA sized to 20 x 20 (auto)
Device Utilization: 0.20 (target 1.00)
	Block Utilization: 0.28 Type: io
	Block Utilization: 0.12 Type: clb
	Block Utilization: 0.83 Type: mult_36

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        162                               0.592593                     0.407407   
       clb         28                                18.5714                      8.10714   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 182 out of 635 nets, 453 nets not absorbed.

Netlist conversion complete.

# Packing took 4.47 seconds (max_rss 27.6 MiB, delta_rss +1.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'diffeq_f_systemC.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.126997 seconds).
# Load packing took 0.13 seconds (max_rss 65.6 MiB, delta_rss +38.0 MiB)
Warning 7: Netlist contains 0 global net to non-global architecture pin connections
Warning 8: Logic block #32 ($false) has only 1 output pin '$false.O[0]'. It may be a constant generator.

Pb types usage...
  io                   : 162
   inpad               : 66
   outpad              : 96
  clb                  : 28
   fle                 : 241
    ble5               : 219
     lut5              : 219
      lut              : 219
     ff                : 73
    ble6               : 94
     lut6              : 94
      lut              : 94
     ff                : 23
  mult_36              : 5
   mult_36x36_slice    : 5
    mult_36x36         : 5

# Create Device
## Build Device Grid
FPGA sized to 20 x 20: 400 grid tiles (auto)

Resource usage...
	Netlist
		162	blocks of type: io
	Architecture
		576	blocks of type: io
	Netlist
		28	blocks of type: clb
	Architecture
		234	blocks of type: clb
	Netlist
		5	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		27	blocks of type: memory

Device Utilization: 0.20 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.28 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.12 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.83 Logical Block: mult_36

FPGA size limited by block type(s): mult_36

## Build Device Grid took 0.00 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
Warning 9: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 300
Y-direction routing channel width is 300
## Build tileable routing resource graph took 2.30 seconds (max_rss 82.0 MiB, delta_rss +16.4 MiB)
  RR Graph Nodes: 93412
  RR Graph Edges: 1095016
# Create Device took 2.36 seconds (max_rss 82.0 MiB, delta_rss +16.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 3.96 seconds (max_rss 82.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 82.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 3.96 seconds (max_rss 82.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.32 seconds (max_rss 82.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.32 seconds (max_rss 82.2 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 82.3 MiB, delta_rss +0.0 MiB)

There are 956 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6951

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 23.1687 td_cost: 1.46239e-07
Initial placement estimated Critical Path Delay (CPD): 16.4331 ns
Initial placement estimated setup Total Negative Slack (sTNS): -889.802 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -16.4331 ns

Initial placement estimated setup slack histogram:
[ -1.6e-08: -1.5e-08) 10 (  5.2%) |*****
[ -1.5e-08: -1.3e-08)  7 (  3.6%) |****
[ -1.3e-08: -1.2e-08)  6 (  3.1%) |***
[ -1.2e-08:   -1e-08)  9 (  4.7%) |*****
[   -1e-08: -8.4e-09) 14 (  7.3%) |*******
[ -8.4e-09: -6.8e-09)  8 (  4.2%) |****
[ -6.8e-09: -5.2e-09) 17 (  8.9%) |*********
[ -5.2e-09: -3.6e-09) 25 ( 13.0%) |*************
[ -3.6e-09:   -2e-09)  0 (  0.0%) |
[   -2e-09: -3.7e-10) 96 ( 50.0%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 565
Warning 10: Starting t: 86 of 195 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.5e-04   0.943      19.30 1.2925e-07  15.978       -879  -15.978   0.526  0.0308   19.0     1.00       565  0.200
   2    0.0 4.3e-04   0.911      16.62 1.151e-07   15.807       -866  -15.807   0.423  0.0296   19.0     1.00      1130  0.950
   3    0.0 4.1e-04   0.986      16.10 1.0623e-07  15.424       -849  -15.424   0.435  0.0065   18.7     1.13      1695  0.950
   4    0.0 3.9e-04   0.990      15.83 1.0351e-07  15.267       -845  -15.267   0.414  0.0047   18.6     1.16      2260  0.950
   5    0.0 3.7e-04   0.995      15.75 9.7149e-08  15.200       -839  -15.200   0.434  0.0031   18.1     1.35      2825  0.950
   6    0.0 3.5e-04   0.994      15.52 9.52e-08    15.200       -839  -15.200   0.381  0.0030   18.0     1.39      3390  0.950
   7    0.0 3.3e-04   0.998      15.40 8.7388e-08  15.200       -838  -15.200   0.395  0.0022   16.9     1.81      3955  0.950
   8    0.0 3.1e-04   1.001      15.31 8.296e-08   15.200       -836  -15.200   0.363  0.0014   16.2     2.11      4520  0.950
   9    0.0 3.0e-04   0.999      15.32 7.7363e-08  15.200       -835  -15.200   0.379  0.0010   14.9     2.59      5085  0.950
  10    0.0 2.8e-04   0.996      15.35 7.3267e-08  15.200       -835  -15.200   0.361  0.0009   14.0     2.95      5650  0.950
  11    0.0 2.7e-04   1.000      15.51 6.9431e-08  15.318       -837  -15.318   0.347  0.0009   12.9     3.37      6215  0.950
  12    0.0 2.6e-04   0.993      15.27 6.7607e-08  15.077       -838  -15.077   0.350  0.0047   11.7     3.84      6780  0.950
  13    0.0 2.4e-04   0.995      14.91 6.5576e-08  15.077       -834  -15.077   0.359  0.0036   10.6     4.25      7345  0.950
  14    0.0 2.3e-04   0.997      14.73 6.339e-08   15.164       -829  -15.164   0.347  0.0013    9.8     4.58      7910  0.950
  15    0.0 2.2e-04   0.997      14.76 6.1599e-08  15.031       -828  -15.031   0.310  0.0016    8.9     4.94      8475  0.950
  16    0.0 2.1e-04   0.998      14.71 5.9239e-08  15.131       -833  -15.131   0.283  0.0010    7.7     5.39      9040  0.950
  17    0.0 2.0e-04   0.996      14.66 5.7283e-08  15.131       -833  -15.131   0.333  0.0019    6.5     5.86      9605  0.950
  18    0.0 1.9e-04   0.999      14.61 5.6193e-08  15.131       -832  -15.131   0.327  0.0006    5.8     6.13     10170  0.950
  19    0.0 1.8e-04   1.000      14.60 5.5366e-08  15.131       -833  -15.131   0.287  0.0009    5.2     6.38     10735  0.950
  20    0.0 1.7e-04   1.000      14.51 5.4646e-08  15.131       -833  -15.131   0.308  0.0008    4.4     6.69     11300  0.950
  21    0.0 1.6e-04   0.999      14.46 5.3985e-08  15.131       -832  -15.131   0.310  0.0008    3.8     6.92     11865  0.950
  22    0.0 1.5e-04   1.002      14.48 5.345e-08   15.131       -833  -15.131   0.315  0.0011    3.3     7.11     12430  0.950
  23    0.0 1.5e-04   0.998      14.43 5.3076e-08  15.131       -832  -15.131   0.333  0.0021    2.9     7.27     12995  0.950
  24    0.0 1.4e-04   0.995      14.26 5.2494e-08  15.131       -831  -15.131   0.434  0.0019    2.6     7.39     13560  0.950
  25    0.0 1.3e-04   0.998      14.22 5.2974e-08  15.021       -829  -15.021   0.400  0.0012    2.6     7.39     14125  0.950
  26    0.0 1.3e-04   0.997      14.10 5.2551e-08  15.000       -827  -15.000   0.460  0.0020    2.5     7.43     14690  0.950
  27    0.0 1.2e-04   0.999      14.06 5.2401e-08  14.988       -827  -14.988   0.393  0.0004    2.5     7.41     15255  0.950
  28    0.0 1.1e-04   0.999      14.03 5.2372e-08  14.988       -828  -14.988   0.386  0.0005    2.4     7.46     15820  0.950
  29    0.0 1.1e-04   0.996      14.00 5.1918e-08  14.988       -827  -14.988   0.354  0.0030    2.3     7.51     16385  0.950
  30    0.0 1.0e-04   0.998      13.95 5.1376e-08  14.938       -825  -14.938   0.350  0.0003    2.1     7.59     16950  0.950
  31    0.0 9.7e-05   1.000      13.94 5.1212e-08  14.938       -826  -14.938   0.260  0.0002    1.9     7.66     17515  0.950
  32    0.0 9.2e-05   0.999      13.91 5.0907e-08  14.938       -825  -14.938   0.274  0.0007    1.5     7.79     18080  0.950
  33    0.0 8.7e-05   1.000      13.90 5.0612e-08  14.938       -825  -14.938   0.267  0.0001    1.3     7.89     18645  0.950
  34    0.0 8.3e-05   1.000      13.91 5.0397e-08  14.938       -826  -14.938   0.296  0.0003    1.1     7.98     19210  0.950
  35    0.0 7.9e-05   1.000      13.90 5.0353e-08  14.938       -826  -14.938   0.273  0.0002    1.0     8.00     19775  0.950
  36    0.0 7.5e-05   1.000      13.89 5.0352e-08  14.938       -826  -14.938   0.267  0.0001    1.0     8.00     20340  0.950
  37    0.0 7.1e-05   1.000      13.88 5.0349e-08  14.938       -825  -14.938   0.265  0.0001    1.0     8.00     20905  0.950
  38    0.0 6.8e-05   1.000      13.88 5.0351e-08  14.938       -826  -14.938   0.262  0.0001    1.0     8.00     21470  0.950
  39    0.0 6.4e-05   1.000      13.88 5.0349e-08  14.938       -826  -14.938   0.260  0.0001    1.0     8.00     22035  0.950
  40    0.0 6.1e-05   1.000      13.87 5.0346e-08  14.938       -826  -14.938   0.294  0.0001    1.0     8.00     22600  0.950
  41    0.0 5.8e-05   1.000      13.87 5.0353e-08  14.938       -826  -14.938   0.253  0.0001    1.0     8.00     23165  0.950
  42    0.0 5.5e-05   1.000      13.87 5.0351e-08  14.938       -826  -14.938   0.299  0.0001    1.0     8.00     23730  0.950
  43    0.0 5.2e-05   1.000      13.87 5.0351e-08  14.938       -826  -14.938   0.320  0.0001    1.0     8.00     24295  0.950
  44    0.0 5.0e-05   1.000      13.88 5.035e-08   14.938       -826  -14.938   0.218  0.0002    1.0     8.00     24860  0.950
  45    0.0 4.7e-05   1.000      13.88 5.0346e-08  14.938       -826  -14.938   0.232  0.0003    1.0     8.00     25425  0.950
  46    0.0 4.5e-05   1.000      13.87 5.0346e-08  14.938       -825  -14.938   0.237  0.0001    1.0     8.00     25990  0.950
  47    0.0 4.3e-05   1.000      13.86 5.0347e-08  14.938       -826  -14.938   0.205  0.0001    1.0     8.00     26555  0.950
  48    0.0 4.0e-05   1.000      13.85 5.0348e-08  14.938       -825  -14.938   0.244  0.0001    1.0     8.00     27120  0.950
  49    0.0 3.8e-05   1.000      13.85 5.0347e-08  14.938       -826  -14.938   0.221  0.0001    1.0     8.00     27685  0.950
  50    0.0 3.7e-05   1.000      13.85 5.0348e-08  14.938       -825  -14.938   0.269  0.0001    1.0     8.00     28250  0.950
  51    0.0 3.5e-05   1.000      13.84 5.0352e-08  14.938       -825  -14.938   0.290  0.0001    1.0     8.00     28815  0.950
  52    0.0 3.3e-05   1.000      13.84 5.0352e-08  14.938       -825  -14.938   0.278  0.0000    1.0     8.00     29380  0.950
  53    0.0 3.1e-05   1.000      13.84 5.0347e-08  14.938       -825  -14.938   0.209  0.0001    1.0     8.00     29945  0.950
  54    0.0 3.0e-05   1.000      13.84 5.0344e-08  14.938       -826  -14.938   0.234  0.0001    1.0     8.00     30510  0.950
  55    0.0 2.8e-05   1.000      13.83 5.0347e-08  14.938       -825  -14.938   0.189  0.0001    1.0     8.00     31075  0.950
  56    0.0 2.7e-05   1.000      13.83 5.035e-08   14.938       -825  -14.938   0.246  0.0001    1.0     8.00     31640  0.950
  57    0.0 2.5e-05   1.000      13.81 5.0338e-08  14.938       -824  -14.938   0.258  0.0001    1.0     8.00     32205  0.950
  58    0.0 2.4e-05   1.000      13.81 5.0343e-08  14.938       -824  -14.938   0.230  0.0000    1.0     8.00     32770  0.950
  59    0.0 2.3e-05   1.000      13.81 5.0343e-08  14.938       -824  -14.938   0.248  0.0001    1.0     8.00     33335  0.950
  60    0.0 2.2e-05   1.000      13.81 5.0339e-08  14.938       -824  -14.938   0.242  0.0001    1.0     8.00     33900  0.950
  61    0.0 2.1e-05   1.000      13.80 5.0334e-08  14.938       -824  -14.938   0.227  0.0001    1.0     8.00     34465  0.950
  62    0.0 2.0e-05   1.000      13.80 5.0334e-08  14.938       -823  -14.938   0.214  0.0000    1.0     8.00     35030  0.950
  63    0.0 1.9e-05   1.000      13.80 5.0333e-08  14.938       -824  -14.938   0.184  0.0000    1.0     8.00     35595  0.950
  64    0.0 1.8e-05   1.000      13.80 5.0331e-08  14.938       -823  -14.938   0.193  0.0000    1.0     8.00     36160  0.950
  65    0.0 1.7e-05   1.000      13.80 5.0331e-08  14.938       -824  -14.938   0.186  0.0000    1.0     8.00     36725  0.950
  66    0.0 1.6e-05   1.000      13.80 5.0332e-08  14.938       -823  -14.938   0.165  0.0000    1.0     8.00     37290  0.950
  67    0.0 1.5e-05   1.000      13.80 5.0334e-08  14.938       -824  -14.938   0.177  0.0000    1.0     8.00     37855  0.950
  68    0.0 1.5e-05   1.000      13.80 5.0337e-08  14.938       -824  -14.938   0.202  0.0000    1.0     8.00     38420  0.950
  69    0.0 1.4e-05   1.000      13.80 5.0342e-08  14.938       -823  -14.938   0.211  0.0000    1.0     8.00     38985  0.950
  70    0.0 1.3e-05   1.000      13.80 5.0337e-08  14.938       -823  -14.938   0.189  0.0000    1.0     8.00     39550  0.950
  71    0.0 1.2e-05   1.000      13.80 5.0336e-08  14.938       -824  -14.938   0.186  0.0000    1.0     8.00     40115  0.950
  72    0.0 1.2e-05   1.000      13.80 5.0335e-08  14.938       -823  -14.938   0.175  0.0000    1.0     8.00     40680  0.950
  73    0.0 1.1e-05   1.000      13.80 5.033e-08   14.938       -824  -14.938   0.196  0.0000    1.0     8.00     41245  0.950
  74    0.0 0.0e+00   1.000      13.80 5.033e-08   14.938       -824  -14.938   0.064  0.0000    1.0     8.00     41810  0.950
## Placement Quench took 0.01 seconds (max_rss 82.3 MiB)
post-quench CPD = 14.9382 (ns) 

BB estimate of min-dist (placement) wire length: 4139

Completed placement consistency check successfully.

Swaps called: 42005

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 14.9382 ns, Fmax: 66.9425 MHz
Placement estimated setup Worst Negative Slack (sWNS): -14.9382 ns
Placement estimated setup Total Negative Slack (sTNS): -822.335 ns

Placement estimated setup slack histogram:
[ -1.5e-08: -1.3e-08) 10 (  5.2%) |*****
[ -1.3e-08: -1.2e-08)  7 (  3.6%) |****
[ -1.2e-08: -1.1e-08)  6 (  3.1%) |***
[ -1.1e-08: -9.1e-09) 13 (  6.8%) |*******
[ -9.1e-09: -7.6e-09) 11 (  5.7%) |******
[ -7.6e-09: -6.2e-09)  8 (  4.2%) |****
[ -6.2e-09: -4.7e-09) 18 (  9.4%) |*********
[ -4.7e-09: -3.3e-09) 23 ( 12.0%) |************
[ -3.3e-09: -1.8e-09)  0 (  0.0%) |
[ -1.8e-09: -3.6e-10) 96 ( 50.0%) |************************************************

Placement estimated geomean non-virtual intra-domain period: 14.9382 ns (66.9425 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 14.9382 ns (66.9425 MHz)

Placement cost: 0.99991, bb_cost: 13.7961, td_cost: 5.03293e-08, 

Placement resource usage:
  io      implemented as io     : 162
  clb     implemented as clb    : 28
  mult_36 implemented as mult_36: 5

Placement number of temperatures: 74
Placement total # of swap attempts: 42005
	Swaps accepted: 12124 (28.9 %)
	Swaps rejected: 25695 (61.2 %)
	Swaps aborted :  4186 (10.0 %)


Percentage of different move types:
	Uniform move: 37.53 % (acc=31.93 %, rej=68.07 %, aborted=0.00 %)
	Median move: 21.00 % (acc=27.90 %, rej=54.79 %, aborted=17.31 %)
	W. Centroid move: 18.38 % (acc=26.33 %, rej=59.13 %, aborted=14.53 %)
	Centroid move: 22.51 % (acc=27.32 %, rej=56.76 %, aborted=15.91 %)
	W. Median move: 0.20 % (acc=7.32 %, rej=57.32 %, aborted=35.37 %)
	Crit. Uniform move: 0.18 % (acc=1.30 %, rej=98.70 %, aborted=0.00 %)
	Feasible Region move: 0.19 % (acc=6.17 %, rej=90.12 %, aborted=3.70 %)

Placement Quench timing analysis took 0.00305624 seconds (0.0027356 STA, 0.000320641 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.261094 seconds (0.234367 STA, 0.0267273 slack) (76 full updates: 76 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.54 seconds (max_rss 82.3 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 264 ( 27.0%) |*******************************************
[      0.1:      0.2)  42 (  4.3%) |*******
[      0.2:      0.3) 109 ( 11.2%) |******************
[      0.3:      0.4)  51 (  5.2%) |********
[      0.4:      0.5)  23 (  2.4%) |****
[      0.5:      0.6)  39 (  4.0%) |******
[      0.6:      0.7)  71 (  7.3%) |***********
[      0.7:      0.8)  40 (  4.1%) |******
[      0.8:      0.9)  46 (  4.7%) |*******
[      0.9:        1) 291 ( 29.8%) |***********************************************
## Initializing router criticalities took 0.03 seconds (max_rss 82.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.2     0.0    0  425055     452     956     385 ( 0.412%)    7201 ( 3.8%)   15.700     -876.5    -15.700      0.000      0.000      N/A
Incr Slack updates 76 in 0.0108042 sec
Full Max Req/Worst Slack updates 12 in 0.000157406 sec
Incr Max Req/Worst Slack updates 64 in 0.00140866 sec
Incr Criticality updates 61 in 0.0105604 sec
Full Criticality updates 15 in 0.0027539 sec
   2    0.1     0.5    0  339566     328     746     147 ( 0.157%)    7193 ( 3.8%)   15.700     -876.7    -15.700      0.000      0.000      N/A
   3    0.1     0.6    0  195722     160     348     120 ( 0.128%)    7222 ( 3.8%)   15.705     -876.6    -15.705      0.000      0.000      N/A
   4    0.1     0.8    2  160396     136     304      83 ( 0.089%)    7241 ( 3.8%)   15.705     -877.0    -15.705      0.000      0.000      N/A
   5    0.1     1.1    0  140062     122     264      66 ( 0.071%)    7250 ( 3.9%)   15.705     -876.8    -15.705      0.000      0.000      N/A
   6    0.0     1.4    0  102244      99     217      50 ( 0.054%)    7274 ( 3.9%)   15.705     -876.9    -15.705      0.000      0.000      N/A
   7    0.0     1.9    0   86811      76     153      34 ( 0.036%)    7277 ( 3.9%)   15.705     -877.0    -15.705      0.000      0.000      N/A
   8    0.0     2.4    0   38224      50      94      25 ( 0.027%)    7279 ( 3.9%)   15.705     -877.1    -15.705      0.000      0.000      N/A
   9    0.0     3.1    0   30987      41      73      20 ( 0.021%)    7303 ( 3.9%)   15.705     -877.1    -15.705      0.000      0.000      N/A
  10    0.0     4.1    0   31107      32      64      13 ( 0.014%)    7309 ( 3.9%)   15.705     -877.2    -15.705      0.000      0.000       19
  11    0.0     5.3    0   24538      23      45       7 ( 0.007%)    7318 ( 3.9%)   15.705     -877.2    -15.705      0.000      0.000       18
  12    0.0     6.9    0    2427      11      22       7 ( 0.007%)    7318 ( 3.9%)   15.705     -877.2    -15.705      0.000      0.000       17
  13    0.0     9.0    0    2708      13      24       3 ( 0.003%)    7319 ( 3.9%)   15.705     -877.2    -15.705      0.000      0.000       17
  14    0.0    11.6    0    1158       4       8       0 ( 0.000%)    7341 ( 3.9%)   15.705     -877.2    -15.705      0.000      0.000       16
Restoring best routing
Critical path: 15.7047 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 263 ( 26.9%) |******************************************
[      0.1:      0.2)  38 (  3.9%) |******
[      0.2:      0.3)  93 (  9.5%) |***************
[      0.3:      0.4)  60 (  6.1%) |**********
[      0.4:      0.5)  33 (  3.4%) |*****
[      0.5:      0.6)  24 (  2.5%) |****
[      0.6:      0.7)  86 (  8.8%) |**************
[      0.7:      0.8)  37 (  3.8%) |******
[      0.8:      0.9)  49 (  5.0%) |********
[      0.9:        1) 293 ( 30.0%) |***********************************************
Router Stats: total_nets_routed: 1547 total_connections_routed: 3318 total_heap_pushes: 1581005 total_heap_pops: 331948
# Routing took 0.78 seconds (max_rss 82.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 82.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -762794028
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 82.3 MiB, delta_rss +0.0 MiB)
Found 665 mismatches between routing and packing results.
Fixed 485 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 82.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        162                               0.592593                     0.407407   
       clb         28                                18.5714                      8.10714   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 182 out of 635 nets, 453 nets not absorbed.


Average number of bends per net: 2.46681  Maximum # of bends: 63

Number of global nets: 1
Number of routed nets (nonglobal): 452
Wire length results (in units of 1 clb segments)...
	Total wirelength: 7341, average net length: 16.2411
	Maximum net length: 297

Wire length results in terms of physical segments...
	Total wiring segments used: 2136, average wire segments per net: 4.72566
	Maximum segments used by a net: 90
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   8 (  1.1%) |*
[      0.2:      0.3)  20 (  2.8%) |*
[      0.1:      0.2)  42 (  5.8%) |***
[        0:      0.1) 652 ( 90.3%) |***********************************************
Maximum routing channel utilization:      0.37 at (13,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     111  55.050      300
                         1      23   3.700      300
                         2      32   8.150      300
                         3       9   2.300      300
                         4      48  12.550      300
                         5      21   3.150      300
                         6      82  30.800      300
                         7      17   2.200      300
                         8      19   5.250      300
                         9       1   0.050      300
                        10       2   0.550      300
                        11       8   0.850      300
                        12      34   9.200      300
                        13      11   1.150      300
                        14      12   1.800      300
                        15       1   0.050      300
                        16       5   0.550      300
                        17       7   0.750      300
                        18      41  11.100      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      300
                         1       0   0.000      300
                         2       1   0.300      300
                         3       1   0.100      300
                         4       1   0.200      300
                         5      92  26.600      300
                         6      47  15.400      300
                         7      11   2.050      300
                         8      37   6.050      300
                         9      42  14.950      300
                        10      23   9.950      300
                        11      73  27.750      300
                        12      65  37.350      300
                        13      87  44.950      300
                        14      54  27.600      300
                        15      13   3.000      300
                        16       5   1.100      300
                        17       2   0.500      300
                        18       0   0.000      300

Total tracks in x-direction: 5700, in y-direction: 5700

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.97832e+07
	Total used logic block area: 3.48903e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.40229e+06, per logic tile: 16005.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  36668
                                                      Y      4  30248

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0235

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0421

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0      0.0706

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.7e-10:  3.3e-10) 94 ( 49.0%) |************************************************
[  3.3e-10:  3.8e-10)  6 (  3.1%) |***
[  3.8e-10:  4.3e-10) 10 (  5.2%) |*****
[  4.3e-10:  4.9e-10) 24 ( 12.5%) |************
[  4.9e-10:  5.4e-10) 17 (  8.9%) |*********
[  5.4e-10:    6e-10) 15 (  7.8%) |********
[    6e-10:  6.5e-10) 16 (  8.3%) |********
[  6.5e-10:  7.1e-10)  8 (  4.2%) |****
[  7.1e-10:  7.6e-10)  0 (  0.0%) |
[  7.6e-10:  8.2e-10)  2 (  1.0%) |*

Final critical path delay (least slack): 15.7047 ns, Fmax: 63.675 MHz
Final setup Worst Negative Slack (sWNS): -15.7047 ns
Final setup Total Negative Slack (sTNS): -877.207 ns

Final setup slack histogram:
[ -1.6e-08: -1.4e-08) 10 (  5.2%) |*****
[ -1.4e-08: -1.3e-08)  7 (  3.6%) |****
[ -1.3e-08: -1.1e-08)  6 (  3.1%) |***
[ -1.1e-08: -9.6e-09) 12 (  6.2%) |******
[ -9.6e-09:   -8e-09) 12 (  6.2%) |******
[   -8e-09: -6.5e-09) 11 (  5.7%) |******
[ -6.5e-09:   -5e-09) 15 (  7.8%) |********
[   -5e-09: -3.4e-09) 23 ( 12.0%) |************
[ -3.4e-09: -1.9e-09)  0 (  0.0%) |
[ -1.9e-09: -3.7e-10) 96 ( 50.0%) |************************************************

Final geomean non-virtual intra-domain period: 15.7047 ns (63.675 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 15.7047 ns (63.675 MHz)

Incr Slack updates 1 in 0.000180033 sec
Full Max Req/Worst Slack updates 1 in 2.5942e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00019997 sec
Flow timing analysis took 0.419497 seconds (0.382737 STA, 0.0367607 slack) (93 full updates: 77 setup, 0 hold, 16 combined).
VPR suceeded
The entire flow of VPR took 13.01 seconds (max_rss 82.3 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 12.5459 seconds

Thank you for using OpenFPGA!
Incr Slack updates 15 in 0.0021546 sec
Full Max Req/Worst Slack updates 2 in 3.4204e-05 sec
Incr Max Req/Worst Slack updates 13 in 0.000329776 sec
Incr Criticality updates 12 in 0.00211417 sec
Full Criticality updates 3 in 0.000658089 sec
