
smartbottle_STM32-NUCLEO-g071RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce74  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003114  0800cf30  0800cf30  0001cf30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010044  08010044  00030278  2**0
                  CONTENTS
  4 .ARM          00000008  08010044  08010044  00020044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801004c  0801004c  00030278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801004c  0801004c  0002004c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010050  08010050  00020050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000278  20000000  08010054  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007b8  20000278  080102cc  00030278  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a30  080102cc  00030a30  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030278  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000302a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf7f  00000000  00000000  000302e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004287  00000000  00000000  0004c262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018f0  00000000  00000000  000504f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001360  00000000  00000000  00051de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e294  00000000  00000000  00053140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000224a0  00000000  00000000  000713d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b7707  00000000  00000000  00093874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c90  00000000  00000000  0014af7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00151c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000278 	.word	0x20000278
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800cf18 	.word	0x0800cf18

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000027c 	.word	0x2000027c
 8000100:	0800cf18 	.word	0x0800cf18

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fda1 	bl	8001f80 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fcf1 	bl	8001e30 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fd93 	bl	8001f80 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fd89 	bl	8001f80 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fd19 	bl	8001eb4 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fd0f 	bl	8001eb4 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fc45 	bl	8000d3c <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fbd1 	bl	8000c64 <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fc37 	bl	8000d3c <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fc2d 	bl	8000d3c <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fbdd 	bl	8000cb0 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fbd3 	bl	8000cb0 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	; (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	; (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f806 	bl	8000558 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__udivmoddi4>:
 8000558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055a:	4657      	mov	r7, sl
 800055c:	464e      	mov	r6, r9
 800055e:	4645      	mov	r5, r8
 8000560:	46de      	mov	lr, fp
 8000562:	b5e0      	push	{r5, r6, r7, lr}
 8000564:	0004      	movs	r4, r0
 8000566:	000d      	movs	r5, r1
 8000568:	4692      	mov	sl, r2
 800056a:	4699      	mov	r9, r3
 800056c:	b083      	sub	sp, #12
 800056e:	428b      	cmp	r3, r1
 8000570:	d830      	bhi.n	80005d4 <__udivmoddi4+0x7c>
 8000572:	d02d      	beq.n	80005d0 <__udivmoddi4+0x78>
 8000574:	4649      	mov	r1, r9
 8000576:	4650      	mov	r0, sl
 8000578:	f002 fd40 	bl	8002ffc <__clzdi2>
 800057c:	0029      	movs	r1, r5
 800057e:	0006      	movs	r6, r0
 8000580:	0020      	movs	r0, r4
 8000582:	f002 fd3b 	bl	8002ffc <__clzdi2>
 8000586:	1a33      	subs	r3, r6, r0
 8000588:	4698      	mov	r8, r3
 800058a:	3b20      	subs	r3, #32
 800058c:	d434      	bmi.n	80005f8 <__udivmoddi4+0xa0>
 800058e:	469b      	mov	fp, r3
 8000590:	4653      	mov	r3, sl
 8000592:	465a      	mov	r2, fp
 8000594:	4093      	lsls	r3, r2
 8000596:	4642      	mov	r2, r8
 8000598:	001f      	movs	r7, r3
 800059a:	4653      	mov	r3, sl
 800059c:	4093      	lsls	r3, r2
 800059e:	001e      	movs	r6, r3
 80005a0:	42af      	cmp	r7, r5
 80005a2:	d83b      	bhi.n	800061c <__udivmoddi4+0xc4>
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d100      	bne.n	80005aa <__udivmoddi4+0x52>
 80005a8:	e079      	b.n	800069e <__udivmoddi4+0x146>
 80005aa:	465b      	mov	r3, fp
 80005ac:	1ba4      	subs	r4, r4, r6
 80005ae:	41bd      	sbcs	r5, r7
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	da00      	bge.n	80005b6 <__udivmoddi4+0x5e>
 80005b4:	e076      	b.n	80006a4 <__udivmoddi4+0x14c>
 80005b6:	2200      	movs	r2, #0
 80005b8:	2300      	movs	r3, #0
 80005ba:	9200      	str	r2, [sp, #0]
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2301      	movs	r3, #1
 80005c0:	465a      	mov	r2, fp
 80005c2:	4093      	lsls	r3, r2
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	4642      	mov	r2, r8
 80005ca:	4093      	lsls	r3, r2
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	e029      	b.n	8000624 <__udivmoddi4+0xcc>
 80005d0:	4282      	cmp	r2, r0
 80005d2:	d9cf      	bls.n	8000574 <__udivmoddi4+0x1c>
 80005d4:	2200      	movs	r2, #0
 80005d6:	2300      	movs	r3, #0
 80005d8:	9200      	str	r2, [sp, #0]
 80005da:	9301      	str	r3, [sp, #4]
 80005dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <__udivmoddi4+0x8e>
 80005e2:	601c      	str	r4, [r3, #0]
 80005e4:	605d      	str	r5, [r3, #4]
 80005e6:	9800      	ldr	r0, [sp, #0]
 80005e8:	9901      	ldr	r1, [sp, #4]
 80005ea:	b003      	add	sp, #12
 80005ec:	bcf0      	pop	{r4, r5, r6, r7}
 80005ee:	46bb      	mov	fp, r7
 80005f0:	46b2      	mov	sl, r6
 80005f2:	46a9      	mov	r9, r5
 80005f4:	46a0      	mov	r8, r4
 80005f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f8:	4642      	mov	r2, r8
 80005fa:	469b      	mov	fp, r3
 80005fc:	2320      	movs	r3, #32
 80005fe:	1a9b      	subs	r3, r3, r2
 8000600:	4652      	mov	r2, sl
 8000602:	40da      	lsrs	r2, r3
 8000604:	4641      	mov	r1, r8
 8000606:	0013      	movs	r3, r2
 8000608:	464a      	mov	r2, r9
 800060a:	408a      	lsls	r2, r1
 800060c:	0017      	movs	r7, r2
 800060e:	4642      	mov	r2, r8
 8000610:	431f      	orrs	r7, r3
 8000612:	4653      	mov	r3, sl
 8000614:	4093      	lsls	r3, r2
 8000616:	001e      	movs	r6, r3
 8000618:	42af      	cmp	r7, r5
 800061a:	d9c3      	bls.n	80005a4 <__udivmoddi4+0x4c>
 800061c:	2200      	movs	r2, #0
 800061e:	2300      	movs	r3, #0
 8000620:	9200      	str	r2, [sp, #0]
 8000622:	9301      	str	r3, [sp, #4]
 8000624:	4643      	mov	r3, r8
 8000626:	2b00      	cmp	r3, #0
 8000628:	d0d8      	beq.n	80005dc <__udivmoddi4+0x84>
 800062a:	07fb      	lsls	r3, r7, #31
 800062c:	0872      	lsrs	r2, r6, #1
 800062e:	431a      	orrs	r2, r3
 8000630:	4646      	mov	r6, r8
 8000632:	087b      	lsrs	r3, r7, #1
 8000634:	e00e      	b.n	8000654 <__udivmoddi4+0xfc>
 8000636:	42ab      	cmp	r3, r5
 8000638:	d101      	bne.n	800063e <__udivmoddi4+0xe6>
 800063a:	42a2      	cmp	r2, r4
 800063c:	d80c      	bhi.n	8000658 <__udivmoddi4+0x100>
 800063e:	1aa4      	subs	r4, r4, r2
 8000640:	419d      	sbcs	r5, r3
 8000642:	2001      	movs	r0, #1
 8000644:	1924      	adds	r4, r4, r4
 8000646:	416d      	adcs	r5, r5
 8000648:	2100      	movs	r1, #0
 800064a:	3e01      	subs	r6, #1
 800064c:	1824      	adds	r4, r4, r0
 800064e:	414d      	adcs	r5, r1
 8000650:	2e00      	cmp	r6, #0
 8000652:	d006      	beq.n	8000662 <__udivmoddi4+0x10a>
 8000654:	42ab      	cmp	r3, r5
 8000656:	d9ee      	bls.n	8000636 <__udivmoddi4+0xde>
 8000658:	3e01      	subs	r6, #1
 800065a:	1924      	adds	r4, r4, r4
 800065c:	416d      	adcs	r5, r5
 800065e:	2e00      	cmp	r6, #0
 8000660:	d1f8      	bne.n	8000654 <__udivmoddi4+0xfc>
 8000662:	9800      	ldr	r0, [sp, #0]
 8000664:	9901      	ldr	r1, [sp, #4]
 8000666:	465b      	mov	r3, fp
 8000668:	1900      	adds	r0, r0, r4
 800066a:	4169      	adcs	r1, r5
 800066c:	2b00      	cmp	r3, #0
 800066e:	db24      	blt.n	80006ba <__udivmoddi4+0x162>
 8000670:	002b      	movs	r3, r5
 8000672:	465a      	mov	r2, fp
 8000674:	4644      	mov	r4, r8
 8000676:	40d3      	lsrs	r3, r2
 8000678:	002a      	movs	r2, r5
 800067a:	40e2      	lsrs	r2, r4
 800067c:	001c      	movs	r4, r3
 800067e:	465b      	mov	r3, fp
 8000680:	0015      	movs	r5, r2
 8000682:	2b00      	cmp	r3, #0
 8000684:	db2a      	blt.n	80006dc <__udivmoddi4+0x184>
 8000686:	0026      	movs	r6, r4
 8000688:	409e      	lsls	r6, r3
 800068a:	0033      	movs	r3, r6
 800068c:	0026      	movs	r6, r4
 800068e:	4647      	mov	r7, r8
 8000690:	40be      	lsls	r6, r7
 8000692:	0032      	movs	r2, r6
 8000694:	1a80      	subs	r0, r0, r2
 8000696:	4199      	sbcs	r1, r3
 8000698:	9000      	str	r0, [sp, #0]
 800069a:	9101      	str	r1, [sp, #4]
 800069c:	e79e      	b.n	80005dc <__udivmoddi4+0x84>
 800069e:	42a3      	cmp	r3, r4
 80006a0:	d8bc      	bhi.n	800061c <__udivmoddi4+0xc4>
 80006a2:	e782      	b.n	80005aa <__udivmoddi4+0x52>
 80006a4:	4642      	mov	r2, r8
 80006a6:	2320      	movs	r3, #32
 80006a8:	2100      	movs	r1, #0
 80006aa:	1a9b      	subs	r3, r3, r2
 80006ac:	2200      	movs	r2, #0
 80006ae:	9100      	str	r1, [sp, #0]
 80006b0:	9201      	str	r2, [sp, #4]
 80006b2:	2201      	movs	r2, #1
 80006b4:	40da      	lsrs	r2, r3
 80006b6:	9201      	str	r2, [sp, #4]
 80006b8:	e785      	b.n	80005c6 <__udivmoddi4+0x6e>
 80006ba:	4642      	mov	r2, r8
 80006bc:	2320      	movs	r3, #32
 80006be:	1a9b      	subs	r3, r3, r2
 80006c0:	002a      	movs	r2, r5
 80006c2:	4646      	mov	r6, r8
 80006c4:	409a      	lsls	r2, r3
 80006c6:	0023      	movs	r3, r4
 80006c8:	40f3      	lsrs	r3, r6
 80006ca:	4644      	mov	r4, r8
 80006cc:	4313      	orrs	r3, r2
 80006ce:	002a      	movs	r2, r5
 80006d0:	40e2      	lsrs	r2, r4
 80006d2:	001c      	movs	r4, r3
 80006d4:	465b      	mov	r3, fp
 80006d6:	0015      	movs	r5, r2
 80006d8:	2b00      	cmp	r3, #0
 80006da:	dad4      	bge.n	8000686 <__udivmoddi4+0x12e>
 80006dc:	4642      	mov	r2, r8
 80006de:	002f      	movs	r7, r5
 80006e0:	2320      	movs	r3, #32
 80006e2:	0026      	movs	r6, r4
 80006e4:	4097      	lsls	r7, r2
 80006e6:	1a9b      	subs	r3, r3, r2
 80006e8:	40de      	lsrs	r6, r3
 80006ea:	003b      	movs	r3, r7
 80006ec:	4333      	orrs	r3, r6
 80006ee:	e7cd      	b.n	800068c <__udivmoddi4+0x134>

080006f0 <__aeabi_fadd>:
 80006f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006f2:	4647      	mov	r7, r8
 80006f4:	46ce      	mov	lr, r9
 80006f6:	024a      	lsls	r2, r1, #9
 80006f8:	0243      	lsls	r3, r0, #9
 80006fa:	0045      	lsls	r5, r0, #1
 80006fc:	0fc4      	lsrs	r4, r0, #31
 80006fe:	0a50      	lsrs	r0, r2, #9
 8000700:	4680      	mov	r8, r0
 8000702:	0048      	lsls	r0, r1, #1
 8000704:	0a5b      	lsrs	r3, r3, #9
 8000706:	0e00      	lsrs	r0, r0, #24
 8000708:	0992      	lsrs	r2, r2, #6
 800070a:	4694      	mov	ip, r2
 800070c:	b580      	push	{r7, lr}
 800070e:	001e      	movs	r6, r3
 8000710:	4681      	mov	r9, r0
 8000712:	0002      	movs	r2, r0
 8000714:	0e2d      	lsrs	r5, r5, #24
 8000716:	00df      	lsls	r7, r3, #3
 8000718:	0fc9      	lsrs	r1, r1, #31
 800071a:	428c      	cmp	r4, r1
 800071c:	d024      	beq.n	8000768 <__aeabi_fadd+0x78>
 800071e:	1a28      	subs	r0, r5, r0
 8000720:	2800      	cmp	r0, #0
 8000722:	dd0e      	ble.n	8000742 <__aeabi_fadd+0x52>
 8000724:	2a00      	cmp	r2, #0
 8000726:	d13e      	bne.n	80007a6 <__aeabi_fadd+0xb6>
 8000728:	4662      	mov	r2, ip
 800072a:	2a00      	cmp	r2, #0
 800072c:	d100      	bne.n	8000730 <__aeabi_fadd+0x40>
 800072e:	e0fd      	b.n	800092c <__aeabi_fadd+0x23c>
 8000730:	1e42      	subs	r2, r0, #1
 8000732:	2801      	cmp	r0, #1
 8000734:	d100      	bne.n	8000738 <__aeabi_fadd+0x48>
 8000736:	e137      	b.n	80009a8 <__aeabi_fadd+0x2b8>
 8000738:	28ff      	cmp	r0, #255	; 0xff
 800073a:	d100      	bne.n	800073e <__aeabi_fadd+0x4e>
 800073c:	e0a9      	b.n	8000892 <__aeabi_fadd+0x1a2>
 800073e:	0010      	movs	r0, r2
 8000740:	e039      	b.n	80007b6 <__aeabi_fadd+0xc6>
 8000742:	2800      	cmp	r0, #0
 8000744:	d063      	beq.n	800080e <__aeabi_fadd+0x11e>
 8000746:	464b      	mov	r3, r9
 8000748:	1b52      	subs	r2, r2, r5
 800074a:	2d00      	cmp	r5, #0
 800074c:	d000      	beq.n	8000750 <__aeabi_fadd+0x60>
 800074e:	e0e0      	b.n	8000912 <__aeabi_fadd+0x222>
 8000750:	2f00      	cmp	r7, #0
 8000752:	d100      	bne.n	8000756 <__aeabi_fadd+0x66>
 8000754:	e0ce      	b.n	80008f4 <__aeabi_fadd+0x204>
 8000756:	1e53      	subs	r3, r2, #1
 8000758:	2a01      	cmp	r2, #1
 800075a:	d100      	bne.n	800075e <__aeabi_fadd+0x6e>
 800075c:	e155      	b.n	8000a0a <__aeabi_fadd+0x31a>
 800075e:	2aff      	cmp	r2, #255	; 0xff
 8000760:	d100      	bne.n	8000764 <__aeabi_fadd+0x74>
 8000762:	e094      	b.n	800088e <__aeabi_fadd+0x19e>
 8000764:	001a      	movs	r2, r3
 8000766:	e0d9      	b.n	800091c <__aeabi_fadd+0x22c>
 8000768:	1a2a      	subs	r2, r5, r0
 800076a:	2a00      	cmp	r2, #0
 800076c:	dc00      	bgt.n	8000770 <__aeabi_fadd+0x80>
 800076e:	e099      	b.n	80008a4 <__aeabi_fadd+0x1b4>
 8000770:	2800      	cmp	r0, #0
 8000772:	d062      	beq.n	800083a <__aeabi_fadd+0x14a>
 8000774:	2dff      	cmp	r5, #255	; 0xff
 8000776:	d100      	bne.n	800077a <__aeabi_fadd+0x8a>
 8000778:	e08b      	b.n	8000892 <__aeabi_fadd+0x1a2>
 800077a:	2380      	movs	r3, #128	; 0x80
 800077c:	4661      	mov	r1, ip
 800077e:	04db      	lsls	r3, r3, #19
 8000780:	4319      	orrs	r1, r3
 8000782:	468c      	mov	ip, r1
 8000784:	2a1b      	cmp	r2, #27
 8000786:	dc00      	bgt.n	800078a <__aeabi_fadd+0x9a>
 8000788:	e0d2      	b.n	8000930 <__aeabi_fadd+0x240>
 800078a:	2301      	movs	r3, #1
 800078c:	19db      	adds	r3, r3, r7
 800078e:	015a      	lsls	r2, r3, #5
 8000790:	d56a      	bpl.n	8000868 <__aeabi_fadd+0x178>
 8000792:	3501      	adds	r5, #1
 8000794:	2dff      	cmp	r5, #255	; 0xff
 8000796:	d05b      	beq.n	8000850 <__aeabi_fadd+0x160>
 8000798:	2201      	movs	r2, #1
 800079a:	49a3      	ldr	r1, [pc, #652]	; (8000a28 <__aeabi_fadd+0x338>)
 800079c:	401a      	ands	r2, r3
 800079e:	085b      	lsrs	r3, r3, #1
 80007a0:	400b      	ands	r3, r1
 80007a2:	4313      	orrs	r3, r2
 80007a4:	e01c      	b.n	80007e0 <__aeabi_fadd+0xf0>
 80007a6:	2dff      	cmp	r5, #255	; 0xff
 80007a8:	d100      	bne.n	80007ac <__aeabi_fadd+0xbc>
 80007aa:	e072      	b.n	8000892 <__aeabi_fadd+0x1a2>
 80007ac:	2380      	movs	r3, #128	; 0x80
 80007ae:	4662      	mov	r2, ip
 80007b0:	04db      	lsls	r3, r3, #19
 80007b2:	431a      	orrs	r2, r3
 80007b4:	4694      	mov	ip, r2
 80007b6:	281b      	cmp	r0, #27
 80007b8:	dc00      	bgt.n	80007bc <__aeabi_fadd+0xcc>
 80007ba:	e090      	b.n	80008de <__aeabi_fadd+0x1ee>
 80007bc:	2301      	movs	r3, #1
 80007be:	1afb      	subs	r3, r7, r3
 80007c0:	015a      	lsls	r2, r3, #5
 80007c2:	d551      	bpl.n	8000868 <__aeabi_fadd+0x178>
 80007c4:	019b      	lsls	r3, r3, #6
 80007c6:	099e      	lsrs	r6, r3, #6
 80007c8:	0030      	movs	r0, r6
 80007ca:	f002 fbf9 	bl	8002fc0 <__clzsi2>
 80007ce:	0033      	movs	r3, r6
 80007d0:	3805      	subs	r0, #5
 80007d2:	4083      	lsls	r3, r0
 80007d4:	4285      	cmp	r5, r0
 80007d6:	dc00      	bgt.n	80007da <__aeabi_fadd+0xea>
 80007d8:	e075      	b.n	80008c6 <__aeabi_fadd+0x1d6>
 80007da:	4a94      	ldr	r2, [pc, #592]	; (8000a2c <__aeabi_fadd+0x33c>)
 80007dc:	1a2d      	subs	r5, r5, r0
 80007de:	4013      	ands	r3, r2
 80007e0:	075a      	lsls	r2, r3, #29
 80007e2:	d004      	beq.n	80007ee <__aeabi_fadd+0xfe>
 80007e4:	220f      	movs	r2, #15
 80007e6:	401a      	ands	r2, r3
 80007e8:	2a04      	cmp	r2, #4
 80007ea:	d000      	beq.n	80007ee <__aeabi_fadd+0xfe>
 80007ec:	3304      	adds	r3, #4
 80007ee:	015a      	lsls	r2, r3, #5
 80007f0:	d53c      	bpl.n	800086c <__aeabi_fadd+0x17c>
 80007f2:	1c68      	adds	r0, r5, #1
 80007f4:	2dfe      	cmp	r5, #254	; 0xfe
 80007f6:	d02b      	beq.n	8000850 <__aeabi_fadd+0x160>
 80007f8:	019b      	lsls	r3, r3, #6
 80007fa:	0a5e      	lsrs	r6, r3, #9
 80007fc:	b2c0      	uxtb	r0, r0
 80007fe:	05c0      	lsls	r0, r0, #23
 8000800:	4330      	orrs	r0, r6
 8000802:	07e4      	lsls	r4, r4, #31
 8000804:	4320      	orrs	r0, r4
 8000806:	bcc0      	pop	{r6, r7}
 8000808:	46b9      	mov	r9, r7
 800080a:	46b0      	mov	r8, r6
 800080c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800080e:	20fe      	movs	r0, #254	; 0xfe
 8000810:	1c6a      	adds	r2, r5, #1
 8000812:	4210      	tst	r0, r2
 8000814:	d172      	bne.n	80008fc <__aeabi_fadd+0x20c>
 8000816:	2d00      	cmp	r5, #0
 8000818:	d000      	beq.n	800081c <__aeabi_fadd+0x12c>
 800081a:	e0ae      	b.n	800097a <__aeabi_fadd+0x28a>
 800081c:	2f00      	cmp	r7, #0
 800081e:	d100      	bne.n	8000822 <__aeabi_fadd+0x132>
 8000820:	e0ec      	b.n	80009fc <__aeabi_fadd+0x30c>
 8000822:	4663      	mov	r3, ip
 8000824:	2000      	movs	r0, #0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d0e9      	beq.n	80007fe <__aeabi_fadd+0x10e>
 800082a:	1afb      	subs	r3, r7, r3
 800082c:	015a      	lsls	r2, r3, #5
 800082e:	d400      	bmi.n	8000832 <__aeabi_fadd+0x142>
 8000830:	e0f3      	b.n	8000a1a <__aeabi_fadd+0x32a>
 8000832:	4663      	mov	r3, ip
 8000834:	000c      	movs	r4, r1
 8000836:	1bdb      	subs	r3, r3, r7
 8000838:	e7d2      	b.n	80007e0 <__aeabi_fadd+0xf0>
 800083a:	4661      	mov	r1, ip
 800083c:	2900      	cmp	r1, #0
 800083e:	d05b      	beq.n	80008f8 <__aeabi_fadd+0x208>
 8000840:	1e51      	subs	r1, r2, #1
 8000842:	2a01      	cmp	r2, #1
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x158>
 8000846:	e0a7      	b.n	8000998 <__aeabi_fadd+0x2a8>
 8000848:	2aff      	cmp	r2, #255	; 0xff
 800084a:	d022      	beq.n	8000892 <__aeabi_fadd+0x1a2>
 800084c:	000a      	movs	r2, r1
 800084e:	e799      	b.n	8000784 <__aeabi_fadd+0x94>
 8000850:	20ff      	movs	r0, #255	; 0xff
 8000852:	2600      	movs	r6, #0
 8000854:	e7d3      	b.n	80007fe <__aeabi_fadd+0x10e>
 8000856:	21fe      	movs	r1, #254	; 0xfe
 8000858:	1c6a      	adds	r2, r5, #1
 800085a:	4211      	tst	r1, r2
 800085c:	d073      	beq.n	8000946 <__aeabi_fadd+0x256>
 800085e:	2aff      	cmp	r2, #255	; 0xff
 8000860:	d0f6      	beq.n	8000850 <__aeabi_fadd+0x160>
 8000862:	0015      	movs	r5, r2
 8000864:	4467      	add	r7, ip
 8000866:	087b      	lsrs	r3, r7, #1
 8000868:	075a      	lsls	r2, r3, #29
 800086a:	d1bb      	bne.n	80007e4 <__aeabi_fadd+0xf4>
 800086c:	08db      	lsrs	r3, r3, #3
 800086e:	2dff      	cmp	r5, #255	; 0xff
 8000870:	d00f      	beq.n	8000892 <__aeabi_fadd+0x1a2>
 8000872:	025b      	lsls	r3, r3, #9
 8000874:	0a5e      	lsrs	r6, r3, #9
 8000876:	b2e8      	uxtb	r0, r5
 8000878:	e7c1      	b.n	80007fe <__aeabi_fadd+0x10e>
 800087a:	4662      	mov	r2, ip
 800087c:	2a00      	cmp	r2, #0
 800087e:	d008      	beq.n	8000892 <__aeabi_fadd+0x1a2>
 8000880:	2280      	movs	r2, #128	; 0x80
 8000882:	03d2      	lsls	r2, r2, #15
 8000884:	4213      	tst	r3, r2
 8000886:	d004      	beq.n	8000892 <__aeabi_fadd+0x1a2>
 8000888:	4640      	mov	r0, r8
 800088a:	4210      	tst	r0, r2
 800088c:	d101      	bne.n	8000892 <__aeabi_fadd+0x1a2>
 800088e:	000c      	movs	r4, r1
 8000890:	4643      	mov	r3, r8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0dc      	beq.n	8000850 <__aeabi_fadd+0x160>
 8000896:	2680      	movs	r6, #128	; 0x80
 8000898:	03f6      	lsls	r6, r6, #15
 800089a:	431e      	orrs	r6, r3
 800089c:	0276      	lsls	r6, r6, #9
 800089e:	20ff      	movs	r0, #255	; 0xff
 80008a0:	0a76      	lsrs	r6, r6, #9
 80008a2:	e7ac      	b.n	80007fe <__aeabi_fadd+0x10e>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	d0d6      	beq.n	8000856 <__aeabi_fadd+0x166>
 80008a8:	1b42      	subs	r2, r0, r5
 80008aa:	2d00      	cmp	r5, #0
 80008ac:	d05c      	beq.n	8000968 <__aeabi_fadd+0x278>
 80008ae:	28ff      	cmp	r0, #255	; 0xff
 80008b0:	d0ee      	beq.n	8000890 <__aeabi_fadd+0x1a0>
 80008b2:	2380      	movs	r3, #128	; 0x80
 80008b4:	04db      	lsls	r3, r3, #19
 80008b6:	431f      	orrs	r7, r3
 80008b8:	2a1b      	cmp	r2, #27
 80008ba:	dc00      	bgt.n	80008be <__aeabi_fadd+0x1ce>
 80008bc:	e082      	b.n	80009c4 <__aeabi_fadd+0x2d4>
 80008be:	2301      	movs	r3, #1
 80008c0:	464d      	mov	r5, r9
 80008c2:	4463      	add	r3, ip
 80008c4:	e763      	b.n	800078e <__aeabi_fadd+0x9e>
 80008c6:	2220      	movs	r2, #32
 80008c8:	1b40      	subs	r0, r0, r5
 80008ca:	3001      	adds	r0, #1
 80008cc:	1a12      	subs	r2, r2, r0
 80008ce:	0019      	movs	r1, r3
 80008d0:	4093      	lsls	r3, r2
 80008d2:	40c1      	lsrs	r1, r0
 80008d4:	1e5a      	subs	r2, r3, #1
 80008d6:	4193      	sbcs	r3, r2
 80008d8:	2500      	movs	r5, #0
 80008da:	430b      	orrs	r3, r1
 80008dc:	e780      	b.n	80007e0 <__aeabi_fadd+0xf0>
 80008de:	2320      	movs	r3, #32
 80008e0:	4661      	mov	r1, ip
 80008e2:	1a1b      	subs	r3, r3, r0
 80008e4:	4099      	lsls	r1, r3
 80008e6:	4662      	mov	r2, ip
 80008e8:	000b      	movs	r3, r1
 80008ea:	40c2      	lsrs	r2, r0
 80008ec:	1e59      	subs	r1, r3, #1
 80008ee:	418b      	sbcs	r3, r1
 80008f0:	4313      	orrs	r3, r2
 80008f2:	e764      	b.n	80007be <__aeabi_fadd+0xce>
 80008f4:	000c      	movs	r4, r1
 80008f6:	4643      	mov	r3, r8
 80008f8:	0015      	movs	r5, r2
 80008fa:	e7b8      	b.n	800086e <__aeabi_fadd+0x17e>
 80008fc:	4663      	mov	r3, ip
 80008fe:	1afe      	subs	r6, r7, r3
 8000900:	0173      	lsls	r3, r6, #5
 8000902:	d445      	bmi.n	8000990 <__aeabi_fadd+0x2a0>
 8000904:	2e00      	cmp	r6, #0
 8000906:	d000      	beq.n	800090a <__aeabi_fadd+0x21a>
 8000908:	e75e      	b.n	80007c8 <__aeabi_fadd+0xd8>
 800090a:	2400      	movs	r4, #0
 800090c:	2000      	movs	r0, #0
 800090e:	2600      	movs	r6, #0
 8000910:	e775      	b.n	80007fe <__aeabi_fadd+0x10e>
 8000912:	2bff      	cmp	r3, #255	; 0xff
 8000914:	d0bb      	beq.n	800088e <__aeabi_fadd+0x19e>
 8000916:	2380      	movs	r3, #128	; 0x80
 8000918:	04db      	lsls	r3, r3, #19
 800091a:	431f      	orrs	r7, r3
 800091c:	2a1b      	cmp	r2, #27
 800091e:	dd47      	ble.n	80009b0 <__aeabi_fadd+0x2c0>
 8000920:	2301      	movs	r3, #1
 8000922:	4662      	mov	r2, ip
 8000924:	000c      	movs	r4, r1
 8000926:	464d      	mov	r5, r9
 8000928:	1ad3      	subs	r3, r2, r3
 800092a:	e749      	b.n	80007c0 <__aeabi_fadd+0xd0>
 800092c:	0005      	movs	r5, r0
 800092e:	e79e      	b.n	800086e <__aeabi_fadd+0x17e>
 8000930:	4661      	mov	r1, ip
 8000932:	2320      	movs	r3, #32
 8000934:	40d1      	lsrs	r1, r2
 8000936:	1a9b      	subs	r3, r3, r2
 8000938:	4662      	mov	r2, ip
 800093a:	409a      	lsls	r2, r3
 800093c:	0013      	movs	r3, r2
 800093e:	1e5a      	subs	r2, r3, #1
 8000940:	4193      	sbcs	r3, r2
 8000942:	430b      	orrs	r3, r1
 8000944:	e722      	b.n	800078c <__aeabi_fadd+0x9c>
 8000946:	2d00      	cmp	r5, #0
 8000948:	d146      	bne.n	80009d8 <__aeabi_fadd+0x2e8>
 800094a:	2f00      	cmp	r7, #0
 800094c:	d062      	beq.n	8000a14 <__aeabi_fadd+0x324>
 800094e:	4663      	mov	r3, ip
 8000950:	2000      	movs	r0, #0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d100      	bne.n	8000958 <__aeabi_fadd+0x268>
 8000956:	e752      	b.n	80007fe <__aeabi_fadd+0x10e>
 8000958:	003b      	movs	r3, r7
 800095a:	4463      	add	r3, ip
 800095c:	015a      	lsls	r2, r3, #5
 800095e:	d583      	bpl.n	8000868 <__aeabi_fadd+0x178>
 8000960:	4a32      	ldr	r2, [pc, #200]	; (8000a2c <__aeabi_fadd+0x33c>)
 8000962:	3501      	adds	r5, #1
 8000964:	4013      	ands	r3, r2
 8000966:	e77f      	b.n	8000868 <__aeabi_fadd+0x178>
 8000968:	2f00      	cmp	r7, #0
 800096a:	d0c4      	beq.n	80008f6 <__aeabi_fadd+0x206>
 800096c:	1e53      	subs	r3, r2, #1
 800096e:	2a01      	cmp	r2, #1
 8000970:	d012      	beq.n	8000998 <__aeabi_fadd+0x2a8>
 8000972:	2aff      	cmp	r2, #255	; 0xff
 8000974:	d08c      	beq.n	8000890 <__aeabi_fadd+0x1a0>
 8000976:	001a      	movs	r2, r3
 8000978:	e79e      	b.n	80008b8 <__aeabi_fadd+0x1c8>
 800097a:	2f00      	cmp	r7, #0
 800097c:	d000      	beq.n	8000980 <__aeabi_fadd+0x290>
 800097e:	e77c      	b.n	800087a <__aeabi_fadd+0x18a>
 8000980:	4663      	mov	r3, ip
 8000982:	2b00      	cmp	r3, #0
 8000984:	d183      	bne.n	800088e <__aeabi_fadd+0x19e>
 8000986:	2680      	movs	r6, #128	; 0x80
 8000988:	2400      	movs	r4, #0
 800098a:	20ff      	movs	r0, #255	; 0xff
 800098c:	03f6      	lsls	r6, r6, #15
 800098e:	e736      	b.n	80007fe <__aeabi_fadd+0x10e>
 8000990:	4663      	mov	r3, ip
 8000992:	000c      	movs	r4, r1
 8000994:	1bde      	subs	r6, r3, r7
 8000996:	e717      	b.n	80007c8 <__aeabi_fadd+0xd8>
 8000998:	003b      	movs	r3, r7
 800099a:	4463      	add	r3, ip
 800099c:	2501      	movs	r5, #1
 800099e:	015a      	lsls	r2, r3, #5
 80009a0:	d400      	bmi.n	80009a4 <__aeabi_fadd+0x2b4>
 80009a2:	e761      	b.n	8000868 <__aeabi_fadd+0x178>
 80009a4:	2502      	movs	r5, #2
 80009a6:	e6f7      	b.n	8000798 <__aeabi_fadd+0xa8>
 80009a8:	4663      	mov	r3, ip
 80009aa:	2501      	movs	r5, #1
 80009ac:	1afb      	subs	r3, r7, r3
 80009ae:	e707      	b.n	80007c0 <__aeabi_fadd+0xd0>
 80009b0:	2320      	movs	r3, #32
 80009b2:	1a9b      	subs	r3, r3, r2
 80009b4:	0038      	movs	r0, r7
 80009b6:	409f      	lsls	r7, r3
 80009b8:	003b      	movs	r3, r7
 80009ba:	40d0      	lsrs	r0, r2
 80009bc:	1e5a      	subs	r2, r3, #1
 80009be:	4193      	sbcs	r3, r2
 80009c0:	4303      	orrs	r3, r0
 80009c2:	e7ae      	b.n	8000922 <__aeabi_fadd+0x232>
 80009c4:	2320      	movs	r3, #32
 80009c6:	1a9b      	subs	r3, r3, r2
 80009c8:	0039      	movs	r1, r7
 80009ca:	409f      	lsls	r7, r3
 80009cc:	003b      	movs	r3, r7
 80009ce:	40d1      	lsrs	r1, r2
 80009d0:	1e5a      	subs	r2, r3, #1
 80009d2:	4193      	sbcs	r3, r2
 80009d4:	430b      	orrs	r3, r1
 80009d6:	e773      	b.n	80008c0 <__aeabi_fadd+0x1d0>
 80009d8:	2f00      	cmp	r7, #0
 80009da:	d100      	bne.n	80009de <__aeabi_fadd+0x2ee>
 80009dc:	e758      	b.n	8000890 <__aeabi_fadd+0x1a0>
 80009de:	4662      	mov	r2, ip
 80009e0:	2a00      	cmp	r2, #0
 80009e2:	d100      	bne.n	80009e6 <__aeabi_fadd+0x2f6>
 80009e4:	e755      	b.n	8000892 <__aeabi_fadd+0x1a2>
 80009e6:	2280      	movs	r2, #128	; 0x80
 80009e8:	03d2      	lsls	r2, r2, #15
 80009ea:	4213      	tst	r3, r2
 80009ec:	d100      	bne.n	80009f0 <__aeabi_fadd+0x300>
 80009ee:	e750      	b.n	8000892 <__aeabi_fadd+0x1a2>
 80009f0:	4641      	mov	r1, r8
 80009f2:	4211      	tst	r1, r2
 80009f4:	d000      	beq.n	80009f8 <__aeabi_fadd+0x308>
 80009f6:	e74c      	b.n	8000892 <__aeabi_fadd+0x1a2>
 80009f8:	4643      	mov	r3, r8
 80009fa:	e74a      	b.n	8000892 <__aeabi_fadd+0x1a2>
 80009fc:	4663      	mov	r3, ip
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d083      	beq.n	800090a <__aeabi_fadd+0x21a>
 8000a02:	000c      	movs	r4, r1
 8000a04:	4646      	mov	r6, r8
 8000a06:	2000      	movs	r0, #0
 8000a08:	e6f9      	b.n	80007fe <__aeabi_fadd+0x10e>
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	000c      	movs	r4, r1
 8000a0e:	1bdb      	subs	r3, r3, r7
 8000a10:	3501      	adds	r5, #1
 8000a12:	e6d5      	b.n	80007c0 <__aeabi_fadd+0xd0>
 8000a14:	4646      	mov	r6, r8
 8000a16:	2000      	movs	r0, #0
 8000a18:	e6f1      	b.n	80007fe <__aeabi_fadd+0x10e>
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d000      	beq.n	8000a20 <__aeabi_fadd+0x330>
 8000a1e:	e723      	b.n	8000868 <__aeabi_fadd+0x178>
 8000a20:	2400      	movs	r4, #0
 8000a22:	2600      	movs	r6, #0
 8000a24:	e6eb      	b.n	80007fe <__aeabi_fadd+0x10e>
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	7dffffff 	.word	0x7dffffff
 8000a2c:	fbffffff 	.word	0xfbffffff

08000a30 <__aeabi_fdiv>:
 8000a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a32:	464f      	mov	r7, r9
 8000a34:	4646      	mov	r6, r8
 8000a36:	46d6      	mov	lr, sl
 8000a38:	0245      	lsls	r5, r0, #9
 8000a3a:	b5c0      	push	{r6, r7, lr}
 8000a3c:	0047      	lsls	r7, r0, #1
 8000a3e:	1c0c      	adds	r4, r1, #0
 8000a40:	0a6d      	lsrs	r5, r5, #9
 8000a42:	0e3f      	lsrs	r7, r7, #24
 8000a44:	0fc6      	lsrs	r6, r0, #31
 8000a46:	2f00      	cmp	r7, #0
 8000a48:	d100      	bne.n	8000a4c <__aeabi_fdiv+0x1c>
 8000a4a:	e06f      	b.n	8000b2c <__aeabi_fdiv+0xfc>
 8000a4c:	2fff      	cmp	r7, #255	; 0xff
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_fdiv+0x22>
 8000a50:	e074      	b.n	8000b3c <__aeabi_fdiv+0x10c>
 8000a52:	2300      	movs	r3, #0
 8000a54:	2280      	movs	r2, #128	; 0x80
 8000a56:	4699      	mov	r9, r3
 8000a58:	469a      	mov	sl, r3
 8000a5a:	00ed      	lsls	r5, r5, #3
 8000a5c:	04d2      	lsls	r2, r2, #19
 8000a5e:	4315      	orrs	r5, r2
 8000a60:	3f7f      	subs	r7, #127	; 0x7f
 8000a62:	0263      	lsls	r3, r4, #9
 8000a64:	0a5b      	lsrs	r3, r3, #9
 8000a66:	4698      	mov	r8, r3
 8000a68:	0063      	lsls	r3, r4, #1
 8000a6a:	0e1b      	lsrs	r3, r3, #24
 8000a6c:	0fe4      	lsrs	r4, r4, #31
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d04d      	beq.n	8000b0e <__aeabi_fdiv+0xde>
 8000a72:	2bff      	cmp	r3, #255	; 0xff
 8000a74:	d045      	beq.n	8000b02 <__aeabi_fdiv+0xd2>
 8000a76:	4642      	mov	r2, r8
 8000a78:	2180      	movs	r1, #128	; 0x80
 8000a7a:	00d2      	lsls	r2, r2, #3
 8000a7c:	04c9      	lsls	r1, r1, #19
 8000a7e:	4311      	orrs	r1, r2
 8000a80:	4688      	mov	r8, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	3b7f      	subs	r3, #127	; 0x7f
 8000a86:	0031      	movs	r1, r6
 8000a88:	1aff      	subs	r7, r7, r3
 8000a8a:	464b      	mov	r3, r9
 8000a8c:	4061      	eors	r1, r4
 8000a8e:	b2c9      	uxtb	r1, r1
 8000a90:	2b0f      	cmp	r3, #15
 8000a92:	d900      	bls.n	8000a96 <__aeabi_fdiv+0x66>
 8000a94:	e0b8      	b.n	8000c08 <__aeabi_fdiv+0x1d8>
 8000a96:	4870      	ldr	r0, [pc, #448]	; (8000c58 <__aeabi_fdiv+0x228>)
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	58c3      	ldr	r3, [r0, r3]
 8000a9c:	469f      	mov	pc, r3
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	4698      	mov	r8, r3
 8000aa2:	0026      	movs	r6, r4
 8000aa4:	4645      	mov	r5, r8
 8000aa6:	4692      	mov	sl, r2
 8000aa8:	4653      	mov	r3, sl
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_fdiv+0x80>
 8000aae:	e08d      	b.n	8000bcc <__aeabi_fdiv+0x19c>
 8000ab0:	2b03      	cmp	r3, #3
 8000ab2:	d100      	bne.n	8000ab6 <__aeabi_fdiv+0x86>
 8000ab4:	e0a1      	b.n	8000bfa <__aeabi_fdiv+0x1ca>
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d018      	beq.n	8000aec <__aeabi_fdiv+0xbc>
 8000aba:	003b      	movs	r3, r7
 8000abc:	337f      	adds	r3, #127	; 0x7f
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	dd6d      	ble.n	8000b9e <__aeabi_fdiv+0x16e>
 8000ac2:	076a      	lsls	r2, r5, #29
 8000ac4:	d004      	beq.n	8000ad0 <__aeabi_fdiv+0xa0>
 8000ac6:	220f      	movs	r2, #15
 8000ac8:	402a      	ands	r2, r5
 8000aca:	2a04      	cmp	r2, #4
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_fdiv+0xa0>
 8000ace:	3504      	adds	r5, #4
 8000ad0:	012a      	lsls	r2, r5, #4
 8000ad2:	d503      	bpl.n	8000adc <__aeabi_fdiv+0xac>
 8000ad4:	4b61      	ldr	r3, [pc, #388]	; (8000c5c <__aeabi_fdiv+0x22c>)
 8000ad6:	401d      	ands	r5, r3
 8000ad8:	003b      	movs	r3, r7
 8000ada:	3380      	adds	r3, #128	; 0x80
 8000adc:	2bfe      	cmp	r3, #254	; 0xfe
 8000ade:	dd00      	ble.n	8000ae2 <__aeabi_fdiv+0xb2>
 8000ae0:	e074      	b.n	8000bcc <__aeabi_fdiv+0x19c>
 8000ae2:	01aa      	lsls	r2, r5, #6
 8000ae4:	0a52      	lsrs	r2, r2, #9
 8000ae6:	b2d8      	uxtb	r0, r3
 8000ae8:	e002      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000aea:	000e      	movs	r6, r1
 8000aec:	2000      	movs	r0, #0
 8000aee:	2200      	movs	r2, #0
 8000af0:	05c0      	lsls	r0, r0, #23
 8000af2:	07f6      	lsls	r6, r6, #31
 8000af4:	4310      	orrs	r0, r2
 8000af6:	4330      	orrs	r0, r6
 8000af8:	bce0      	pop	{r5, r6, r7}
 8000afa:	46ba      	mov	sl, r7
 8000afc:	46b1      	mov	r9, r6
 8000afe:	46a8      	mov	r8, r5
 8000b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b02:	4643      	mov	r3, r8
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d13f      	bne.n	8000b88 <__aeabi_fdiv+0x158>
 8000b08:	2202      	movs	r2, #2
 8000b0a:	3fff      	subs	r7, #255	; 0xff
 8000b0c:	e003      	b.n	8000b16 <__aeabi_fdiv+0xe6>
 8000b0e:	4643      	mov	r3, r8
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d12d      	bne.n	8000b70 <__aeabi_fdiv+0x140>
 8000b14:	2201      	movs	r2, #1
 8000b16:	0031      	movs	r1, r6
 8000b18:	464b      	mov	r3, r9
 8000b1a:	4061      	eors	r1, r4
 8000b1c:	b2c9      	uxtb	r1, r1
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	2b0f      	cmp	r3, #15
 8000b22:	d838      	bhi.n	8000b96 <__aeabi_fdiv+0x166>
 8000b24:	484e      	ldr	r0, [pc, #312]	; (8000c60 <__aeabi_fdiv+0x230>)
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	58c3      	ldr	r3, [r0, r3]
 8000b2a:	469f      	mov	pc, r3
 8000b2c:	2d00      	cmp	r5, #0
 8000b2e:	d113      	bne.n	8000b58 <__aeabi_fdiv+0x128>
 8000b30:	2304      	movs	r3, #4
 8000b32:	4699      	mov	r9, r3
 8000b34:	3b03      	subs	r3, #3
 8000b36:	2700      	movs	r7, #0
 8000b38:	469a      	mov	sl, r3
 8000b3a:	e792      	b.n	8000a62 <__aeabi_fdiv+0x32>
 8000b3c:	2d00      	cmp	r5, #0
 8000b3e:	d105      	bne.n	8000b4c <__aeabi_fdiv+0x11c>
 8000b40:	2308      	movs	r3, #8
 8000b42:	4699      	mov	r9, r3
 8000b44:	3b06      	subs	r3, #6
 8000b46:	27ff      	movs	r7, #255	; 0xff
 8000b48:	469a      	mov	sl, r3
 8000b4a:	e78a      	b.n	8000a62 <__aeabi_fdiv+0x32>
 8000b4c:	230c      	movs	r3, #12
 8000b4e:	4699      	mov	r9, r3
 8000b50:	3b09      	subs	r3, #9
 8000b52:	27ff      	movs	r7, #255	; 0xff
 8000b54:	469a      	mov	sl, r3
 8000b56:	e784      	b.n	8000a62 <__aeabi_fdiv+0x32>
 8000b58:	0028      	movs	r0, r5
 8000b5a:	f002 fa31 	bl	8002fc0 <__clzsi2>
 8000b5e:	2776      	movs	r7, #118	; 0x76
 8000b60:	1f43      	subs	r3, r0, #5
 8000b62:	409d      	lsls	r5, r3
 8000b64:	2300      	movs	r3, #0
 8000b66:	427f      	negs	r7, r7
 8000b68:	4699      	mov	r9, r3
 8000b6a:	469a      	mov	sl, r3
 8000b6c:	1a3f      	subs	r7, r7, r0
 8000b6e:	e778      	b.n	8000a62 <__aeabi_fdiv+0x32>
 8000b70:	4640      	mov	r0, r8
 8000b72:	f002 fa25 	bl	8002fc0 <__clzsi2>
 8000b76:	4642      	mov	r2, r8
 8000b78:	1f43      	subs	r3, r0, #5
 8000b7a:	409a      	lsls	r2, r3
 8000b7c:	2376      	movs	r3, #118	; 0x76
 8000b7e:	425b      	negs	r3, r3
 8000b80:	4690      	mov	r8, r2
 8000b82:	1a1b      	subs	r3, r3, r0
 8000b84:	2200      	movs	r2, #0
 8000b86:	e77e      	b.n	8000a86 <__aeabi_fdiv+0x56>
 8000b88:	2303      	movs	r3, #3
 8000b8a:	464a      	mov	r2, r9
 8000b8c:	431a      	orrs	r2, r3
 8000b8e:	4691      	mov	r9, r2
 8000b90:	33fc      	adds	r3, #252	; 0xfc
 8000b92:	2203      	movs	r2, #3
 8000b94:	e777      	b.n	8000a86 <__aeabi_fdiv+0x56>
 8000b96:	000e      	movs	r6, r1
 8000b98:	20ff      	movs	r0, #255	; 0xff
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	e7a8      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	2b1b      	cmp	r3, #27
 8000ba4:	dca2      	bgt.n	8000aec <__aeabi_fdiv+0xbc>
 8000ba6:	379e      	adds	r7, #158	; 0x9e
 8000ba8:	002a      	movs	r2, r5
 8000baa:	40bd      	lsls	r5, r7
 8000bac:	40da      	lsrs	r2, r3
 8000bae:	1e6b      	subs	r3, r5, #1
 8000bb0:	419d      	sbcs	r5, r3
 8000bb2:	4315      	orrs	r5, r2
 8000bb4:	076a      	lsls	r2, r5, #29
 8000bb6:	d004      	beq.n	8000bc2 <__aeabi_fdiv+0x192>
 8000bb8:	220f      	movs	r2, #15
 8000bba:	402a      	ands	r2, r5
 8000bbc:	2a04      	cmp	r2, #4
 8000bbe:	d000      	beq.n	8000bc2 <__aeabi_fdiv+0x192>
 8000bc0:	3504      	adds	r5, #4
 8000bc2:	016a      	lsls	r2, r5, #5
 8000bc4:	d544      	bpl.n	8000c50 <__aeabi_fdiv+0x220>
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e791      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000bcc:	20ff      	movs	r0, #255	; 0xff
 8000bce:	2200      	movs	r2, #0
 8000bd0:	e78e      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000bd2:	2280      	movs	r2, #128	; 0x80
 8000bd4:	2600      	movs	r6, #0
 8000bd6:	20ff      	movs	r0, #255	; 0xff
 8000bd8:	03d2      	lsls	r2, r2, #15
 8000bda:	e789      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000bdc:	2300      	movs	r3, #0
 8000bde:	4698      	mov	r8, r3
 8000be0:	2280      	movs	r2, #128	; 0x80
 8000be2:	03d2      	lsls	r2, r2, #15
 8000be4:	4215      	tst	r5, r2
 8000be6:	d008      	beq.n	8000bfa <__aeabi_fdiv+0x1ca>
 8000be8:	4643      	mov	r3, r8
 8000bea:	4213      	tst	r3, r2
 8000bec:	d105      	bne.n	8000bfa <__aeabi_fdiv+0x1ca>
 8000bee:	431a      	orrs	r2, r3
 8000bf0:	0252      	lsls	r2, r2, #9
 8000bf2:	0026      	movs	r6, r4
 8000bf4:	20ff      	movs	r0, #255	; 0xff
 8000bf6:	0a52      	lsrs	r2, r2, #9
 8000bf8:	e77a      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000bfa:	2280      	movs	r2, #128	; 0x80
 8000bfc:	03d2      	lsls	r2, r2, #15
 8000bfe:	432a      	orrs	r2, r5
 8000c00:	0252      	lsls	r2, r2, #9
 8000c02:	20ff      	movs	r0, #255	; 0xff
 8000c04:	0a52      	lsrs	r2, r2, #9
 8000c06:	e773      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000c08:	4642      	mov	r2, r8
 8000c0a:	016b      	lsls	r3, r5, #5
 8000c0c:	0155      	lsls	r5, r2, #5
 8000c0e:	42ab      	cmp	r3, r5
 8000c10:	d21a      	bcs.n	8000c48 <__aeabi_fdiv+0x218>
 8000c12:	201b      	movs	r0, #27
 8000c14:	2200      	movs	r2, #0
 8000c16:	3f01      	subs	r7, #1
 8000c18:	2601      	movs	r6, #1
 8000c1a:	001c      	movs	r4, r3
 8000c1c:	0052      	lsls	r2, r2, #1
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	2c00      	cmp	r4, #0
 8000c22:	db01      	blt.n	8000c28 <__aeabi_fdiv+0x1f8>
 8000c24:	429d      	cmp	r5, r3
 8000c26:	d801      	bhi.n	8000c2c <__aeabi_fdiv+0x1fc>
 8000c28:	1b5b      	subs	r3, r3, r5
 8000c2a:	4332      	orrs	r2, r6
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	2800      	cmp	r0, #0
 8000c30:	d1f3      	bne.n	8000c1a <__aeabi_fdiv+0x1ea>
 8000c32:	1e58      	subs	r0, r3, #1
 8000c34:	4183      	sbcs	r3, r0
 8000c36:	4313      	orrs	r3, r2
 8000c38:	001d      	movs	r5, r3
 8000c3a:	003b      	movs	r3, r7
 8000c3c:	337f      	adds	r3, #127	; 0x7f
 8000c3e:	000e      	movs	r6, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	dd00      	ble.n	8000c46 <__aeabi_fdiv+0x216>
 8000c44:	e73d      	b.n	8000ac2 <__aeabi_fdiv+0x92>
 8000c46:	e7aa      	b.n	8000b9e <__aeabi_fdiv+0x16e>
 8000c48:	201a      	movs	r0, #26
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	1b5b      	subs	r3, r3, r5
 8000c4e:	e7e3      	b.n	8000c18 <__aeabi_fdiv+0x1e8>
 8000c50:	01aa      	lsls	r2, r5, #6
 8000c52:	2000      	movs	r0, #0
 8000c54:	0a52      	lsrs	r2, r2, #9
 8000c56:	e74b      	b.n	8000af0 <__aeabi_fdiv+0xc0>
 8000c58:	0800cf48 	.word	0x0800cf48
 8000c5c:	f7ffffff 	.word	0xf7ffffff
 8000c60:	0800cf88 	.word	0x0800cf88

08000c64 <__eqsf2>:
 8000c64:	b570      	push	{r4, r5, r6, lr}
 8000c66:	0042      	lsls	r2, r0, #1
 8000c68:	0245      	lsls	r5, r0, #9
 8000c6a:	024e      	lsls	r6, r1, #9
 8000c6c:	004c      	lsls	r4, r1, #1
 8000c6e:	0fc3      	lsrs	r3, r0, #31
 8000c70:	0a6d      	lsrs	r5, r5, #9
 8000c72:	2001      	movs	r0, #1
 8000c74:	0e12      	lsrs	r2, r2, #24
 8000c76:	0a76      	lsrs	r6, r6, #9
 8000c78:	0e24      	lsrs	r4, r4, #24
 8000c7a:	0fc9      	lsrs	r1, r1, #31
 8000c7c:	2aff      	cmp	r2, #255	; 0xff
 8000c7e:	d006      	beq.n	8000c8e <__eqsf2+0x2a>
 8000c80:	2cff      	cmp	r4, #255	; 0xff
 8000c82:	d003      	beq.n	8000c8c <__eqsf2+0x28>
 8000c84:	42a2      	cmp	r2, r4
 8000c86:	d101      	bne.n	8000c8c <__eqsf2+0x28>
 8000c88:	42b5      	cmp	r5, r6
 8000c8a:	d006      	beq.n	8000c9a <__eqsf2+0x36>
 8000c8c:	bd70      	pop	{r4, r5, r6, pc}
 8000c8e:	2d00      	cmp	r5, #0
 8000c90:	d1fc      	bne.n	8000c8c <__eqsf2+0x28>
 8000c92:	2cff      	cmp	r4, #255	; 0xff
 8000c94:	d1fa      	bne.n	8000c8c <__eqsf2+0x28>
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d1f8      	bne.n	8000c8c <__eqsf2+0x28>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d006      	beq.n	8000cac <__eqsf2+0x48>
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	d1f3      	bne.n	8000c8c <__eqsf2+0x28>
 8000ca4:	0028      	movs	r0, r5
 8000ca6:	1e43      	subs	r3, r0, #1
 8000ca8:	4198      	sbcs	r0, r3
 8000caa:	e7ef      	b.n	8000c8c <__eqsf2+0x28>
 8000cac:	2000      	movs	r0, #0
 8000cae:	e7ed      	b.n	8000c8c <__eqsf2+0x28>

08000cb0 <__gesf2>:
 8000cb0:	b570      	push	{r4, r5, r6, lr}
 8000cb2:	0042      	lsls	r2, r0, #1
 8000cb4:	0245      	lsls	r5, r0, #9
 8000cb6:	024e      	lsls	r6, r1, #9
 8000cb8:	004c      	lsls	r4, r1, #1
 8000cba:	0fc3      	lsrs	r3, r0, #31
 8000cbc:	0a6d      	lsrs	r5, r5, #9
 8000cbe:	0e12      	lsrs	r2, r2, #24
 8000cc0:	0a76      	lsrs	r6, r6, #9
 8000cc2:	0e24      	lsrs	r4, r4, #24
 8000cc4:	0fc8      	lsrs	r0, r1, #31
 8000cc6:	2aff      	cmp	r2, #255	; 0xff
 8000cc8:	d01b      	beq.n	8000d02 <__gesf2+0x52>
 8000cca:	2cff      	cmp	r4, #255	; 0xff
 8000ccc:	d00e      	beq.n	8000cec <__gesf2+0x3c>
 8000cce:	2a00      	cmp	r2, #0
 8000cd0:	d11b      	bne.n	8000d0a <__gesf2+0x5a>
 8000cd2:	2c00      	cmp	r4, #0
 8000cd4:	d101      	bne.n	8000cda <__gesf2+0x2a>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	d01c      	beq.n	8000d14 <__gesf2+0x64>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d00c      	beq.n	8000cf8 <__gesf2+0x48>
 8000cde:	4283      	cmp	r3, r0
 8000ce0:	d01c      	beq.n	8000d1c <__gesf2+0x6c>
 8000ce2:	2102      	movs	r1, #2
 8000ce4:	1e58      	subs	r0, r3, #1
 8000ce6:	4008      	ands	r0, r1
 8000ce8:	3801      	subs	r0, #1
 8000cea:	bd70      	pop	{r4, r5, r6, pc}
 8000cec:	2e00      	cmp	r6, #0
 8000cee:	d122      	bne.n	8000d36 <__gesf2+0x86>
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	d1f4      	bne.n	8000cde <__gesf2+0x2e>
 8000cf4:	2d00      	cmp	r5, #0
 8000cf6:	d1f2      	bne.n	8000cde <__gesf2+0x2e>
 8000cf8:	2800      	cmp	r0, #0
 8000cfa:	d1f6      	bne.n	8000cea <__gesf2+0x3a>
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4240      	negs	r0, r0
 8000d00:	e7f3      	b.n	8000cea <__gesf2+0x3a>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d117      	bne.n	8000d36 <__gesf2+0x86>
 8000d06:	2cff      	cmp	r4, #255	; 0xff
 8000d08:	d0f0      	beq.n	8000cec <__gesf2+0x3c>
 8000d0a:	2c00      	cmp	r4, #0
 8000d0c:	d1e7      	bne.n	8000cde <__gesf2+0x2e>
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d1e5      	bne.n	8000cde <__gesf2+0x2e>
 8000d12:	e7e6      	b.n	8000ce2 <__gesf2+0x32>
 8000d14:	2000      	movs	r0, #0
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d0e7      	beq.n	8000cea <__gesf2+0x3a>
 8000d1a:	e7e2      	b.n	8000ce2 <__gesf2+0x32>
 8000d1c:	42a2      	cmp	r2, r4
 8000d1e:	dc05      	bgt.n	8000d2c <__gesf2+0x7c>
 8000d20:	dbea      	blt.n	8000cf8 <__gesf2+0x48>
 8000d22:	42b5      	cmp	r5, r6
 8000d24:	d802      	bhi.n	8000d2c <__gesf2+0x7c>
 8000d26:	d3e7      	bcc.n	8000cf8 <__gesf2+0x48>
 8000d28:	2000      	movs	r0, #0
 8000d2a:	e7de      	b.n	8000cea <__gesf2+0x3a>
 8000d2c:	4243      	negs	r3, r0
 8000d2e:	4158      	adcs	r0, r3
 8000d30:	0040      	lsls	r0, r0, #1
 8000d32:	3801      	subs	r0, #1
 8000d34:	e7d9      	b.n	8000cea <__gesf2+0x3a>
 8000d36:	2002      	movs	r0, #2
 8000d38:	4240      	negs	r0, r0
 8000d3a:	e7d6      	b.n	8000cea <__gesf2+0x3a>

08000d3c <__lesf2>:
 8000d3c:	b570      	push	{r4, r5, r6, lr}
 8000d3e:	0042      	lsls	r2, r0, #1
 8000d40:	0245      	lsls	r5, r0, #9
 8000d42:	024e      	lsls	r6, r1, #9
 8000d44:	004c      	lsls	r4, r1, #1
 8000d46:	0fc3      	lsrs	r3, r0, #31
 8000d48:	0a6d      	lsrs	r5, r5, #9
 8000d4a:	0e12      	lsrs	r2, r2, #24
 8000d4c:	0a76      	lsrs	r6, r6, #9
 8000d4e:	0e24      	lsrs	r4, r4, #24
 8000d50:	0fc8      	lsrs	r0, r1, #31
 8000d52:	2aff      	cmp	r2, #255	; 0xff
 8000d54:	d00b      	beq.n	8000d6e <__lesf2+0x32>
 8000d56:	2cff      	cmp	r4, #255	; 0xff
 8000d58:	d00d      	beq.n	8000d76 <__lesf2+0x3a>
 8000d5a:	2a00      	cmp	r2, #0
 8000d5c:	d11f      	bne.n	8000d9e <__lesf2+0x62>
 8000d5e:	2c00      	cmp	r4, #0
 8000d60:	d116      	bne.n	8000d90 <__lesf2+0x54>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d114      	bne.n	8000d90 <__lesf2+0x54>
 8000d66:	2000      	movs	r0, #0
 8000d68:	2d00      	cmp	r5, #0
 8000d6a:	d010      	beq.n	8000d8e <__lesf2+0x52>
 8000d6c:	e009      	b.n	8000d82 <__lesf2+0x46>
 8000d6e:	2d00      	cmp	r5, #0
 8000d70:	d10c      	bne.n	8000d8c <__lesf2+0x50>
 8000d72:	2cff      	cmp	r4, #255	; 0xff
 8000d74:	d113      	bne.n	8000d9e <__lesf2+0x62>
 8000d76:	2e00      	cmp	r6, #0
 8000d78:	d108      	bne.n	8000d8c <__lesf2+0x50>
 8000d7a:	2a00      	cmp	r2, #0
 8000d7c:	d008      	beq.n	8000d90 <__lesf2+0x54>
 8000d7e:	4283      	cmp	r3, r0
 8000d80:	d012      	beq.n	8000da8 <__lesf2+0x6c>
 8000d82:	2102      	movs	r1, #2
 8000d84:	1e58      	subs	r0, r3, #1
 8000d86:	4008      	ands	r0, r1
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e000      	b.n	8000d8e <__lesf2+0x52>
 8000d8c:	2002      	movs	r0, #2
 8000d8e:	bd70      	pop	{r4, r5, r6, pc}
 8000d90:	2d00      	cmp	r5, #0
 8000d92:	d1f4      	bne.n	8000d7e <__lesf2+0x42>
 8000d94:	2800      	cmp	r0, #0
 8000d96:	d1fa      	bne.n	8000d8e <__lesf2+0x52>
 8000d98:	2001      	movs	r0, #1
 8000d9a:	4240      	negs	r0, r0
 8000d9c:	e7f7      	b.n	8000d8e <__lesf2+0x52>
 8000d9e:	2c00      	cmp	r4, #0
 8000da0:	d1ed      	bne.n	8000d7e <__lesf2+0x42>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d1eb      	bne.n	8000d7e <__lesf2+0x42>
 8000da6:	e7ec      	b.n	8000d82 <__lesf2+0x46>
 8000da8:	42a2      	cmp	r2, r4
 8000daa:	dc05      	bgt.n	8000db8 <__lesf2+0x7c>
 8000dac:	dbf2      	blt.n	8000d94 <__lesf2+0x58>
 8000dae:	42b5      	cmp	r5, r6
 8000db0:	d802      	bhi.n	8000db8 <__lesf2+0x7c>
 8000db2:	d3ef      	bcc.n	8000d94 <__lesf2+0x58>
 8000db4:	2000      	movs	r0, #0
 8000db6:	e7ea      	b.n	8000d8e <__lesf2+0x52>
 8000db8:	4243      	negs	r3, r0
 8000dba:	4158      	adcs	r0, r3
 8000dbc:	0040      	lsls	r0, r0, #1
 8000dbe:	3801      	subs	r0, #1
 8000dc0:	e7e5      	b.n	8000d8e <__lesf2+0x52>
 8000dc2:	46c0      	nop			; (mov r8, r8)

08000dc4 <__aeabi_fsub>:
 8000dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc6:	46c6      	mov	lr, r8
 8000dc8:	0243      	lsls	r3, r0, #9
 8000dca:	0a5b      	lsrs	r3, r3, #9
 8000dcc:	0045      	lsls	r5, r0, #1
 8000dce:	00da      	lsls	r2, r3, #3
 8000dd0:	0fc4      	lsrs	r4, r0, #31
 8000dd2:	0248      	lsls	r0, r1, #9
 8000dd4:	004f      	lsls	r7, r1, #1
 8000dd6:	4694      	mov	ip, r2
 8000dd8:	0a42      	lsrs	r2, r0, #9
 8000dda:	001e      	movs	r6, r3
 8000ddc:	4690      	mov	r8, r2
 8000dde:	b500      	push	{lr}
 8000de0:	0e2d      	lsrs	r5, r5, #24
 8000de2:	0e3f      	lsrs	r7, r7, #24
 8000de4:	0fc9      	lsrs	r1, r1, #31
 8000de6:	0980      	lsrs	r0, r0, #6
 8000de8:	2fff      	cmp	r7, #255	; 0xff
 8000dea:	d059      	beq.n	8000ea0 <__aeabi_fsub+0xdc>
 8000dec:	2201      	movs	r2, #1
 8000dee:	4051      	eors	r1, r2
 8000df0:	428c      	cmp	r4, r1
 8000df2:	d039      	beq.n	8000e68 <__aeabi_fsub+0xa4>
 8000df4:	1bea      	subs	r2, r5, r7
 8000df6:	2a00      	cmp	r2, #0
 8000df8:	dd58      	ble.n	8000eac <__aeabi_fsub+0xe8>
 8000dfa:	2f00      	cmp	r7, #0
 8000dfc:	d068      	beq.n	8000ed0 <__aeabi_fsub+0x10c>
 8000dfe:	2dff      	cmp	r5, #255	; 0xff
 8000e00:	d100      	bne.n	8000e04 <__aeabi_fsub+0x40>
 8000e02:	e0d1      	b.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	04db      	lsls	r3, r3, #19
 8000e08:	4318      	orrs	r0, r3
 8000e0a:	2a1b      	cmp	r2, #27
 8000e0c:	dc00      	bgt.n	8000e10 <__aeabi_fsub+0x4c>
 8000e0e:	e0e3      	b.n	8000fd8 <__aeabi_fsub+0x214>
 8000e10:	2301      	movs	r3, #1
 8000e12:	4662      	mov	r2, ip
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	015a      	lsls	r2, r3, #5
 8000e18:	d400      	bmi.n	8000e1c <__aeabi_fsub+0x58>
 8000e1a:	e0ac      	b.n	8000f76 <__aeabi_fsub+0x1b2>
 8000e1c:	019b      	lsls	r3, r3, #6
 8000e1e:	099e      	lsrs	r6, r3, #6
 8000e20:	0030      	movs	r0, r6
 8000e22:	f002 f8cd 	bl	8002fc0 <__clzsi2>
 8000e26:	0033      	movs	r3, r6
 8000e28:	3805      	subs	r0, #5
 8000e2a:	4083      	lsls	r3, r0
 8000e2c:	4285      	cmp	r5, r0
 8000e2e:	dc00      	bgt.n	8000e32 <__aeabi_fsub+0x6e>
 8000e30:	e0c6      	b.n	8000fc0 <__aeabi_fsub+0x1fc>
 8000e32:	4ab2      	ldr	r2, [pc, #712]	; (80010fc <__aeabi_fsub+0x338>)
 8000e34:	1a2d      	subs	r5, r5, r0
 8000e36:	4013      	ands	r3, r2
 8000e38:	075a      	lsls	r2, r3, #29
 8000e3a:	d004      	beq.n	8000e46 <__aeabi_fsub+0x82>
 8000e3c:	220f      	movs	r2, #15
 8000e3e:	401a      	ands	r2, r3
 8000e40:	2a04      	cmp	r2, #4
 8000e42:	d000      	beq.n	8000e46 <__aeabi_fsub+0x82>
 8000e44:	3304      	adds	r3, #4
 8000e46:	015a      	lsls	r2, r3, #5
 8000e48:	d400      	bmi.n	8000e4c <__aeabi_fsub+0x88>
 8000e4a:	e097      	b.n	8000f7c <__aeabi_fsub+0x1b8>
 8000e4c:	1c6a      	adds	r2, r5, #1
 8000e4e:	2dfe      	cmp	r5, #254	; 0xfe
 8000e50:	d100      	bne.n	8000e54 <__aeabi_fsub+0x90>
 8000e52:	e084      	b.n	8000f5e <__aeabi_fsub+0x19a>
 8000e54:	019b      	lsls	r3, r3, #6
 8000e56:	0a5e      	lsrs	r6, r3, #9
 8000e58:	b2d2      	uxtb	r2, r2
 8000e5a:	05d0      	lsls	r0, r2, #23
 8000e5c:	4330      	orrs	r0, r6
 8000e5e:	07e4      	lsls	r4, r4, #31
 8000e60:	4320      	orrs	r0, r4
 8000e62:	bc80      	pop	{r7}
 8000e64:	46b8      	mov	r8, r7
 8000e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e68:	1bea      	subs	r2, r5, r7
 8000e6a:	2a00      	cmp	r2, #0
 8000e6c:	dd41      	ble.n	8000ef2 <__aeabi_fsub+0x12e>
 8000e6e:	2f00      	cmp	r7, #0
 8000e70:	d06b      	beq.n	8000f4a <__aeabi_fsub+0x186>
 8000e72:	2dff      	cmp	r5, #255	; 0xff
 8000e74:	d100      	bne.n	8000e78 <__aeabi_fsub+0xb4>
 8000e76:	e097      	b.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000e78:	2380      	movs	r3, #128	; 0x80
 8000e7a:	04db      	lsls	r3, r3, #19
 8000e7c:	4318      	orrs	r0, r3
 8000e7e:	2a1b      	cmp	r2, #27
 8000e80:	dc00      	bgt.n	8000e84 <__aeabi_fsub+0xc0>
 8000e82:	e0cc      	b.n	800101e <__aeabi_fsub+0x25a>
 8000e84:	2301      	movs	r3, #1
 8000e86:	4463      	add	r3, ip
 8000e88:	015a      	lsls	r2, r3, #5
 8000e8a:	d574      	bpl.n	8000f76 <__aeabi_fsub+0x1b2>
 8000e8c:	3501      	adds	r5, #1
 8000e8e:	2dff      	cmp	r5, #255	; 0xff
 8000e90:	d065      	beq.n	8000f5e <__aeabi_fsub+0x19a>
 8000e92:	2201      	movs	r2, #1
 8000e94:	499a      	ldr	r1, [pc, #616]	; (8001100 <__aeabi_fsub+0x33c>)
 8000e96:	401a      	ands	r2, r3
 8000e98:	085b      	lsrs	r3, r3, #1
 8000e9a:	400b      	ands	r3, r1
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	e7cb      	b.n	8000e38 <__aeabi_fsub+0x74>
 8000ea0:	2800      	cmp	r0, #0
 8000ea2:	d01f      	beq.n	8000ee4 <__aeabi_fsub+0x120>
 8000ea4:	428c      	cmp	r4, r1
 8000ea6:	d022      	beq.n	8000eee <__aeabi_fsub+0x12a>
 8000ea8:	002a      	movs	r2, r5
 8000eaa:	3aff      	subs	r2, #255	; 0xff
 8000eac:	2a00      	cmp	r2, #0
 8000eae:	d035      	beq.n	8000f1c <__aeabi_fsub+0x158>
 8000eb0:	1b7a      	subs	r2, r7, r5
 8000eb2:	2d00      	cmp	r5, #0
 8000eb4:	d000      	beq.n	8000eb8 <__aeabi_fsub+0xf4>
 8000eb6:	e099      	b.n	8000fec <__aeabi_fsub+0x228>
 8000eb8:	4663      	mov	r3, ip
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d100      	bne.n	8000ec0 <__aeabi_fsub+0xfc>
 8000ebe:	e0dd      	b.n	800107c <__aeabi_fsub+0x2b8>
 8000ec0:	1e53      	subs	r3, r2, #1
 8000ec2:	2a01      	cmp	r2, #1
 8000ec4:	d100      	bne.n	8000ec8 <__aeabi_fsub+0x104>
 8000ec6:	e105      	b.n	80010d4 <__aeabi_fsub+0x310>
 8000ec8:	2aff      	cmp	r2, #255	; 0xff
 8000eca:	d06b      	beq.n	8000fa4 <__aeabi_fsub+0x1e0>
 8000ecc:	001a      	movs	r2, r3
 8000ece:	e094      	b.n	8000ffa <__aeabi_fsub+0x236>
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	d073      	beq.n	8000fbc <__aeabi_fsub+0x1f8>
 8000ed4:	1e51      	subs	r1, r2, #1
 8000ed6:	2a01      	cmp	r2, #1
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x118>
 8000eda:	e0df      	b.n	800109c <__aeabi_fsub+0x2d8>
 8000edc:	2aff      	cmp	r2, #255	; 0xff
 8000ede:	d063      	beq.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000ee0:	000a      	movs	r2, r1
 8000ee2:	e792      	b.n	8000e0a <__aeabi_fsub+0x46>
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	4051      	eors	r1, r2
 8000ee8:	42a1      	cmp	r1, r4
 8000eea:	d000      	beq.n	8000eee <__aeabi_fsub+0x12a>
 8000eec:	e782      	b.n	8000df4 <__aeabi_fsub+0x30>
 8000eee:	002a      	movs	r2, r5
 8000ef0:	3aff      	subs	r2, #255	; 0xff
 8000ef2:	2a00      	cmp	r2, #0
 8000ef4:	d036      	beq.n	8000f64 <__aeabi_fsub+0x1a0>
 8000ef6:	1b7a      	subs	r2, r7, r5
 8000ef8:	2d00      	cmp	r5, #0
 8000efa:	d100      	bne.n	8000efe <__aeabi_fsub+0x13a>
 8000efc:	e0aa      	b.n	8001054 <__aeabi_fsub+0x290>
 8000efe:	2fff      	cmp	r7, #255	; 0xff
 8000f00:	d100      	bne.n	8000f04 <__aeabi_fsub+0x140>
 8000f02:	e0da      	b.n	80010ba <__aeabi_fsub+0x2f6>
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	4661      	mov	r1, ip
 8000f08:	04db      	lsls	r3, r3, #19
 8000f0a:	4319      	orrs	r1, r3
 8000f0c:	468c      	mov	ip, r1
 8000f0e:	2a1b      	cmp	r2, #27
 8000f10:	dc00      	bgt.n	8000f14 <__aeabi_fsub+0x150>
 8000f12:	e0d4      	b.n	80010be <__aeabi_fsub+0x2fa>
 8000f14:	2301      	movs	r3, #1
 8000f16:	003d      	movs	r5, r7
 8000f18:	181b      	adds	r3, r3, r0
 8000f1a:	e7b5      	b.n	8000e88 <__aeabi_fsub+0xc4>
 8000f1c:	27fe      	movs	r7, #254	; 0xfe
 8000f1e:	1c6a      	adds	r2, r5, #1
 8000f20:	4217      	tst	r7, r2
 8000f22:	d171      	bne.n	8001008 <__aeabi_fsub+0x244>
 8000f24:	2d00      	cmp	r5, #0
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0x166>
 8000f28:	e09e      	b.n	8001068 <__aeabi_fsub+0x2a4>
 8000f2a:	4663      	mov	r3, ip
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0x16e>
 8000f30:	e0d5      	b.n	80010de <__aeabi_fsub+0x31a>
 8000f32:	2200      	movs	r2, #0
 8000f34:	2800      	cmp	r0, #0
 8000f36:	d100      	bne.n	8000f3a <__aeabi_fsub+0x176>
 8000f38:	e78f      	b.n	8000e5a <__aeabi_fsub+0x96>
 8000f3a:	1a1b      	subs	r3, r3, r0
 8000f3c:	015e      	lsls	r6, r3, #5
 8000f3e:	d400      	bmi.n	8000f42 <__aeabi_fsub+0x17e>
 8000f40:	e0d6      	b.n	80010f0 <__aeabi_fsub+0x32c>
 8000f42:	4663      	mov	r3, ip
 8000f44:	000c      	movs	r4, r1
 8000f46:	1ac3      	subs	r3, r0, r3
 8000f48:	e776      	b.n	8000e38 <__aeabi_fsub+0x74>
 8000f4a:	2800      	cmp	r0, #0
 8000f4c:	d036      	beq.n	8000fbc <__aeabi_fsub+0x1f8>
 8000f4e:	1e51      	subs	r1, r2, #1
 8000f50:	2a01      	cmp	r2, #1
 8000f52:	d100      	bne.n	8000f56 <__aeabi_fsub+0x192>
 8000f54:	e09a      	b.n	800108c <__aeabi_fsub+0x2c8>
 8000f56:	2aff      	cmp	r2, #255	; 0xff
 8000f58:	d026      	beq.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000f5a:	000a      	movs	r2, r1
 8000f5c:	e78f      	b.n	8000e7e <__aeabi_fsub+0xba>
 8000f5e:	22ff      	movs	r2, #255	; 0xff
 8000f60:	2600      	movs	r6, #0
 8000f62:	e77a      	b.n	8000e5a <__aeabi_fsub+0x96>
 8000f64:	27fe      	movs	r7, #254	; 0xfe
 8000f66:	1c6a      	adds	r2, r5, #1
 8000f68:	4217      	tst	r7, r2
 8000f6a:	d062      	beq.n	8001032 <__aeabi_fsub+0x26e>
 8000f6c:	2aff      	cmp	r2, #255	; 0xff
 8000f6e:	d0f6      	beq.n	8000f5e <__aeabi_fsub+0x19a>
 8000f70:	0015      	movs	r5, r2
 8000f72:	4460      	add	r0, ip
 8000f74:	0843      	lsrs	r3, r0, #1
 8000f76:	075a      	lsls	r2, r3, #29
 8000f78:	d000      	beq.n	8000f7c <__aeabi_fsub+0x1b8>
 8000f7a:	e75f      	b.n	8000e3c <__aeabi_fsub+0x78>
 8000f7c:	08db      	lsrs	r3, r3, #3
 8000f7e:	2dff      	cmp	r5, #255	; 0xff
 8000f80:	d012      	beq.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000f82:	025b      	lsls	r3, r3, #9
 8000f84:	0a5e      	lsrs	r6, r3, #9
 8000f86:	b2ea      	uxtb	r2, r5
 8000f88:	e767      	b.n	8000e5a <__aeabi_fsub+0x96>
 8000f8a:	4662      	mov	r2, ip
 8000f8c:	2a00      	cmp	r2, #0
 8000f8e:	d100      	bne.n	8000f92 <__aeabi_fsub+0x1ce>
 8000f90:	e093      	b.n	80010ba <__aeabi_fsub+0x2f6>
 8000f92:	2800      	cmp	r0, #0
 8000f94:	d008      	beq.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000f96:	2280      	movs	r2, #128	; 0x80
 8000f98:	03d2      	lsls	r2, r2, #15
 8000f9a:	4213      	tst	r3, r2
 8000f9c:	d004      	beq.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000f9e:	4640      	mov	r0, r8
 8000fa0:	4210      	tst	r0, r2
 8000fa2:	d101      	bne.n	8000fa8 <__aeabi_fsub+0x1e4>
 8000fa4:	000c      	movs	r4, r1
 8000fa6:	4643      	mov	r3, r8
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0d8      	beq.n	8000f5e <__aeabi_fsub+0x19a>
 8000fac:	2680      	movs	r6, #128	; 0x80
 8000fae:	03f6      	lsls	r6, r6, #15
 8000fb0:	431e      	orrs	r6, r3
 8000fb2:	0276      	lsls	r6, r6, #9
 8000fb4:	22ff      	movs	r2, #255	; 0xff
 8000fb6:	0a76      	lsrs	r6, r6, #9
 8000fb8:	e74f      	b.n	8000e5a <__aeabi_fsub+0x96>
 8000fba:	4643      	mov	r3, r8
 8000fbc:	0015      	movs	r5, r2
 8000fbe:	e7de      	b.n	8000f7e <__aeabi_fsub+0x1ba>
 8000fc0:	2220      	movs	r2, #32
 8000fc2:	1b40      	subs	r0, r0, r5
 8000fc4:	3001      	adds	r0, #1
 8000fc6:	1a12      	subs	r2, r2, r0
 8000fc8:	0019      	movs	r1, r3
 8000fca:	4093      	lsls	r3, r2
 8000fcc:	40c1      	lsrs	r1, r0
 8000fce:	1e5a      	subs	r2, r3, #1
 8000fd0:	4193      	sbcs	r3, r2
 8000fd2:	2500      	movs	r5, #0
 8000fd4:	430b      	orrs	r3, r1
 8000fd6:	e72f      	b.n	8000e38 <__aeabi_fsub+0x74>
 8000fd8:	2320      	movs	r3, #32
 8000fda:	1a9b      	subs	r3, r3, r2
 8000fdc:	0001      	movs	r1, r0
 8000fde:	4098      	lsls	r0, r3
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	40d1      	lsrs	r1, r2
 8000fe4:	1e5a      	subs	r2, r3, #1
 8000fe6:	4193      	sbcs	r3, r2
 8000fe8:	430b      	orrs	r3, r1
 8000fea:	e712      	b.n	8000e12 <__aeabi_fsub+0x4e>
 8000fec:	2fff      	cmp	r7, #255	; 0xff
 8000fee:	d0d9      	beq.n	8000fa4 <__aeabi_fsub+0x1e0>
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	4664      	mov	r4, ip
 8000ff4:	04db      	lsls	r3, r3, #19
 8000ff6:	431c      	orrs	r4, r3
 8000ff8:	46a4      	mov	ip, r4
 8000ffa:	2a1b      	cmp	r2, #27
 8000ffc:	dd52      	ble.n	80010a4 <__aeabi_fsub+0x2e0>
 8000ffe:	2301      	movs	r3, #1
 8001000:	000c      	movs	r4, r1
 8001002:	003d      	movs	r5, r7
 8001004:	1ac3      	subs	r3, r0, r3
 8001006:	e706      	b.n	8000e16 <__aeabi_fsub+0x52>
 8001008:	4663      	mov	r3, ip
 800100a:	1a1e      	subs	r6, r3, r0
 800100c:	0173      	lsls	r3, r6, #5
 800100e:	d439      	bmi.n	8001084 <__aeabi_fsub+0x2c0>
 8001010:	2e00      	cmp	r6, #0
 8001012:	d000      	beq.n	8001016 <__aeabi_fsub+0x252>
 8001014:	e704      	b.n	8000e20 <__aeabi_fsub+0x5c>
 8001016:	2400      	movs	r4, #0
 8001018:	2200      	movs	r2, #0
 800101a:	2600      	movs	r6, #0
 800101c:	e71d      	b.n	8000e5a <__aeabi_fsub+0x96>
 800101e:	2320      	movs	r3, #32
 8001020:	1a9b      	subs	r3, r3, r2
 8001022:	0001      	movs	r1, r0
 8001024:	4098      	lsls	r0, r3
 8001026:	0003      	movs	r3, r0
 8001028:	40d1      	lsrs	r1, r2
 800102a:	1e5a      	subs	r2, r3, #1
 800102c:	4193      	sbcs	r3, r2
 800102e:	430b      	orrs	r3, r1
 8001030:	e729      	b.n	8000e86 <__aeabi_fsub+0xc2>
 8001032:	2d00      	cmp	r5, #0
 8001034:	d1a9      	bne.n	8000f8a <__aeabi_fsub+0x1c6>
 8001036:	4663      	mov	r3, ip
 8001038:	2b00      	cmp	r3, #0
 800103a:	d056      	beq.n	80010ea <__aeabi_fsub+0x326>
 800103c:	2200      	movs	r2, #0
 800103e:	2800      	cmp	r0, #0
 8001040:	d100      	bne.n	8001044 <__aeabi_fsub+0x280>
 8001042:	e70a      	b.n	8000e5a <__aeabi_fsub+0x96>
 8001044:	0003      	movs	r3, r0
 8001046:	4463      	add	r3, ip
 8001048:	015a      	lsls	r2, r3, #5
 800104a:	d594      	bpl.n	8000f76 <__aeabi_fsub+0x1b2>
 800104c:	4a2b      	ldr	r2, [pc, #172]	; (80010fc <__aeabi_fsub+0x338>)
 800104e:	3501      	adds	r5, #1
 8001050:	4013      	ands	r3, r2
 8001052:	e790      	b.n	8000f76 <__aeabi_fsub+0x1b2>
 8001054:	4663      	mov	r3, ip
 8001056:	2b00      	cmp	r3, #0
 8001058:	d0af      	beq.n	8000fba <__aeabi_fsub+0x1f6>
 800105a:	1e53      	subs	r3, r2, #1
 800105c:	2a01      	cmp	r2, #1
 800105e:	d015      	beq.n	800108c <__aeabi_fsub+0x2c8>
 8001060:	2aff      	cmp	r2, #255	; 0xff
 8001062:	d02a      	beq.n	80010ba <__aeabi_fsub+0x2f6>
 8001064:	001a      	movs	r2, r3
 8001066:	e752      	b.n	8000f0e <__aeabi_fsub+0x14a>
 8001068:	4662      	mov	r2, ip
 800106a:	2a00      	cmp	r2, #0
 800106c:	d191      	bne.n	8000f92 <__aeabi_fsub+0x1ce>
 800106e:	2800      	cmp	r0, #0
 8001070:	d198      	bne.n	8000fa4 <__aeabi_fsub+0x1e0>
 8001072:	2680      	movs	r6, #128	; 0x80
 8001074:	2400      	movs	r4, #0
 8001076:	22ff      	movs	r2, #255	; 0xff
 8001078:	03f6      	lsls	r6, r6, #15
 800107a:	e6ee      	b.n	8000e5a <__aeabi_fsub+0x96>
 800107c:	000c      	movs	r4, r1
 800107e:	4643      	mov	r3, r8
 8001080:	0015      	movs	r5, r2
 8001082:	e77c      	b.n	8000f7e <__aeabi_fsub+0x1ba>
 8001084:	4663      	mov	r3, ip
 8001086:	000c      	movs	r4, r1
 8001088:	1ac6      	subs	r6, r0, r3
 800108a:	e6c9      	b.n	8000e20 <__aeabi_fsub+0x5c>
 800108c:	0003      	movs	r3, r0
 800108e:	4463      	add	r3, ip
 8001090:	2501      	movs	r5, #1
 8001092:	015a      	lsls	r2, r3, #5
 8001094:	d400      	bmi.n	8001098 <__aeabi_fsub+0x2d4>
 8001096:	e76e      	b.n	8000f76 <__aeabi_fsub+0x1b2>
 8001098:	2502      	movs	r5, #2
 800109a:	e6fa      	b.n	8000e92 <__aeabi_fsub+0xce>
 800109c:	4663      	mov	r3, ip
 800109e:	2501      	movs	r5, #1
 80010a0:	1a1b      	subs	r3, r3, r0
 80010a2:	e6b8      	b.n	8000e16 <__aeabi_fsub+0x52>
 80010a4:	4664      	mov	r4, ip
 80010a6:	2320      	movs	r3, #32
 80010a8:	40d4      	lsrs	r4, r2
 80010aa:	1a9b      	subs	r3, r3, r2
 80010ac:	4662      	mov	r2, ip
 80010ae:	409a      	lsls	r2, r3
 80010b0:	0013      	movs	r3, r2
 80010b2:	1e5a      	subs	r2, r3, #1
 80010b4:	4193      	sbcs	r3, r2
 80010b6:	4323      	orrs	r3, r4
 80010b8:	e7a2      	b.n	8001000 <__aeabi_fsub+0x23c>
 80010ba:	4643      	mov	r3, r8
 80010bc:	e774      	b.n	8000fa8 <__aeabi_fsub+0x1e4>
 80010be:	4661      	mov	r1, ip
 80010c0:	2320      	movs	r3, #32
 80010c2:	40d1      	lsrs	r1, r2
 80010c4:	1a9b      	subs	r3, r3, r2
 80010c6:	4662      	mov	r2, ip
 80010c8:	409a      	lsls	r2, r3
 80010ca:	0013      	movs	r3, r2
 80010cc:	1e5a      	subs	r2, r3, #1
 80010ce:	4193      	sbcs	r3, r2
 80010d0:	430b      	orrs	r3, r1
 80010d2:	e720      	b.n	8000f16 <__aeabi_fsub+0x152>
 80010d4:	4663      	mov	r3, ip
 80010d6:	000c      	movs	r4, r1
 80010d8:	2501      	movs	r5, #1
 80010da:	1ac3      	subs	r3, r0, r3
 80010dc:	e69b      	b.n	8000e16 <__aeabi_fsub+0x52>
 80010de:	2800      	cmp	r0, #0
 80010e0:	d099      	beq.n	8001016 <__aeabi_fsub+0x252>
 80010e2:	000c      	movs	r4, r1
 80010e4:	4646      	mov	r6, r8
 80010e6:	2200      	movs	r2, #0
 80010e8:	e6b7      	b.n	8000e5a <__aeabi_fsub+0x96>
 80010ea:	4646      	mov	r6, r8
 80010ec:	2200      	movs	r2, #0
 80010ee:	e6b4      	b.n	8000e5a <__aeabi_fsub+0x96>
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d000      	beq.n	80010f6 <__aeabi_fsub+0x332>
 80010f4:	e73f      	b.n	8000f76 <__aeabi_fsub+0x1b2>
 80010f6:	2400      	movs	r4, #0
 80010f8:	2600      	movs	r6, #0
 80010fa:	e6ae      	b.n	8000e5a <__aeabi_fsub+0x96>
 80010fc:	fbffffff 	.word	0xfbffffff
 8001100:	7dffffff 	.word	0x7dffffff

08001104 <__aeabi_ui2f>:
 8001104:	b570      	push	{r4, r5, r6, lr}
 8001106:	1e04      	subs	r4, r0, #0
 8001108:	d00e      	beq.n	8001128 <__aeabi_ui2f+0x24>
 800110a:	f001 ff59 	bl	8002fc0 <__clzsi2>
 800110e:	239e      	movs	r3, #158	; 0x9e
 8001110:	0001      	movs	r1, r0
 8001112:	1a1b      	subs	r3, r3, r0
 8001114:	2b96      	cmp	r3, #150	; 0x96
 8001116:	dc0c      	bgt.n	8001132 <__aeabi_ui2f+0x2e>
 8001118:	2808      	cmp	r0, #8
 800111a:	d02c      	beq.n	8001176 <__aeabi_ui2f+0x72>
 800111c:	3908      	subs	r1, #8
 800111e:	408c      	lsls	r4, r1
 8001120:	0264      	lsls	r4, r4, #9
 8001122:	0a64      	lsrs	r4, r4, #9
 8001124:	b2d8      	uxtb	r0, r3
 8001126:	e001      	b.n	800112c <__aeabi_ui2f+0x28>
 8001128:	2000      	movs	r0, #0
 800112a:	2400      	movs	r4, #0
 800112c:	05c0      	lsls	r0, r0, #23
 800112e:	4320      	orrs	r0, r4
 8001130:	bd70      	pop	{r4, r5, r6, pc}
 8001132:	2b99      	cmp	r3, #153	; 0x99
 8001134:	dd0a      	ble.n	800114c <__aeabi_ui2f+0x48>
 8001136:	0002      	movs	r2, r0
 8001138:	0020      	movs	r0, r4
 800113a:	321b      	adds	r2, #27
 800113c:	4090      	lsls	r0, r2
 800113e:	0002      	movs	r2, r0
 8001140:	1e50      	subs	r0, r2, #1
 8001142:	4182      	sbcs	r2, r0
 8001144:	2005      	movs	r0, #5
 8001146:	1a40      	subs	r0, r0, r1
 8001148:	40c4      	lsrs	r4, r0
 800114a:	4314      	orrs	r4, r2
 800114c:	2905      	cmp	r1, #5
 800114e:	dc16      	bgt.n	800117e <__aeabi_ui2f+0x7a>
 8001150:	0022      	movs	r2, r4
 8001152:	480f      	ldr	r0, [pc, #60]	; (8001190 <__aeabi_ui2f+0x8c>)
 8001154:	4002      	ands	r2, r0
 8001156:	0765      	lsls	r5, r4, #29
 8001158:	d009      	beq.n	800116e <__aeabi_ui2f+0x6a>
 800115a:	250f      	movs	r5, #15
 800115c:	402c      	ands	r4, r5
 800115e:	2c04      	cmp	r4, #4
 8001160:	d005      	beq.n	800116e <__aeabi_ui2f+0x6a>
 8001162:	3204      	adds	r2, #4
 8001164:	0154      	lsls	r4, r2, #5
 8001166:	d502      	bpl.n	800116e <__aeabi_ui2f+0x6a>
 8001168:	239f      	movs	r3, #159	; 0x9f
 800116a:	4002      	ands	r2, r0
 800116c:	1a5b      	subs	r3, r3, r1
 800116e:	0192      	lsls	r2, r2, #6
 8001170:	0a54      	lsrs	r4, r2, #9
 8001172:	b2d8      	uxtb	r0, r3
 8001174:	e7da      	b.n	800112c <__aeabi_ui2f+0x28>
 8001176:	0264      	lsls	r4, r4, #9
 8001178:	2096      	movs	r0, #150	; 0x96
 800117a:	0a64      	lsrs	r4, r4, #9
 800117c:	e7d6      	b.n	800112c <__aeabi_ui2f+0x28>
 800117e:	1f4a      	subs	r2, r1, #5
 8001180:	4094      	lsls	r4, r2
 8001182:	0022      	movs	r2, r4
 8001184:	4802      	ldr	r0, [pc, #8]	; (8001190 <__aeabi_ui2f+0x8c>)
 8001186:	4002      	ands	r2, r0
 8001188:	0765      	lsls	r5, r4, #29
 800118a:	d0f0      	beq.n	800116e <__aeabi_ui2f+0x6a>
 800118c:	e7e5      	b.n	800115a <__aeabi_ui2f+0x56>
 800118e:	46c0      	nop			; (mov r8, r8)
 8001190:	fbffffff 	.word	0xfbffffff

08001194 <__aeabi_dadd>:
 8001194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001196:	464f      	mov	r7, r9
 8001198:	4646      	mov	r6, r8
 800119a:	46d6      	mov	lr, sl
 800119c:	0004      	movs	r4, r0
 800119e:	b5c0      	push	{r6, r7, lr}
 80011a0:	001f      	movs	r7, r3
 80011a2:	030b      	lsls	r3, r1, #12
 80011a4:	0010      	movs	r0, r2
 80011a6:	004e      	lsls	r6, r1, #1
 80011a8:	0a5b      	lsrs	r3, r3, #9
 80011aa:	0fcd      	lsrs	r5, r1, #31
 80011ac:	0f61      	lsrs	r1, r4, #29
 80011ae:	007a      	lsls	r2, r7, #1
 80011b0:	4319      	orrs	r1, r3
 80011b2:	00e3      	lsls	r3, r4, #3
 80011b4:	033c      	lsls	r4, r7, #12
 80011b6:	0fff      	lsrs	r7, r7, #31
 80011b8:	46bc      	mov	ip, r7
 80011ba:	0a64      	lsrs	r4, r4, #9
 80011bc:	0f47      	lsrs	r7, r0, #29
 80011be:	4327      	orrs	r7, r4
 80011c0:	0d76      	lsrs	r6, r6, #21
 80011c2:	0d52      	lsrs	r2, r2, #21
 80011c4:	00c0      	lsls	r0, r0, #3
 80011c6:	46b9      	mov	r9, r7
 80011c8:	4680      	mov	r8, r0
 80011ca:	1ab7      	subs	r7, r6, r2
 80011cc:	4565      	cmp	r5, ip
 80011ce:	d100      	bne.n	80011d2 <__aeabi_dadd+0x3e>
 80011d0:	e09b      	b.n	800130a <__aeabi_dadd+0x176>
 80011d2:	2f00      	cmp	r7, #0
 80011d4:	dc00      	bgt.n	80011d8 <__aeabi_dadd+0x44>
 80011d6:	e084      	b.n	80012e2 <__aeabi_dadd+0x14e>
 80011d8:	2a00      	cmp	r2, #0
 80011da:	d100      	bne.n	80011de <__aeabi_dadd+0x4a>
 80011dc:	e0be      	b.n	800135c <__aeabi_dadd+0x1c8>
 80011de:	4ac8      	ldr	r2, [pc, #800]	; (8001500 <__aeabi_dadd+0x36c>)
 80011e0:	4296      	cmp	r6, r2
 80011e2:	d100      	bne.n	80011e6 <__aeabi_dadd+0x52>
 80011e4:	e124      	b.n	8001430 <__aeabi_dadd+0x29c>
 80011e6:	2280      	movs	r2, #128	; 0x80
 80011e8:	464c      	mov	r4, r9
 80011ea:	0412      	lsls	r2, r2, #16
 80011ec:	4314      	orrs	r4, r2
 80011ee:	46a1      	mov	r9, r4
 80011f0:	2f38      	cmp	r7, #56	; 0x38
 80011f2:	dd00      	ble.n	80011f6 <__aeabi_dadd+0x62>
 80011f4:	e167      	b.n	80014c6 <__aeabi_dadd+0x332>
 80011f6:	2f1f      	cmp	r7, #31
 80011f8:	dd00      	ble.n	80011fc <__aeabi_dadd+0x68>
 80011fa:	e1d6      	b.n	80015aa <__aeabi_dadd+0x416>
 80011fc:	2220      	movs	r2, #32
 80011fe:	464c      	mov	r4, r9
 8001200:	1bd2      	subs	r2, r2, r7
 8001202:	4094      	lsls	r4, r2
 8001204:	46a2      	mov	sl, r4
 8001206:	4644      	mov	r4, r8
 8001208:	40fc      	lsrs	r4, r7
 800120a:	0020      	movs	r0, r4
 800120c:	4654      	mov	r4, sl
 800120e:	4304      	orrs	r4, r0
 8001210:	4640      	mov	r0, r8
 8001212:	4090      	lsls	r0, r2
 8001214:	1e42      	subs	r2, r0, #1
 8001216:	4190      	sbcs	r0, r2
 8001218:	464a      	mov	r2, r9
 800121a:	40fa      	lsrs	r2, r7
 800121c:	4304      	orrs	r4, r0
 800121e:	1a89      	subs	r1, r1, r2
 8001220:	1b1c      	subs	r4, r3, r4
 8001222:	42a3      	cmp	r3, r4
 8001224:	4192      	sbcs	r2, r2
 8001226:	4252      	negs	r2, r2
 8001228:	1a8b      	subs	r3, r1, r2
 800122a:	469a      	mov	sl, r3
 800122c:	4653      	mov	r3, sl
 800122e:	021b      	lsls	r3, r3, #8
 8001230:	d400      	bmi.n	8001234 <__aeabi_dadd+0xa0>
 8001232:	e0d4      	b.n	80013de <__aeabi_dadd+0x24a>
 8001234:	4653      	mov	r3, sl
 8001236:	025a      	lsls	r2, r3, #9
 8001238:	0a53      	lsrs	r3, r2, #9
 800123a:	469a      	mov	sl, r3
 800123c:	4653      	mov	r3, sl
 800123e:	2b00      	cmp	r3, #0
 8001240:	d100      	bne.n	8001244 <__aeabi_dadd+0xb0>
 8001242:	e104      	b.n	800144e <__aeabi_dadd+0x2ba>
 8001244:	4650      	mov	r0, sl
 8001246:	f001 febb 	bl	8002fc0 <__clzsi2>
 800124a:	0003      	movs	r3, r0
 800124c:	3b08      	subs	r3, #8
 800124e:	2220      	movs	r2, #32
 8001250:	0020      	movs	r0, r4
 8001252:	1ad2      	subs	r2, r2, r3
 8001254:	4651      	mov	r1, sl
 8001256:	40d0      	lsrs	r0, r2
 8001258:	4099      	lsls	r1, r3
 800125a:	0002      	movs	r2, r0
 800125c:	409c      	lsls	r4, r3
 800125e:	430a      	orrs	r2, r1
 8001260:	42b3      	cmp	r3, r6
 8001262:	da00      	bge.n	8001266 <__aeabi_dadd+0xd2>
 8001264:	e102      	b.n	800146c <__aeabi_dadd+0x2d8>
 8001266:	1b9b      	subs	r3, r3, r6
 8001268:	1c59      	adds	r1, r3, #1
 800126a:	291f      	cmp	r1, #31
 800126c:	dd00      	ble.n	8001270 <__aeabi_dadd+0xdc>
 800126e:	e0a7      	b.n	80013c0 <__aeabi_dadd+0x22c>
 8001270:	2320      	movs	r3, #32
 8001272:	0010      	movs	r0, r2
 8001274:	0026      	movs	r6, r4
 8001276:	1a5b      	subs	r3, r3, r1
 8001278:	409c      	lsls	r4, r3
 800127a:	4098      	lsls	r0, r3
 800127c:	40ce      	lsrs	r6, r1
 800127e:	40ca      	lsrs	r2, r1
 8001280:	1e63      	subs	r3, r4, #1
 8001282:	419c      	sbcs	r4, r3
 8001284:	4330      	orrs	r0, r6
 8001286:	4692      	mov	sl, r2
 8001288:	2600      	movs	r6, #0
 800128a:	4304      	orrs	r4, r0
 800128c:	0763      	lsls	r3, r4, #29
 800128e:	d009      	beq.n	80012a4 <__aeabi_dadd+0x110>
 8001290:	230f      	movs	r3, #15
 8001292:	4023      	ands	r3, r4
 8001294:	2b04      	cmp	r3, #4
 8001296:	d005      	beq.n	80012a4 <__aeabi_dadd+0x110>
 8001298:	1d23      	adds	r3, r4, #4
 800129a:	42a3      	cmp	r3, r4
 800129c:	41a4      	sbcs	r4, r4
 800129e:	4264      	negs	r4, r4
 80012a0:	44a2      	add	sl, r4
 80012a2:	001c      	movs	r4, r3
 80012a4:	4653      	mov	r3, sl
 80012a6:	021b      	lsls	r3, r3, #8
 80012a8:	d400      	bmi.n	80012ac <__aeabi_dadd+0x118>
 80012aa:	e09b      	b.n	80013e4 <__aeabi_dadd+0x250>
 80012ac:	4b94      	ldr	r3, [pc, #592]	; (8001500 <__aeabi_dadd+0x36c>)
 80012ae:	3601      	adds	r6, #1
 80012b0:	429e      	cmp	r6, r3
 80012b2:	d100      	bne.n	80012b6 <__aeabi_dadd+0x122>
 80012b4:	e0b8      	b.n	8001428 <__aeabi_dadd+0x294>
 80012b6:	4653      	mov	r3, sl
 80012b8:	4992      	ldr	r1, [pc, #584]	; (8001504 <__aeabi_dadd+0x370>)
 80012ba:	08e4      	lsrs	r4, r4, #3
 80012bc:	400b      	ands	r3, r1
 80012be:	0019      	movs	r1, r3
 80012c0:	075b      	lsls	r3, r3, #29
 80012c2:	4323      	orrs	r3, r4
 80012c4:	0572      	lsls	r2, r6, #21
 80012c6:	024c      	lsls	r4, r1, #9
 80012c8:	0b24      	lsrs	r4, r4, #12
 80012ca:	0d52      	lsrs	r2, r2, #21
 80012cc:	0512      	lsls	r2, r2, #20
 80012ce:	07ed      	lsls	r5, r5, #31
 80012d0:	4322      	orrs	r2, r4
 80012d2:	432a      	orrs	r2, r5
 80012d4:	0018      	movs	r0, r3
 80012d6:	0011      	movs	r1, r2
 80012d8:	bce0      	pop	{r5, r6, r7}
 80012da:	46ba      	mov	sl, r7
 80012dc:	46b1      	mov	r9, r6
 80012de:	46a8      	mov	r8, r5
 80012e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012e2:	2f00      	cmp	r7, #0
 80012e4:	d048      	beq.n	8001378 <__aeabi_dadd+0x1e4>
 80012e6:	1b97      	subs	r7, r2, r6
 80012e8:	2e00      	cmp	r6, #0
 80012ea:	d000      	beq.n	80012ee <__aeabi_dadd+0x15a>
 80012ec:	e10e      	b.n	800150c <__aeabi_dadd+0x378>
 80012ee:	000c      	movs	r4, r1
 80012f0:	431c      	orrs	r4, r3
 80012f2:	d100      	bne.n	80012f6 <__aeabi_dadd+0x162>
 80012f4:	e1b7      	b.n	8001666 <__aeabi_dadd+0x4d2>
 80012f6:	1e7c      	subs	r4, r7, #1
 80012f8:	2f01      	cmp	r7, #1
 80012fa:	d100      	bne.n	80012fe <__aeabi_dadd+0x16a>
 80012fc:	e226      	b.n	800174c <__aeabi_dadd+0x5b8>
 80012fe:	4d80      	ldr	r5, [pc, #512]	; (8001500 <__aeabi_dadd+0x36c>)
 8001300:	42af      	cmp	r7, r5
 8001302:	d100      	bne.n	8001306 <__aeabi_dadd+0x172>
 8001304:	e1d5      	b.n	80016b2 <__aeabi_dadd+0x51e>
 8001306:	0027      	movs	r7, r4
 8001308:	e107      	b.n	800151a <__aeabi_dadd+0x386>
 800130a:	2f00      	cmp	r7, #0
 800130c:	dc00      	bgt.n	8001310 <__aeabi_dadd+0x17c>
 800130e:	e0b2      	b.n	8001476 <__aeabi_dadd+0x2e2>
 8001310:	2a00      	cmp	r2, #0
 8001312:	d047      	beq.n	80013a4 <__aeabi_dadd+0x210>
 8001314:	4a7a      	ldr	r2, [pc, #488]	; (8001500 <__aeabi_dadd+0x36c>)
 8001316:	4296      	cmp	r6, r2
 8001318:	d100      	bne.n	800131c <__aeabi_dadd+0x188>
 800131a:	e089      	b.n	8001430 <__aeabi_dadd+0x29c>
 800131c:	2280      	movs	r2, #128	; 0x80
 800131e:	464c      	mov	r4, r9
 8001320:	0412      	lsls	r2, r2, #16
 8001322:	4314      	orrs	r4, r2
 8001324:	46a1      	mov	r9, r4
 8001326:	2f38      	cmp	r7, #56	; 0x38
 8001328:	dc6b      	bgt.n	8001402 <__aeabi_dadd+0x26e>
 800132a:	2f1f      	cmp	r7, #31
 800132c:	dc00      	bgt.n	8001330 <__aeabi_dadd+0x19c>
 800132e:	e16e      	b.n	800160e <__aeabi_dadd+0x47a>
 8001330:	003a      	movs	r2, r7
 8001332:	4648      	mov	r0, r9
 8001334:	3a20      	subs	r2, #32
 8001336:	40d0      	lsrs	r0, r2
 8001338:	4684      	mov	ip, r0
 800133a:	2f20      	cmp	r7, #32
 800133c:	d007      	beq.n	800134e <__aeabi_dadd+0x1ba>
 800133e:	2240      	movs	r2, #64	; 0x40
 8001340:	4648      	mov	r0, r9
 8001342:	1bd2      	subs	r2, r2, r7
 8001344:	4090      	lsls	r0, r2
 8001346:	0002      	movs	r2, r0
 8001348:	4640      	mov	r0, r8
 800134a:	4310      	orrs	r0, r2
 800134c:	4680      	mov	r8, r0
 800134e:	4640      	mov	r0, r8
 8001350:	1e42      	subs	r2, r0, #1
 8001352:	4190      	sbcs	r0, r2
 8001354:	4662      	mov	r2, ip
 8001356:	0004      	movs	r4, r0
 8001358:	4314      	orrs	r4, r2
 800135a:	e057      	b.n	800140c <__aeabi_dadd+0x278>
 800135c:	464a      	mov	r2, r9
 800135e:	4302      	orrs	r2, r0
 8001360:	d100      	bne.n	8001364 <__aeabi_dadd+0x1d0>
 8001362:	e103      	b.n	800156c <__aeabi_dadd+0x3d8>
 8001364:	1e7a      	subs	r2, r7, #1
 8001366:	2f01      	cmp	r7, #1
 8001368:	d100      	bne.n	800136c <__aeabi_dadd+0x1d8>
 800136a:	e193      	b.n	8001694 <__aeabi_dadd+0x500>
 800136c:	4c64      	ldr	r4, [pc, #400]	; (8001500 <__aeabi_dadd+0x36c>)
 800136e:	42a7      	cmp	r7, r4
 8001370:	d100      	bne.n	8001374 <__aeabi_dadd+0x1e0>
 8001372:	e18a      	b.n	800168a <__aeabi_dadd+0x4f6>
 8001374:	0017      	movs	r7, r2
 8001376:	e73b      	b.n	80011f0 <__aeabi_dadd+0x5c>
 8001378:	4c63      	ldr	r4, [pc, #396]	; (8001508 <__aeabi_dadd+0x374>)
 800137a:	1c72      	adds	r2, r6, #1
 800137c:	4222      	tst	r2, r4
 800137e:	d000      	beq.n	8001382 <__aeabi_dadd+0x1ee>
 8001380:	e0e0      	b.n	8001544 <__aeabi_dadd+0x3b0>
 8001382:	000a      	movs	r2, r1
 8001384:	431a      	orrs	r2, r3
 8001386:	2e00      	cmp	r6, #0
 8001388:	d000      	beq.n	800138c <__aeabi_dadd+0x1f8>
 800138a:	e174      	b.n	8001676 <__aeabi_dadd+0x4e2>
 800138c:	2a00      	cmp	r2, #0
 800138e:	d100      	bne.n	8001392 <__aeabi_dadd+0x1fe>
 8001390:	e1d0      	b.n	8001734 <__aeabi_dadd+0x5a0>
 8001392:	464a      	mov	r2, r9
 8001394:	4302      	orrs	r2, r0
 8001396:	d000      	beq.n	800139a <__aeabi_dadd+0x206>
 8001398:	e1e3      	b.n	8001762 <__aeabi_dadd+0x5ce>
 800139a:	074a      	lsls	r2, r1, #29
 800139c:	08db      	lsrs	r3, r3, #3
 800139e:	4313      	orrs	r3, r2
 80013a0:	08c9      	lsrs	r1, r1, #3
 80013a2:	e029      	b.n	80013f8 <__aeabi_dadd+0x264>
 80013a4:	464a      	mov	r2, r9
 80013a6:	4302      	orrs	r2, r0
 80013a8:	d100      	bne.n	80013ac <__aeabi_dadd+0x218>
 80013aa:	e17d      	b.n	80016a8 <__aeabi_dadd+0x514>
 80013ac:	1e7a      	subs	r2, r7, #1
 80013ae:	2f01      	cmp	r7, #1
 80013b0:	d100      	bne.n	80013b4 <__aeabi_dadd+0x220>
 80013b2:	e0e0      	b.n	8001576 <__aeabi_dadd+0x3e2>
 80013b4:	4c52      	ldr	r4, [pc, #328]	; (8001500 <__aeabi_dadd+0x36c>)
 80013b6:	42a7      	cmp	r7, r4
 80013b8:	d100      	bne.n	80013bc <__aeabi_dadd+0x228>
 80013ba:	e166      	b.n	800168a <__aeabi_dadd+0x4f6>
 80013bc:	0017      	movs	r7, r2
 80013be:	e7b2      	b.n	8001326 <__aeabi_dadd+0x192>
 80013c0:	0010      	movs	r0, r2
 80013c2:	3b1f      	subs	r3, #31
 80013c4:	40d8      	lsrs	r0, r3
 80013c6:	2920      	cmp	r1, #32
 80013c8:	d003      	beq.n	80013d2 <__aeabi_dadd+0x23e>
 80013ca:	2340      	movs	r3, #64	; 0x40
 80013cc:	1a5b      	subs	r3, r3, r1
 80013ce:	409a      	lsls	r2, r3
 80013d0:	4314      	orrs	r4, r2
 80013d2:	1e63      	subs	r3, r4, #1
 80013d4:	419c      	sbcs	r4, r3
 80013d6:	2300      	movs	r3, #0
 80013d8:	2600      	movs	r6, #0
 80013da:	469a      	mov	sl, r3
 80013dc:	4304      	orrs	r4, r0
 80013de:	0763      	lsls	r3, r4, #29
 80013e0:	d000      	beq.n	80013e4 <__aeabi_dadd+0x250>
 80013e2:	e755      	b.n	8001290 <__aeabi_dadd+0xfc>
 80013e4:	4652      	mov	r2, sl
 80013e6:	08e3      	lsrs	r3, r4, #3
 80013e8:	0752      	lsls	r2, r2, #29
 80013ea:	4313      	orrs	r3, r2
 80013ec:	4652      	mov	r2, sl
 80013ee:	0037      	movs	r7, r6
 80013f0:	08d1      	lsrs	r1, r2, #3
 80013f2:	4a43      	ldr	r2, [pc, #268]	; (8001500 <__aeabi_dadd+0x36c>)
 80013f4:	4297      	cmp	r7, r2
 80013f6:	d01f      	beq.n	8001438 <__aeabi_dadd+0x2a4>
 80013f8:	0309      	lsls	r1, r1, #12
 80013fa:	057a      	lsls	r2, r7, #21
 80013fc:	0b0c      	lsrs	r4, r1, #12
 80013fe:	0d52      	lsrs	r2, r2, #21
 8001400:	e764      	b.n	80012cc <__aeabi_dadd+0x138>
 8001402:	4642      	mov	r2, r8
 8001404:	464c      	mov	r4, r9
 8001406:	4314      	orrs	r4, r2
 8001408:	1e62      	subs	r2, r4, #1
 800140a:	4194      	sbcs	r4, r2
 800140c:	18e4      	adds	r4, r4, r3
 800140e:	429c      	cmp	r4, r3
 8001410:	4192      	sbcs	r2, r2
 8001412:	4252      	negs	r2, r2
 8001414:	4692      	mov	sl, r2
 8001416:	448a      	add	sl, r1
 8001418:	4653      	mov	r3, sl
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	d5df      	bpl.n	80013de <__aeabi_dadd+0x24a>
 800141e:	4b38      	ldr	r3, [pc, #224]	; (8001500 <__aeabi_dadd+0x36c>)
 8001420:	3601      	adds	r6, #1
 8001422:	429e      	cmp	r6, r3
 8001424:	d000      	beq.n	8001428 <__aeabi_dadd+0x294>
 8001426:	e0b3      	b.n	8001590 <__aeabi_dadd+0x3fc>
 8001428:	0032      	movs	r2, r6
 800142a:	2400      	movs	r4, #0
 800142c:	2300      	movs	r3, #0
 800142e:	e74d      	b.n	80012cc <__aeabi_dadd+0x138>
 8001430:	074a      	lsls	r2, r1, #29
 8001432:	08db      	lsrs	r3, r3, #3
 8001434:	4313      	orrs	r3, r2
 8001436:	08c9      	lsrs	r1, r1, #3
 8001438:	001a      	movs	r2, r3
 800143a:	430a      	orrs	r2, r1
 800143c:	d100      	bne.n	8001440 <__aeabi_dadd+0x2ac>
 800143e:	e200      	b.n	8001842 <__aeabi_dadd+0x6ae>
 8001440:	2480      	movs	r4, #128	; 0x80
 8001442:	0324      	lsls	r4, r4, #12
 8001444:	430c      	orrs	r4, r1
 8001446:	0324      	lsls	r4, r4, #12
 8001448:	4a2d      	ldr	r2, [pc, #180]	; (8001500 <__aeabi_dadd+0x36c>)
 800144a:	0b24      	lsrs	r4, r4, #12
 800144c:	e73e      	b.n	80012cc <__aeabi_dadd+0x138>
 800144e:	0020      	movs	r0, r4
 8001450:	f001 fdb6 	bl	8002fc0 <__clzsi2>
 8001454:	0003      	movs	r3, r0
 8001456:	3318      	adds	r3, #24
 8001458:	2b1f      	cmp	r3, #31
 800145a:	dc00      	bgt.n	800145e <__aeabi_dadd+0x2ca>
 800145c:	e6f7      	b.n	800124e <__aeabi_dadd+0xba>
 800145e:	0022      	movs	r2, r4
 8001460:	3808      	subs	r0, #8
 8001462:	4082      	lsls	r2, r0
 8001464:	2400      	movs	r4, #0
 8001466:	42b3      	cmp	r3, r6
 8001468:	db00      	blt.n	800146c <__aeabi_dadd+0x2d8>
 800146a:	e6fc      	b.n	8001266 <__aeabi_dadd+0xd2>
 800146c:	1af6      	subs	r6, r6, r3
 800146e:	4b25      	ldr	r3, [pc, #148]	; (8001504 <__aeabi_dadd+0x370>)
 8001470:	401a      	ands	r2, r3
 8001472:	4692      	mov	sl, r2
 8001474:	e70a      	b.n	800128c <__aeabi_dadd+0xf8>
 8001476:	2f00      	cmp	r7, #0
 8001478:	d02b      	beq.n	80014d2 <__aeabi_dadd+0x33e>
 800147a:	1b97      	subs	r7, r2, r6
 800147c:	2e00      	cmp	r6, #0
 800147e:	d100      	bne.n	8001482 <__aeabi_dadd+0x2ee>
 8001480:	e0b8      	b.n	80015f4 <__aeabi_dadd+0x460>
 8001482:	4c1f      	ldr	r4, [pc, #124]	; (8001500 <__aeabi_dadd+0x36c>)
 8001484:	42a2      	cmp	r2, r4
 8001486:	d100      	bne.n	800148a <__aeabi_dadd+0x2f6>
 8001488:	e11c      	b.n	80016c4 <__aeabi_dadd+0x530>
 800148a:	2480      	movs	r4, #128	; 0x80
 800148c:	0424      	lsls	r4, r4, #16
 800148e:	4321      	orrs	r1, r4
 8001490:	2f38      	cmp	r7, #56	; 0x38
 8001492:	dd00      	ble.n	8001496 <__aeabi_dadd+0x302>
 8001494:	e11e      	b.n	80016d4 <__aeabi_dadd+0x540>
 8001496:	2f1f      	cmp	r7, #31
 8001498:	dd00      	ble.n	800149c <__aeabi_dadd+0x308>
 800149a:	e19e      	b.n	80017da <__aeabi_dadd+0x646>
 800149c:	2620      	movs	r6, #32
 800149e:	000c      	movs	r4, r1
 80014a0:	1bf6      	subs	r6, r6, r7
 80014a2:	0018      	movs	r0, r3
 80014a4:	40b3      	lsls	r3, r6
 80014a6:	40b4      	lsls	r4, r6
 80014a8:	40f8      	lsrs	r0, r7
 80014aa:	1e5e      	subs	r6, r3, #1
 80014ac:	41b3      	sbcs	r3, r6
 80014ae:	40f9      	lsrs	r1, r7
 80014b0:	4304      	orrs	r4, r0
 80014b2:	431c      	orrs	r4, r3
 80014b4:	4489      	add	r9, r1
 80014b6:	4444      	add	r4, r8
 80014b8:	4544      	cmp	r4, r8
 80014ba:	419b      	sbcs	r3, r3
 80014bc:	425b      	negs	r3, r3
 80014be:	444b      	add	r3, r9
 80014c0:	469a      	mov	sl, r3
 80014c2:	0016      	movs	r6, r2
 80014c4:	e7a8      	b.n	8001418 <__aeabi_dadd+0x284>
 80014c6:	4642      	mov	r2, r8
 80014c8:	464c      	mov	r4, r9
 80014ca:	4314      	orrs	r4, r2
 80014cc:	1e62      	subs	r2, r4, #1
 80014ce:	4194      	sbcs	r4, r2
 80014d0:	e6a6      	b.n	8001220 <__aeabi_dadd+0x8c>
 80014d2:	4c0d      	ldr	r4, [pc, #52]	; (8001508 <__aeabi_dadd+0x374>)
 80014d4:	1c72      	adds	r2, r6, #1
 80014d6:	4222      	tst	r2, r4
 80014d8:	d000      	beq.n	80014dc <__aeabi_dadd+0x348>
 80014da:	e0a8      	b.n	800162e <__aeabi_dadd+0x49a>
 80014dc:	000a      	movs	r2, r1
 80014de:	431a      	orrs	r2, r3
 80014e0:	2e00      	cmp	r6, #0
 80014e2:	d000      	beq.n	80014e6 <__aeabi_dadd+0x352>
 80014e4:	e10a      	b.n	80016fc <__aeabi_dadd+0x568>
 80014e6:	2a00      	cmp	r2, #0
 80014e8:	d100      	bne.n	80014ec <__aeabi_dadd+0x358>
 80014ea:	e15e      	b.n	80017aa <__aeabi_dadd+0x616>
 80014ec:	464a      	mov	r2, r9
 80014ee:	4302      	orrs	r2, r0
 80014f0:	d000      	beq.n	80014f4 <__aeabi_dadd+0x360>
 80014f2:	e161      	b.n	80017b8 <__aeabi_dadd+0x624>
 80014f4:	074a      	lsls	r2, r1, #29
 80014f6:	08db      	lsrs	r3, r3, #3
 80014f8:	4313      	orrs	r3, r2
 80014fa:	08c9      	lsrs	r1, r1, #3
 80014fc:	e77c      	b.n	80013f8 <__aeabi_dadd+0x264>
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	000007ff 	.word	0x000007ff
 8001504:	ff7fffff 	.word	0xff7fffff
 8001508:	000007fe 	.word	0x000007fe
 800150c:	4ccf      	ldr	r4, [pc, #828]	; (800184c <__aeabi_dadd+0x6b8>)
 800150e:	42a2      	cmp	r2, r4
 8001510:	d100      	bne.n	8001514 <__aeabi_dadd+0x380>
 8001512:	e0ce      	b.n	80016b2 <__aeabi_dadd+0x51e>
 8001514:	2480      	movs	r4, #128	; 0x80
 8001516:	0424      	lsls	r4, r4, #16
 8001518:	4321      	orrs	r1, r4
 800151a:	2f38      	cmp	r7, #56	; 0x38
 800151c:	dc5b      	bgt.n	80015d6 <__aeabi_dadd+0x442>
 800151e:	2f1f      	cmp	r7, #31
 8001520:	dd00      	ble.n	8001524 <__aeabi_dadd+0x390>
 8001522:	e0dc      	b.n	80016de <__aeabi_dadd+0x54a>
 8001524:	2520      	movs	r5, #32
 8001526:	000c      	movs	r4, r1
 8001528:	1bed      	subs	r5, r5, r7
 800152a:	001e      	movs	r6, r3
 800152c:	40ab      	lsls	r3, r5
 800152e:	40ac      	lsls	r4, r5
 8001530:	40fe      	lsrs	r6, r7
 8001532:	1e5d      	subs	r5, r3, #1
 8001534:	41ab      	sbcs	r3, r5
 8001536:	4334      	orrs	r4, r6
 8001538:	40f9      	lsrs	r1, r7
 800153a:	431c      	orrs	r4, r3
 800153c:	464b      	mov	r3, r9
 800153e:	1a5b      	subs	r3, r3, r1
 8001540:	4699      	mov	r9, r3
 8001542:	e04c      	b.n	80015de <__aeabi_dadd+0x44a>
 8001544:	464a      	mov	r2, r9
 8001546:	1a1c      	subs	r4, r3, r0
 8001548:	1a88      	subs	r0, r1, r2
 800154a:	42a3      	cmp	r3, r4
 800154c:	4192      	sbcs	r2, r2
 800154e:	4252      	negs	r2, r2
 8001550:	4692      	mov	sl, r2
 8001552:	0002      	movs	r2, r0
 8001554:	4650      	mov	r0, sl
 8001556:	1a12      	subs	r2, r2, r0
 8001558:	4692      	mov	sl, r2
 800155a:	0212      	lsls	r2, r2, #8
 800155c:	d478      	bmi.n	8001650 <__aeabi_dadd+0x4bc>
 800155e:	4653      	mov	r3, sl
 8001560:	4323      	orrs	r3, r4
 8001562:	d000      	beq.n	8001566 <__aeabi_dadd+0x3d2>
 8001564:	e66a      	b.n	800123c <__aeabi_dadd+0xa8>
 8001566:	2100      	movs	r1, #0
 8001568:	2500      	movs	r5, #0
 800156a:	e745      	b.n	80013f8 <__aeabi_dadd+0x264>
 800156c:	074a      	lsls	r2, r1, #29
 800156e:	08db      	lsrs	r3, r3, #3
 8001570:	4313      	orrs	r3, r2
 8001572:	08c9      	lsrs	r1, r1, #3
 8001574:	e73d      	b.n	80013f2 <__aeabi_dadd+0x25e>
 8001576:	181c      	adds	r4, r3, r0
 8001578:	429c      	cmp	r4, r3
 800157a:	419b      	sbcs	r3, r3
 800157c:	4449      	add	r1, r9
 800157e:	468a      	mov	sl, r1
 8001580:	425b      	negs	r3, r3
 8001582:	449a      	add	sl, r3
 8001584:	4653      	mov	r3, sl
 8001586:	2601      	movs	r6, #1
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	d400      	bmi.n	800158e <__aeabi_dadd+0x3fa>
 800158c:	e727      	b.n	80013de <__aeabi_dadd+0x24a>
 800158e:	2602      	movs	r6, #2
 8001590:	4652      	mov	r2, sl
 8001592:	4baf      	ldr	r3, [pc, #700]	; (8001850 <__aeabi_dadd+0x6bc>)
 8001594:	2101      	movs	r1, #1
 8001596:	401a      	ands	r2, r3
 8001598:	0013      	movs	r3, r2
 800159a:	4021      	ands	r1, r4
 800159c:	0862      	lsrs	r2, r4, #1
 800159e:	430a      	orrs	r2, r1
 80015a0:	07dc      	lsls	r4, r3, #31
 80015a2:	085b      	lsrs	r3, r3, #1
 80015a4:	469a      	mov	sl, r3
 80015a6:	4314      	orrs	r4, r2
 80015a8:	e670      	b.n	800128c <__aeabi_dadd+0xf8>
 80015aa:	003a      	movs	r2, r7
 80015ac:	464c      	mov	r4, r9
 80015ae:	3a20      	subs	r2, #32
 80015b0:	40d4      	lsrs	r4, r2
 80015b2:	46a4      	mov	ip, r4
 80015b4:	2f20      	cmp	r7, #32
 80015b6:	d007      	beq.n	80015c8 <__aeabi_dadd+0x434>
 80015b8:	2240      	movs	r2, #64	; 0x40
 80015ba:	4648      	mov	r0, r9
 80015bc:	1bd2      	subs	r2, r2, r7
 80015be:	4090      	lsls	r0, r2
 80015c0:	0002      	movs	r2, r0
 80015c2:	4640      	mov	r0, r8
 80015c4:	4310      	orrs	r0, r2
 80015c6:	4680      	mov	r8, r0
 80015c8:	4640      	mov	r0, r8
 80015ca:	1e42      	subs	r2, r0, #1
 80015cc:	4190      	sbcs	r0, r2
 80015ce:	4662      	mov	r2, ip
 80015d0:	0004      	movs	r4, r0
 80015d2:	4314      	orrs	r4, r2
 80015d4:	e624      	b.n	8001220 <__aeabi_dadd+0x8c>
 80015d6:	4319      	orrs	r1, r3
 80015d8:	000c      	movs	r4, r1
 80015da:	1e63      	subs	r3, r4, #1
 80015dc:	419c      	sbcs	r4, r3
 80015de:	4643      	mov	r3, r8
 80015e0:	1b1c      	subs	r4, r3, r4
 80015e2:	45a0      	cmp	r8, r4
 80015e4:	419b      	sbcs	r3, r3
 80015e6:	4649      	mov	r1, r9
 80015e8:	425b      	negs	r3, r3
 80015ea:	1acb      	subs	r3, r1, r3
 80015ec:	469a      	mov	sl, r3
 80015ee:	4665      	mov	r5, ip
 80015f0:	0016      	movs	r6, r2
 80015f2:	e61b      	b.n	800122c <__aeabi_dadd+0x98>
 80015f4:	000c      	movs	r4, r1
 80015f6:	431c      	orrs	r4, r3
 80015f8:	d100      	bne.n	80015fc <__aeabi_dadd+0x468>
 80015fa:	e0c7      	b.n	800178c <__aeabi_dadd+0x5f8>
 80015fc:	1e7c      	subs	r4, r7, #1
 80015fe:	2f01      	cmp	r7, #1
 8001600:	d100      	bne.n	8001604 <__aeabi_dadd+0x470>
 8001602:	e0f9      	b.n	80017f8 <__aeabi_dadd+0x664>
 8001604:	4e91      	ldr	r6, [pc, #580]	; (800184c <__aeabi_dadd+0x6b8>)
 8001606:	42b7      	cmp	r7, r6
 8001608:	d05c      	beq.n	80016c4 <__aeabi_dadd+0x530>
 800160a:	0027      	movs	r7, r4
 800160c:	e740      	b.n	8001490 <__aeabi_dadd+0x2fc>
 800160e:	2220      	movs	r2, #32
 8001610:	464c      	mov	r4, r9
 8001612:	4640      	mov	r0, r8
 8001614:	1bd2      	subs	r2, r2, r7
 8001616:	4094      	lsls	r4, r2
 8001618:	40f8      	lsrs	r0, r7
 800161a:	4304      	orrs	r4, r0
 800161c:	4640      	mov	r0, r8
 800161e:	4090      	lsls	r0, r2
 8001620:	1e42      	subs	r2, r0, #1
 8001622:	4190      	sbcs	r0, r2
 8001624:	464a      	mov	r2, r9
 8001626:	40fa      	lsrs	r2, r7
 8001628:	4304      	orrs	r4, r0
 800162a:	1889      	adds	r1, r1, r2
 800162c:	e6ee      	b.n	800140c <__aeabi_dadd+0x278>
 800162e:	4c87      	ldr	r4, [pc, #540]	; (800184c <__aeabi_dadd+0x6b8>)
 8001630:	42a2      	cmp	r2, r4
 8001632:	d100      	bne.n	8001636 <__aeabi_dadd+0x4a2>
 8001634:	e6f9      	b.n	800142a <__aeabi_dadd+0x296>
 8001636:	1818      	adds	r0, r3, r0
 8001638:	4298      	cmp	r0, r3
 800163a:	419b      	sbcs	r3, r3
 800163c:	4449      	add	r1, r9
 800163e:	425b      	negs	r3, r3
 8001640:	18cb      	adds	r3, r1, r3
 8001642:	07dc      	lsls	r4, r3, #31
 8001644:	0840      	lsrs	r0, r0, #1
 8001646:	085b      	lsrs	r3, r3, #1
 8001648:	469a      	mov	sl, r3
 800164a:	0016      	movs	r6, r2
 800164c:	4304      	orrs	r4, r0
 800164e:	e6c6      	b.n	80013de <__aeabi_dadd+0x24a>
 8001650:	4642      	mov	r2, r8
 8001652:	1ad4      	subs	r4, r2, r3
 8001654:	45a0      	cmp	r8, r4
 8001656:	4180      	sbcs	r0, r0
 8001658:	464b      	mov	r3, r9
 800165a:	4240      	negs	r0, r0
 800165c:	1a59      	subs	r1, r3, r1
 800165e:	1a0b      	subs	r3, r1, r0
 8001660:	469a      	mov	sl, r3
 8001662:	4665      	mov	r5, ip
 8001664:	e5ea      	b.n	800123c <__aeabi_dadd+0xa8>
 8001666:	464b      	mov	r3, r9
 8001668:	464a      	mov	r2, r9
 800166a:	08c0      	lsrs	r0, r0, #3
 800166c:	075b      	lsls	r3, r3, #29
 800166e:	4665      	mov	r5, ip
 8001670:	4303      	orrs	r3, r0
 8001672:	08d1      	lsrs	r1, r2, #3
 8001674:	e6bd      	b.n	80013f2 <__aeabi_dadd+0x25e>
 8001676:	2a00      	cmp	r2, #0
 8001678:	d000      	beq.n	800167c <__aeabi_dadd+0x4e8>
 800167a:	e08e      	b.n	800179a <__aeabi_dadd+0x606>
 800167c:	464b      	mov	r3, r9
 800167e:	4303      	orrs	r3, r0
 8001680:	d117      	bne.n	80016b2 <__aeabi_dadd+0x51e>
 8001682:	2180      	movs	r1, #128	; 0x80
 8001684:	2500      	movs	r5, #0
 8001686:	0309      	lsls	r1, r1, #12
 8001688:	e6da      	b.n	8001440 <__aeabi_dadd+0x2ac>
 800168a:	074a      	lsls	r2, r1, #29
 800168c:	08db      	lsrs	r3, r3, #3
 800168e:	4313      	orrs	r3, r2
 8001690:	08c9      	lsrs	r1, r1, #3
 8001692:	e6d1      	b.n	8001438 <__aeabi_dadd+0x2a4>
 8001694:	1a1c      	subs	r4, r3, r0
 8001696:	464a      	mov	r2, r9
 8001698:	42a3      	cmp	r3, r4
 800169a:	419b      	sbcs	r3, r3
 800169c:	1a89      	subs	r1, r1, r2
 800169e:	425b      	negs	r3, r3
 80016a0:	1acb      	subs	r3, r1, r3
 80016a2:	469a      	mov	sl, r3
 80016a4:	2601      	movs	r6, #1
 80016a6:	e5c1      	b.n	800122c <__aeabi_dadd+0x98>
 80016a8:	074a      	lsls	r2, r1, #29
 80016aa:	08db      	lsrs	r3, r3, #3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	08c9      	lsrs	r1, r1, #3
 80016b0:	e69f      	b.n	80013f2 <__aeabi_dadd+0x25e>
 80016b2:	4643      	mov	r3, r8
 80016b4:	08d8      	lsrs	r0, r3, #3
 80016b6:	464b      	mov	r3, r9
 80016b8:	464a      	mov	r2, r9
 80016ba:	075b      	lsls	r3, r3, #29
 80016bc:	4665      	mov	r5, ip
 80016be:	4303      	orrs	r3, r0
 80016c0:	08d1      	lsrs	r1, r2, #3
 80016c2:	e6b9      	b.n	8001438 <__aeabi_dadd+0x2a4>
 80016c4:	4643      	mov	r3, r8
 80016c6:	08d8      	lsrs	r0, r3, #3
 80016c8:	464b      	mov	r3, r9
 80016ca:	464a      	mov	r2, r9
 80016cc:	075b      	lsls	r3, r3, #29
 80016ce:	4303      	orrs	r3, r0
 80016d0:	08d1      	lsrs	r1, r2, #3
 80016d2:	e6b1      	b.n	8001438 <__aeabi_dadd+0x2a4>
 80016d4:	4319      	orrs	r1, r3
 80016d6:	000c      	movs	r4, r1
 80016d8:	1e63      	subs	r3, r4, #1
 80016da:	419c      	sbcs	r4, r3
 80016dc:	e6eb      	b.n	80014b6 <__aeabi_dadd+0x322>
 80016de:	003c      	movs	r4, r7
 80016e0:	000d      	movs	r5, r1
 80016e2:	3c20      	subs	r4, #32
 80016e4:	40e5      	lsrs	r5, r4
 80016e6:	2f20      	cmp	r7, #32
 80016e8:	d003      	beq.n	80016f2 <__aeabi_dadd+0x55e>
 80016ea:	2440      	movs	r4, #64	; 0x40
 80016ec:	1be4      	subs	r4, r4, r7
 80016ee:	40a1      	lsls	r1, r4
 80016f0:	430b      	orrs	r3, r1
 80016f2:	001c      	movs	r4, r3
 80016f4:	1e63      	subs	r3, r4, #1
 80016f6:	419c      	sbcs	r4, r3
 80016f8:	432c      	orrs	r4, r5
 80016fa:	e770      	b.n	80015de <__aeabi_dadd+0x44a>
 80016fc:	2a00      	cmp	r2, #0
 80016fe:	d0e1      	beq.n	80016c4 <__aeabi_dadd+0x530>
 8001700:	464a      	mov	r2, r9
 8001702:	4302      	orrs	r2, r0
 8001704:	d0c1      	beq.n	800168a <__aeabi_dadd+0x4f6>
 8001706:	074a      	lsls	r2, r1, #29
 8001708:	08db      	lsrs	r3, r3, #3
 800170a:	4313      	orrs	r3, r2
 800170c:	2280      	movs	r2, #128	; 0x80
 800170e:	08c9      	lsrs	r1, r1, #3
 8001710:	0312      	lsls	r2, r2, #12
 8001712:	4211      	tst	r1, r2
 8001714:	d008      	beq.n	8001728 <__aeabi_dadd+0x594>
 8001716:	4648      	mov	r0, r9
 8001718:	08c4      	lsrs	r4, r0, #3
 800171a:	4214      	tst	r4, r2
 800171c:	d104      	bne.n	8001728 <__aeabi_dadd+0x594>
 800171e:	4643      	mov	r3, r8
 8001720:	0021      	movs	r1, r4
 8001722:	08db      	lsrs	r3, r3, #3
 8001724:	0742      	lsls	r2, r0, #29
 8001726:	4313      	orrs	r3, r2
 8001728:	0f5a      	lsrs	r2, r3, #29
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	0752      	lsls	r2, r2, #29
 800172e:	08db      	lsrs	r3, r3, #3
 8001730:	4313      	orrs	r3, r2
 8001732:	e681      	b.n	8001438 <__aeabi_dadd+0x2a4>
 8001734:	464b      	mov	r3, r9
 8001736:	4303      	orrs	r3, r0
 8001738:	d100      	bne.n	800173c <__aeabi_dadd+0x5a8>
 800173a:	e714      	b.n	8001566 <__aeabi_dadd+0x3d2>
 800173c:	464b      	mov	r3, r9
 800173e:	464a      	mov	r2, r9
 8001740:	08c0      	lsrs	r0, r0, #3
 8001742:	075b      	lsls	r3, r3, #29
 8001744:	4665      	mov	r5, ip
 8001746:	4303      	orrs	r3, r0
 8001748:	08d1      	lsrs	r1, r2, #3
 800174a:	e655      	b.n	80013f8 <__aeabi_dadd+0x264>
 800174c:	1ac4      	subs	r4, r0, r3
 800174e:	45a0      	cmp	r8, r4
 8001750:	4180      	sbcs	r0, r0
 8001752:	464b      	mov	r3, r9
 8001754:	4240      	negs	r0, r0
 8001756:	1a59      	subs	r1, r3, r1
 8001758:	1a0b      	subs	r3, r1, r0
 800175a:	469a      	mov	sl, r3
 800175c:	4665      	mov	r5, ip
 800175e:	2601      	movs	r6, #1
 8001760:	e564      	b.n	800122c <__aeabi_dadd+0x98>
 8001762:	1a1c      	subs	r4, r3, r0
 8001764:	464a      	mov	r2, r9
 8001766:	42a3      	cmp	r3, r4
 8001768:	4180      	sbcs	r0, r0
 800176a:	1a8a      	subs	r2, r1, r2
 800176c:	4240      	negs	r0, r0
 800176e:	1a12      	subs	r2, r2, r0
 8001770:	4692      	mov	sl, r2
 8001772:	0212      	lsls	r2, r2, #8
 8001774:	d549      	bpl.n	800180a <__aeabi_dadd+0x676>
 8001776:	4642      	mov	r2, r8
 8001778:	1ad4      	subs	r4, r2, r3
 800177a:	45a0      	cmp	r8, r4
 800177c:	4180      	sbcs	r0, r0
 800177e:	464b      	mov	r3, r9
 8001780:	4240      	negs	r0, r0
 8001782:	1a59      	subs	r1, r3, r1
 8001784:	1a0b      	subs	r3, r1, r0
 8001786:	469a      	mov	sl, r3
 8001788:	4665      	mov	r5, ip
 800178a:	e57f      	b.n	800128c <__aeabi_dadd+0xf8>
 800178c:	464b      	mov	r3, r9
 800178e:	464a      	mov	r2, r9
 8001790:	08c0      	lsrs	r0, r0, #3
 8001792:	075b      	lsls	r3, r3, #29
 8001794:	4303      	orrs	r3, r0
 8001796:	08d1      	lsrs	r1, r2, #3
 8001798:	e62b      	b.n	80013f2 <__aeabi_dadd+0x25e>
 800179a:	464a      	mov	r2, r9
 800179c:	08db      	lsrs	r3, r3, #3
 800179e:	4302      	orrs	r2, r0
 80017a0:	d138      	bne.n	8001814 <__aeabi_dadd+0x680>
 80017a2:	074a      	lsls	r2, r1, #29
 80017a4:	4313      	orrs	r3, r2
 80017a6:	08c9      	lsrs	r1, r1, #3
 80017a8:	e646      	b.n	8001438 <__aeabi_dadd+0x2a4>
 80017aa:	464b      	mov	r3, r9
 80017ac:	464a      	mov	r2, r9
 80017ae:	08c0      	lsrs	r0, r0, #3
 80017b0:	075b      	lsls	r3, r3, #29
 80017b2:	4303      	orrs	r3, r0
 80017b4:	08d1      	lsrs	r1, r2, #3
 80017b6:	e61f      	b.n	80013f8 <__aeabi_dadd+0x264>
 80017b8:	181c      	adds	r4, r3, r0
 80017ba:	429c      	cmp	r4, r3
 80017bc:	419b      	sbcs	r3, r3
 80017be:	4449      	add	r1, r9
 80017c0:	468a      	mov	sl, r1
 80017c2:	425b      	negs	r3, r3
 80017c4:	449a      	add	sl, r3
 80017c6:	4653      	mov	r3, sl
 80017c8:	021b      	lsls	r3, r3, #8
 80017ca:	d400      	bmi.n	80017ce <__aeabi_dadd+0x63a>
 80017cc:	e607      	b.n	80013de <__aeabi_dadd+0x24a>
 80017ce:	4652      	mov	r2, sl
 80017d0:	4b1f      	ldr	r3, [pc, #124]	; (8001850 <__aeabi_dadd+0x6bc>)
 80017d2:	2601      	movs	r6, #1
 80017d4:	401a      	ands	r2, r3
 80017d6:	4692      	mov	sl, r2
 80017d8:	e601      	b.n	80013de <__aeabi_dadd+0x24a>
 80017da:	003c      	movs	r4, r7
 80017dc:	000e      	movs	r6, r1
 80017de:	3c20      	subs	r4, #32
 80017e0:	40e6      	lsrs	r6, r4
 80017e2:	2f20      	cmp	r7, #32
 80017e4:	d003      	beq.n	80017ee <__aeabi_dadd+0x65a>
 80017e6:	2440      	movs	r4, #64	; 0x40
 80017e8:	1be4      	subs	r4, r4, r7
 80017ea:	40a1      	lsls	r1, r4
 80017ec:	430b      	orrs	r3, r1
 80017ee:	001c      	movs	r4, r3
 80017f0:	1e63      	subs	r3, r4, #1
 80017f2:	419c      	sbcs	r4, r3
 80017f4:	4334      	orrs	r4, r6
 80017f6:	e65e      	b.n	80014b6 <__aeabi_dadd+0x322>
 80017f8:	4443      	add	r3, r8
 80017fa:	4283      	cmp	r3, r0
 80017fc:	4180      	sbcs	r0, r0
 80017fe:	4449      	add	r1, r9
 8001800:	468a      	mov	sl, r1
 8001802:	4240      	negs	r0, r0
 8001804:	001c      	movs	r4, r3
 8001806:	4482      	add	sl, r0
 8001808:	e6bc      	b.n	8001584 <__aeabi_dadd+0x3f0>
 800180a:	4653      	mov	r3, sl
 800180c:	4323      	orrs	r3, r4
 800180e:	d100      	bne.n	8001812 <__aeabi_dadd+0x67e>
 8001810:	e6a9      	b.n	8001566 <__aeabi_dadd+0x3d2>
 8001812:	e5e4      	b.n	80013de <__aeabi_dadd+0x24a>
 8001814:	074a      	lsls	r2, r1, #29
 8001816:	4313      	orrs	r3, r2
 8001818:	2280      	movs	r2, #128	; 0x80
 800181a:	08c9      	lsrs	r1, r1, #3
 800181c:	0312      	lsls	r2, r2, #12
 800181e:	4211      	tst	r1, r2
 8001820:	d009      	beq.n	8001836 <__aeabi_dadd+0x6a2>
 8001822:	4648      	mov	r0, r9
 8001824:	08c4      	lsrs	r4, r0, #3
 8001826:	4214      	tst	r4, r2
 8001828:	d105      	bne.n	8001836 <__aeabi_dadd+0x6a2>
 800182a:	4643      	mov	r3, r8
 800182c:	4665      	mov	r5, ip
 800182e:	0021      	movs	r1, r4
 8001830:	08db      	lsrs	r3, r3, #3
 8001832:	0742      	lsls	r2, r0, #29
 8001834:	4313      	orrs	r3, r2
 8001836:	0f5a      	lsrs	r2, r3, #29
 8001838:	00db      	lsls	r3, r3, #3
 800183a:	08db      	lsrs	r3, r3, #3
 800183c:	0752      	lsls	r2, r2, #29
 800183e:	4313      	orrs	r3, r2
 8001840:	e5fa      	b.n	8001438 <__aeabi_dadd+0x2a4>
 8001842:	2300      	movs	r3, #0
 8001844:	4a01      	ldr	r2, [pc, #4]	; (800184c <__aeabi_dadd+0x6b8>)
 8001846:	001c      	movs	r4, r3
 8001848:	e540      	b.n	80012cc <__aeabi_dadd+0x138>
 800184a:	46c0      	nop			; (mov r8, r8)
 800184c:	000007ff 	.word	0x000007ff
 8001850:	ff7fffff 	.word	0xff7fffff

08001854 <__aeabi_ddiv>:
 8001854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001856:	4657      	mov	r7, sl
 8001858:	464e      	mov	r6, r9
 800185a:	4645      	mov	r5, r8
 800185c:	46de      	mov	lr, fp
 800185e:	b5e0      	push	{r5, r6, r7, lr}
 8001860:	030c      	lsls	r4, r1, #12
 8001862:	001f      	movs	r7, r3
 8001864:	004b      	lsls	r3, r1, #1
 8001866:	4681      	mov	r9, r0
 8001868:	4692      	mov	sl, r2
 800186a:	0005      	movs	r5, r0
 800186c:	b085      	sub	sp, #20
 800186e:	0b24      	lsrs	r4, r4, #12
 8001870:	0d5b      	lsrs	r3, r3, #21
 8001872:	0fce      	lsrs	r6, r1, #31
 8001874:	2b00      	cmp	r3, #0
 8001876:	d100      	bne.n	800187a <__aeabi_ddiv+0x26>
 8001878:	e152      	b.n	8001b20 <__aeabi_ddiv+0x2cc>
 800187a:	4ad2      	ldr	r2, [pc, #840]	; (8001bc4 <__aeabi_ddiv+0x370>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d100      	bne.n	8001882 <__aeabi_ddiv+0x2e>
 8001880:	e16e      	b.n	8001b60 <__aeabi_ddiv+0x30c>
 8001882:	0f42      	lsrs	r2, r0, #29
 8001884:	00e4      	lsls	r4, r4, #3
 8001886:	4314      	orrs	r4, r2
 8001888:	2280      	movs	r2, #128	; 0x80
 800188a:	0412      	lsls	r2, r2, #16
 800188c:	4322      	orrs	r2, r4
 800188e:	4690      	mov	r8, r2
 8001890:	4acd      	ldr	r2, [pc, #820]	; (8001bc8 <__aeabi_ddiv+0x374>)
 8001892:	00c5      	lsls	r5, r0, #3
 8001894:	4693      	mov	fp, r2
 8001896:	449b      	add	fp, r3
 8001898:	2300      	movs	r3, #0
 800189a:	4699      	mov	r9, r3
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	033c      	lsls	r4, r7, #12
 80018a0:	007b      	lsls	r3, r7, #1
 80018a2:	4650      	mov	r0, sl
 80018a4:	0b24      	lsrs	r4, r4, #12
 80018a6:	0d5b      	lsrs	r3, r3, #21
 80018a8:	0fff      	lsrs	r7, r7, #31
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d100      	bne.n	80018b0 <__aeabi_ddiv+0x5c>
 80018ae:	e11a      	b.n	8001ae6 <__aeabi_ddiv+0x292>
 80018b0:	4ac4      	ldr	r2, [pc, #784]	; (8001bc4 <__aeabi_ddiv+0x370>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d100      	bne.n	80018b8 <__aeabi_ddiv+0x64>
 80018b6:	e15e      	b.n	8001b76 <__aeabi_ddiv+0x322>
 80018b8:	0f42      	lsrs	r2, r0, #29
 80018ba:	00e4      	lsls	r4, r4, #3
 80018bc:	4322      	orrs	r2, r4
 80018be:	2480      	movs	r4, #128	; 0x80
 80018c0:	0424      	lsls	r4, r4, #16
 80018c2:	4314      	orrs	r4, r2
 80018c4:	4ac0      	ldr	r2, [pc, #768]	; (8001bc8 <__aeabi_ddiv+0x374>)
 80018c6:	00c1      	lsls	r1, r0, #3
 80018c8:	4694      	mov	ip, r2
 80018ca:	465a      	mov	r2, fp
 80018cc:	4463      	add	r3, ip
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	469b      	mov	fp, r3
 80018d2:	2000      	movs	r0, #0
 80018d4:	0033      	movs	r3, r6
 80018d6:	407b      	eors	r3, r7
 80018d8:	469a      	mov	sl, r3
 80018da:	464b      	mov	r3, r9
 80018dc:	2b0f      	cmp	r3, #15
 80018de:	d827      	bhi.n	8001930 <__aeabi_ddiv+0xdc>
 80018e0:	4aba      	ldr	r2, [pc, #744]	; (8001bcc <__aeabi_ddiv+0x378>)
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	58d3      	ldr	r3, [r2, r3]
 80018e6:	469f      	mov	pc, r3
 80018e8:	46b2      	mov	sl, r6
 80018ea:	9b00      	ldr	r3, [sp, #0]
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d016      	beq.n	800191e <__aeabi_ddiv+0xca>
 80018f0:	2b03      	cmp	r3, #3
 80018f2:	d100      	bne.n	80018f6 <__aeabi_ddiv+0xa2>
 80018f4:	e287      	b.n	8001e06 <__aeabi_ddiv+0x5b2>
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d000      	beq.n	80018fc <__aeabi_ddiv+0xa8>
 80018fa:	e0d5      	b.n	8001aa8 <__aeabi_ddiv+0x254>
 80018fc:	2300      	movs	r3, #0
 80018fe:	2200      	movs	r2, #0
 8001900:	2500      	movs	r5, #0
 8001902:	051b      	lsls	r3, r3, #20
 8001904:	4313      	orrs	r3, r2
 8001906:	4652      	mov	r2, sl
 8001908:	07d2      	lsls	r2, r2, #31
 800190a:	4313      	orrs	r3, r2
 800190c:	0028      	movs	r0, r5
 800190e:	0019      	movs	r1, r3
 8001910:	b005      	add	sp, #20
 8001912:	bcf0      	pop	{r4, r5, r6, r7}
 8001914:	46bb      	mov	fp, r7
 8001916:	46b2      	mov	sl, r6
 8001918:	46a9      	mov	r9, r5
 800191a:	46a0      	mov	r8, r4
 800191c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800191e:	2200      	movs	r2, #0
 8001920:	2500      	movs	r5, #0
 8001922:	4ba8      	ldr	r3, [pc, #672]	; (8001bc4 <__aeabi_ddiv+0x370>)
 8001924:	e7ed      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001926:	46ba      	mov	sl, r7
 8001928:	46a0      	mov	r8, r4
 800192a:	000d      	movs	r5, r1
 800192c:	9000      	str	r0, [sp, #0]
 800192e:	e7dc      	b.n	80018ea <__aeabi_ddiv+0x96>
 8001930:	4544      	cmp	r4, r8
 8001932:	d200      	bcs.n	8001936 <__aeabi_ddiv+0xe2>
 8001934:	e1c4      	b.n	8001cc0 <__aeabi_ddiv+0x46c>
 8001936:	d100      	bne.n	800193a <__aeabi_ddiv+0xe6>
 8001938:	e1bf      	b.n	8001cba <__aeabi_ddiv+0x466>
 800193a:	2301      	movs	r3, #1
 800193c:	425b      	negs	r3, r3
 800193e:	469c      	mov	ip, r3
 8001940:	002e      	movs	r6, r5
 8001942:	4640      	mov	r0, r8
 8001944:	2500      	movs	r5, #0
 8001946:	44e3      	add	fp, ip
 8001948:	0223      	lsls	r3, r4, #8
 800194a:	0e0c      	lsrs	r4, r1, #24
 800194c:	431c      	orrs	r4, r3
 800194e:	0c1b      	lsrs	r3, r3, #16
 8001950:	4699      	mov	r9, r3
 8001952:	0423      	lsls	r3, r4, #16
 8001954:	020a      	lsls	r2, r1, #8
 8001956:	0c1f      	lsrs	r7, r3, #16
 8001958:	4649      	mov	r1, r9
 800195a:	9200      	str	r2, [sp, #0]
 800195c:	9701      	str	r7, [sp, #4]
 800195e:	f7fe fc73 	bl	8000248 <__aeabi_uidivmod>
 8001962:	0002      	movs	r2, r0
 8001964:	437a      	muls	r2, r7
 8001966:	040b      	lsls	r3, r1, #16
 8001968:	0c31      	lsrs	r1, r6, #16
 800196a:	4680      	mov	r8, r0
 800196c:	4319      	orrs	r1, r3
 800196e:	428a      	cmp	r2, r1
 8001970:	d907      	bls.n	8001982 <__aeabi_ddiv+0x12e>
 8001972:	2301      	movs	r3, #1
 8001974:	425b      	negs	r3, r3
 8001976:	469c      	mov	ip, r3
 8001978:	1909      	adds	r1, r1, r4
 800197a:	44e0      	add	r8, ip
 800197c:	428c      	cmp	r4, r1
 800197e:	d800      	bhi.n	8001982 <__aeabi_ddiv+0x12e>
 8001980:	e201      	b.n	8001d86 <__aeabi_ddiv+0x532>
 8001982:	1a88      	subs	r0, r1, r2
 8001984:	4649      	mov	r1, r9
 8001986:	f7fe fc5f 	bl	8000248 <__aeabi_uidivmod>
 800198a:	9a01      	ldr	r2, [sp, #4]
 800198c:	0436      	lsls	r6, r6, #16
 800198e:	4342      	muls	r2, r0
 8001990:	0409      	lsls	r1, r1, #16
 8001992:	0c36      	lsrs	r6, r6, #16
 8001994:	0003      	movs	r3, r0
 8001996:	430e      	orrs	r6, r1
 8001998:	42b2      	cmp	r2, r6
 800199a:	d904      	bls.n	80019a6 <__aeabi_ddiv+0x152>
 800199c:	1936      	adds	r6, r6, r4
 800199e:	3b01      	subs	r3, #1
 80019a0:	42b4      	cmp	r4, r6
 80019a2:	d800      	bhi.n	80019a6 <__aeabi_ddiv+0x152>
 80019a4:	e1e9      	b.n	8001d7a <__aeabi_ddiv+0x526>
 80019a6:	1ab0      	subs	r0, r6, r2
 80019a8:	4642      	mov	r2, r8
 80019aa:	9e00      	ldr	r6, [sp, #0]
 80019ac:	0412      	lsls	r2, r2, #16
 80019ae:	431a      	orrs	r2, r3
 80019b0:	0c33      	lsrs	r3, r6, #16
 80019b2:	001f      	movs	r7, r3
 80019b4:	0c11      	lsrs	r1, r2, #16
 80019b6:	4690      	mov	r8, r2
 80019b8:	9302      	str	r3, [sp, #8]
 80019ba:	0413      	lsls	r3, r2, #16
 80019bc:	0432      	lsls	r2, r6, #16
 80019be:	0c16      	lsrs	r6, r2, #16
 80019c0:	0032      	movs	r2, r6
 80019c2:	0c1b      	lsrs	r3, r3, #16
 80019c4:	435a      	muls	r2, r3
 80019c6:	9603      	str	r6, [sp, #12]
 80019c8:	437b      	muls	r3, r7
 80019ca:	434e      	muls	r6, r1
 80019cc:	4379      	muls	r1, r7
 80019ce:	0c17      	lsrs	r7, r2, #16
 80019d0:	46bc      	mov	ip, r7
 80019d2:	199b      	adds	r3, r3, r6
 80019d4:	4463      	add	r3, ip
 80019d6:	429e      	cmp	r6, r3
 80019d8:	d903      	bls.n	80019e2 <__aeabi_ddiv+0x18e>
 80019da:	2680      	movs	r6, #128	; 0x80
 80019dc:	0276      	lsls	r6, r6, #9
 80019de:	46b4      	mov	ip, r6
 80019e0:	4461      	add	r1, ip
 80019e2:	0c1e      	lsrs	r6, r3, #16
 80019e4:	1871      	adds	r1, r6, r1
 80019e6:	0416      	lsls	r6, r2, #16
 80019e8:	041b      	lsls	r3, r3, #16
 80019ea:	0c36      	lsrs	r6, r6, #16
 80019ec:	199e      	adds	r6, r3, r6
 80019ee:	4288      	cmp	r0, r1
 80019f0:	d302      	bcc.n	80019f8 <__aeabi_ddiv+0x1a4>
 80019f2:	d112      	bne.n	8001a1a <__aeabi_ddiv+0x1c6>
 80019f4:	42b5      	cmp	r5, r6
 80019f6:	d210      	bcs.n	8001a1a <__aeabi_ddiv+0x1c6>
 80019f8:	4643      	mov	r3, r8
 80019fa:	1e5a      	subs	r2, r3, #1
 80019fc:	9b00      	ldr	r3, [sp, #0]
 80019fe:	469c      	mov	ip, r3
 8001a00:	4465      	add	r5, ip
 8001a02:	001f      	movs	r7, r3
 8001a04:	429d      	cmp	r5, r3
 8001a06:	419b      	sbcs	r3, r3
 8001a08:	425b      	negs	r3, r3
 8001a0a:	191b      	adds	r3, r3, r4
 8001a0c:	18c0      	adds	r0, r0, r3
 8001a0e:	4284      	cmp	r4, r0
 8001a10:	d200      	bcs.n	8001a14 <__aeabi_ddiv+0x1c0>
 8001a12:	e19e      	b.n	8001d52 <__aeabi_ddiv+0x4fe>
 8001a14:	d100      	bne.n	8001a18 <__aeabi_ddiv+0x1c4>
 8001a16:	e199      	b.n	8001d4c <__aeabi_ddiv+0x4f8>
 8001a18:	4690      	mov	r8, r2
 8001a1a:	1bae      	subs	r6, r5, r6
 8001a1c:	42b5      	cmp	r5, r6
 8001a1e:	41ad      	sbcs	r5, r5
 8001a20:	1a40      	subs	r0, r0, r1
 8001a22:	426d      	negs	r5, r5
 8001a24:	1b40      	subs	r0, r0, r5
 8001a26:	4284      	cmp	r4, r0
 8001a28:	d100      	bne.n	8001a2c <__aeabi_ddiv+0x1d8>
 8001a2a:	e1d2      	b.n	8001dd2 <__aeabi_ddiv+0x57e>
 8001a2c:	4649      	mov	r1, r9
 8001a2e:	f7fe fc0b 	bl	8000248 <__aeabi_uidivmod>
 8001a32:	9a01      	ldr	r2, [sp, #4]
 8001a34:	040b      	lsls	r3, r1, #16
 8001a36:	4342      	muls	r2, r0
 8001a38:	0c31      	lsrs	r1, r6, #16
 8001a3a:	0005      	movs	r5, r0
 8001a3c:	4319      	orrs	r1, r3
 8001a3e:	428a      	cmp	r2, r1
 8001a40:	d900      	bls.n	8001a44 <__aeabi_ddiv+0x1f0>
 8001a42:	e16c      	b.n	8001d1e <__aeabi_ddiv+0x4ca>
 8001a44:	1a88      	subs	r0, r1, r2
 8001a46:	4649      	mov	r1, r9
 8001a48:	f7fe fbfe 	bl	8000248 <__aeabi_uidivmod>
 8001a4c:	9a01      	ldr	r2, [sp, #4]
 8001a4e:	0436      	lsls	r6, r6, #16
 8001a50:	4342      	muls	r2, r0
 8001a52:	0409      	lsls	r1, r1, #16
 8001a54:	0c36      	lsrs	r6, r6, #16
 8001a56:	0003      	movs	r3, r0
 8001a58:	430e      	orrs	r6, r1
 8001a5a:	42b2      	cmp	r2, r6
 8001a5c:	d900      	bls.n	8001a60 <__aeabi_ddiv+0x20c>
 8001a5e:	e153      	b.n	8001d08 <__aeabi_ddiv+0x4b4>
 8001a60:	9803      	ldr	r0, [sp, #12]
 8001a62:	1ab6      	subs	r6, r6, r2
 8001a64:	0002      	movs	r2, r0
 8001a66:	042d      	lsls	r5, r5, #16
 8001a68:	431d      	orrs	r5, r3
 8001a6a:	9f02      	ldr	r7, [sp, #8]
 8001a6c:	042b      	lsls	r3, r5, #16
 8001a6e:	0c1b      	lsrs	r3, r3, #16
 8001a70:	435a      	muls	r2, r3
 8001a72:	437b      	muls	r3, r7
 8001a74:	469c      	mov	ip, r3
 8001a76:	0c29      	lsrs	r1, r5, #16
 8001a78:	4348      	muls	r0, r1
 8001a7a:	0c13      	lsrs	r3, r2, #16
 8001a7c:	4484      	add	ip, r0
 8001a7e:	4463      	add	r3, ip
 8001a80:	4379      	muls	r1, r7
 8001a82:	4298      	cmp	r0, r3
 8001a84:	d903      	bls.n	8001a8e <__aeabi_ddiv+0x23a>
 8001a86:	2080      	movs	r0, #128	; 0x80
 8001a88:	0240      	lsls	r0, r0, #9
 8001a8a:	4684      	mov	ip, r0
 8001a8c:	4461      	add	r1, ip
 8001a8e:	0c18      	lsrs	r0, r3, #16
 8001a90:	0412      	lsls	r2, r2, #16
 8001a92:	041b      	lsls	r3, r3, #16
 8001a94:	0c12      	lsrs	r2, r2, #16
 8001a96:	1840      	adds	r0, r0, r1
 8001a98:	189b      	adds	r3, r3, r2
 8001a9a:	4286      	cmp	r6, r0
 8001a9c:	d200      	bcs.n	8001aa0 <__aeabi_ddiv+0x24c>
 8001a9e:	e100      	b.n	8001ca2 <__aeabi_ddiv+0x44e>
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_ddiv+0x250>
 8001aa2:	e0fb      	b.n	8001c9c <__aeabi_ddiv+0x448>
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	431d      	orrs	r5, r3
 8001aa8:	4b49      	ldr	r3, [pc, #292]	; (8001bd0 <__aeabi_ddiv+0x37c>)
 8001aaa:	445b      	add	r3, fp
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	dc00      	bgt.n	8001ab2 <__aeabi_ddiv+0x25e>
 8001ab0:	e0aa      	b.n	8001c08 <__aeabi_ddiv+0x3b4>
 8001ab2:	076a      	lsls	r2, r5, #29
 8001ab4:	d000      	beq.n	8001ab8 <__aeabi_ddiv+0x264>
 8001ab6:	e13d      	b.n	8001d34 <__aeabi_ddiv+0x4e0>
 8001ab8:	08e9      	lsrs	r1, r5, #3
 8001aba:	4642      	mov	r2, r8
 8001abc:	01d2      	lsls	r2, r2, #7
 8001abe:	d506      	bpl.n	8001ace <__aeabi_ddiv+0x27a>
 8001ac0:	4642      	mov	r2, r8
 8001ac2:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <__aeabi_ddiv+0x380>)
 8001ac4:	401a      	ands	r2, r3
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	4690      	mov	r8, r2
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	445b      	add	r3, fp
 8001ace:	4a42      	ldr	r2, [pc, #264]	; (8001bd8 <__aeabi_ddiv+0x384>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	dd00      	ble.n	8001ad6 <__aeabi_ddiv+0x282>
 8001ad4:	e723      	b.n	800191e <__aeabi_ddiv+0xca>
 8001ad6:	4642      	mov	r2, r8
 8001ad8:	055b      	lsls	r3, r3, #21
 8001ada:	0755      	lsls	r5, r2, #29
 8001adc:	0252      	lsls	r2, r2, #9
 8001ade:	430d      	orrs	r5, r1
 8001ae0:	0b12      	lsrs	r2, r2, #12
 8001ae2:	0d5b      	lsrs	r3, r3, #21
 8001ae4:	e70d      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001ae6:	4651      	mov	r1, sl
 8001ae8:	4321      	orrs	r1, r4
 8001aea:	d100      	bne.n	8001aee <__aeabi_ddiv+0x29a>
 8001aec:	e07c      	b.n	8001be8 <__aeabi_ddiv+0x394>
 8001aee:	2c00      	cmp	r4, #0
 8001af0:	d100      	bne.n	8001af4 <__aeabi_ddiv+0x2a0>
 8001af2:	e0fb      	b.n	8001cec <__aeabi_ddiv+0x498>
 8001af4:	0020      	movs	r0, r4
 8001af6:	f001 fa63 	bl	8002fc0 <__clzsi2>
 8001afa:	0002      	movs	r2, r0
 8001afc:	3a0b      	subs	r2, #11
 8001afe:	231d      	movs	r3, #29
 8001b00:	1a9b      	subs	r3, r3, r2
 8001b02:	4652      	mov	r2, sl
 8001b04:	0001      	movs	r1, r0
 8001b06:	40da      	lsrs	r2, r3
 8001b08:	4653      	mov	r3, sl
 8001b0a:	3908      	subs	r1, #8
 8001b0c:	408b      	lsls	r3, r1
 8001b0e:	408c      	lsls	r4, r1
 8001b10:	0019      	movs	r1, r3
 8001b12:	4314      	orrs	r4, r2
 8001b14:	4b31      	ldr	r3, [pc, #196]	; (8001bdc <__aeabi_ddiv+0x388>)
 8001b16:	4458      	add	r0, fp
 8001b18:	469b      	mov	fp, r3
 8001b1a:	4483      	add	fp, r0
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	e6d9      	b.n	80018d4 <__aeabi_ddiv+0x80>
 8001b20:	0003      	movs	r3, r0
 8001b22:	4323      	orrs	r3, r4
 8001b24:	4698      	mov	r8, r3
 8001b26:	d044      	beq.n	8001bb2 <__aeabi_ddiv+0x35e>
 8001b28:	2c00      	cmp	r4, #0
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_ddiv+0x2da>
 8001b2c:	e0cf      	b.n	8001cce <__aeabi_ddiv+0x47a>
 8001b2e:	0020      	movs	r0, r4
 8001b30:	f001 fa46 	bl	8002fc0 <__clzsi2>
 8001b34:	0001      	movs	r1, r0
 8001b36:	0002      	movs	r2, r0
 8001b38:	390b      	subs	r1, #11
 8001b3a:	231d      	movs	r3, #29
 8001b3c:	1a5b      	subs	r3, r3, r1
 8001b3e:	4649      	mov	r1, r9
 8001b40:	0010      	movs	r0, r2
 8001b42:	40d9      	lsrs	r1, r3
 8001b44:	3808      	subs	r0, #8
 8001b46:	4084      	lsls	r4, r0
 8001b48:	000b      	movs	r3, r1
 8001b4a:	464d      	mov	r5, r9
 8001b4c:	4323      	orrs	r3, r4
 8001b4e:	4698      	mov	r8, r3
 8001b50:	4085      	lsls	r5, r0
 8001b52:	4b23      	ldr	r3, [pc, #140]	; (8001be0 <__aeabi_ddiv+0x38c>)
 8001b54:	1a9b      	subs	r3, r3, r2
 8001b56:	469b      	mov	fp, r3
 8001b58:	2300      	movs	r3, #0
 8001b5a:	4699      	mov	r9, r3
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	e69e      	b.n	800189e <__aeabi_ddiv+0x4a>
 8001b60:	0002      	movs	r2, r0
 8001b62:	4322      	orrs	r2, r4
 8001b64:	4690      	mov	r8, r2
 8001b66:	d11d      	bne.n	8001ba4 <__aeabi_ddiv+0x350>
 8001b68:	2208      	movs	r2, #8
 8001b6a:	469b      	mov	fp, r3
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	2500      	movs	r5, #0
 8001b70:	4691      	mov	r9, r2
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	e693      	b.n	800189e <__aeabi_ddiv+0x4a>
 8001b76:	4651      	mov	r1, sl
 8001b78:	4321      	orrs	r1, r4
 8001b7a:	d109      	bne.n	8001b90 <__aeabi_ddiv+0x33c>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	464a      	mov	r2, r9
 8001b80:	431a      	orrs	r2, r3
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <__aeabi_ddiv+0x390>)
 8001b84:	4691      	mov	r9, r2
 8001b86:	469c      	mov	ip, r3
 8001b88:	2400      	movs	r4, #0
 8001b8a:	2002      	movs	r0, #2
 8001b8c:	44e3      	add	fp, ip
 8001b8e:	e6a1      	b.n	80018d4 <__aeabi_ddiv+0x80>
 8001b90:	2303      	movs	r3, #3
 8001b92:	464a      	mov	r2, r9
 8001b94:	431a      	orrs	r2, r3
 8001b96:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <__aeabi_ddiv+0x390>)
 8001b98:	4691      	mov	r9, r2
 8001b9a:	469c      	mov	ip, r3
 8001b9c:	4651      	mov	r1, sl
 8001b9e:	2003      	movs	r0, #3
 8001ba0:	44e3      	add	fp, ip
 8001ba2:	e697      	b.n	80018d4 <__aeabi_ddiv+0x80>
 8001ba4:	220c      	movs	r2, #12
 8001ba6:	469b      	mov	fp, r3
 8001ba8:	2303      	movs	r3, #3
 8001baa:	46a0      	mov	r8, r4
 8001bac:	4691      	mov	r9, r2
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	e675      	b.n	800189e <__aeabi_ddiv+0x4a>
 8001bb2:	2304      	movs	r3, #4
 8001bb4:	4699      	mov	r9, r3
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	469b      	mov	fp, r3
 8001bba:	3301      	adds	r3, #1
 8001bbc:	2500      	movs	r5, #0
 8001bbe:	9300      	str	r3, [sp, #0]
 8001bc0:	e66d      	b.n	800189e <__aeabi_ddiv+0x4a>
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	000007ff 	.word	0x000007ff
 8001bc8:	fffffc01 	.word	0xfffffc01
 8001bcc:	0800cfc8 	.word	0x0800cfc8
 8001bd0:	000003ff 	.word	0x000003ff
 8001bd4:	feffffff 	.word	0xfeffffff
 8001bd8:	000007fe 	.word	0x000007fe
 8001bdc:	000003f3 	.word	0x000003f3
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	fffff801 	.word	0xfffff801
 8001be8:	464a      	mov	r2, r9
 8001bea:	2301      	movs	r3, #1
 8001bec:	431a      	orrs	r2, r3
 8001bee:	4691      	mov	r9, r2
 8001bf0:	2400      	movs	r4, #0
 8001bf2:	2001      	movs	r0, #1
 8001bf4:	e66e      	b.n	80018d4 <__aeabi_ddiv+0x80>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	2280      	movs	r2, #128	; 0x80
 8001bfa:	469a      	mov	sl, r3
 8001bfc:	2500      	movs	r5, #0
 8001bfe:	4b88      	ldr	r3, [pc, #544]	; (8001e20 <__aeabi_ddiv+0x5cc>)
 8001c00:	0312      	lsls	r2, r2, #12
 8001c02:	e67e      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001c04:	2501      	movs	r5, #1
 8001c06:	426d      	negs	r5, r5
 8001c08:	2201      	movs	r2, #1
 8001c0a:	1ad2      	subs	r2, r2, r3
 8001c0c:	2a38      	cmp	r2, #56	; 0x38
 8001c0e:	dd00      	ble.n	8001c12 <__aeabi_ddiv+0x3be>
 8001c10:	e674      	b.n	80018fc <__aeabi_ddiv+0xa8>
 8001c12:	2a1f      	cmp	r2, #31
 8001c14:	dc00      	bgt.n	8001c18 <__aeabi_ddiv+0x3c4>
 8001c16:	e0bd      	b.n	8001d94 <__aeabi_ddiv+0x540>
 8001c18:	211f      	movs	r1, #31
 8001c1a:	4249      	negs	r1, r1
 8001c1c:	1acb      	subs	r3, r1, r3
 8001c1e:	4641      	mov	r1, r8
 8001c20:	40d9      	lsrs	r1, r3
 8001c22:	000b      	movs	r3, r1
 8001c24:	2a20      	cmp	r2, #32
 8001c26:	d004      	beq.n	8001c32 <__aeabi_ddiv+0x3de>
 8001c28:	4641      	mov	r1, r8
 8001c2a:	4a7e      	ldr	r2, [pc, #504]	; (8001e24 <__aeabi_ddiv+0x5d0>)
 8001c2c:	445a      	add	r2, fp
 8001c2e:	4091      	lsls	r1, r2
 8001c30:	430d      	orrs	r5, r1
 8001c32:	0029      	movs	r1, r5
 8001c34:	1e4a      	subs	r2, r1, #1
 8001c36:	4191      	sbcs	r1, r2
 8001c38:	4319      	orrs	r1, r3
 8001c3a:	2307      	movs	r3, #7
 8001c3c:	001d      	movs	r5, r3
 8001c3e:	2200      	movs	r2, #0
 8001c40:	400d      	ands	r5, r1
 8001c42:	420b      	tst	r3, r1
 8001c44:	d100      	bne.n	8001c48 <__aeabi_ddiv+0x3f4>
 8001c46:	e0d0      	b.n	8001dea <__aeabi_ddiv+0x596>
 8001c48:	220f      	movs	r2, #15
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	2a04      	cmp	r2, #4
 8001c50:	d100      	bne.n	8001c54 <__aeabi_ddiv+0x400>
 8001c52:	e0c7      	b.n	8001de4 <__aeabi_ddiv+0x590>
 8001c54:	1d0a      	adds	r2, r1, #4
 8001c56:	428a      	cmp	r2, r1
 8001c58:	4189      	sbcs	r1, r1
 8001c5a:	4249      	negs	r1, r1
 8001c5c:	185b      	adds	r3, r3, r1
 8001c5e:	0011      	movs	r1, r2
 8001c60:	021a      	lsls	r2, r3, #8
 8001c62:	d400      	bmi.n	8001c66 <__aeabi_ddiv+0x412>
 8001c64:	e0be      	b.n	8001de4 <__aeabi_ddiv+0x590>
 8001c66:	2301      	movs	r3, #1
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2500      	movs	r5, #0
 8001c6c:	e649      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001c6e:	2280      	movs	r2, #128	; 0x80
 8001c70:	4643      	mov	r3, r8
 8001c72:	0312      	lsls	r2, r2, #12
 8001c74:	4213      	tst	r3, r2
 8001c76:	d008      	beq.n	8001c8a <__aeabi_ddiv+0x436>
 8001c78:	4214      	tst	r4, r2
 8001c7a:	d106      	bne.n	8001c8a <__aeabi_ddiv+0x436>
 8001c7c:	4322      	orrs	r2, r4
 8001c7e:	0312      	lsls	r2, r2, #12
 8001c80:	46ba      	mov	sl, r7
 8001c82:	000d      	movs	r5, r1
 8001c84:	4b66      	ldr	r3, [pc, #408]	; (8001e20 <__aeabi_ddiv+0x5cc>)
 8001c86:	0b12      	lsrs	r2, r2, #12
 8001c88:	e63b      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001c8a:	2280      	movs	r2, #128	; 0x80
 8001c8c:	4643      	mov	r3, r8
 8001c8e:	0312      	lsls	r2, r2, #12
 8001c90:	431a      	orrs	r2, r3
 8001c92:	0312      	lsls	r2, r2, #12
 8001c94:	46b2      	mov	sl, r6
 8001c96:	4b62      	ldr	r3, [pc, #392]	; (8001e20 <__aeabi_ddiv+0x5cc>)
 8001c98:	0b12      	lsrs	r2, r2, #12
 8001c9a:	e632      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d100      	bne.n	8001ca2 <__aeabi_ddiv+0x44e>
 8001ca0:	e702      	b.n	8001aa8 <__aeabi_ddiv+0x254>
 8001ca2:	19a6      	adds	r6, r4, r6
 8001ca4:	1e6a      	subs	r2, r5, #1
 8001ca6:	42a6      	cmp	r6, r4
 8001ca8:	d200      	bcs.n	8001cac <__aeabi_ddiv+0x458>
 8001caa:	e089      	b.n	8001dc0 <__aeabi_ddiv+0x56c>
 8001cac:	4286      	cmp	r6, r0
 8001cae:	d200      	bcs.n	8001cb2 <__aeabi_ddiv+0x45e>
 8001cb0:	e09f      	b.n	8001df2 <__aeabi_ddiv+0x59e>
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_ddiv+0x462>
 8001cb4:	e0af      	b.n	8001e16 <__aeabi_ddiv+0x5c2>
 8001cb6:	0015      	movs	r5, r2
 8001cb8:	e6f4      	b.n	8001aa4 <__aeabi_ddiv+0x250>
 8001cba:	42a9      	cmp	r1, r5
 8001cbc:	d900      	bls.n	8001cc0 <__aeabi_ddiv+0x46c>
 8001cbe:	e63c      	b.n	800193a <__aeabi_ddiv+0xe6>
 8001cc0:	4643      	mov	r3, r8
 8001cc2:	07de      	lsls	r6, r3, #31
 8001cc4:	0858      	lsrs	r0, r3, #1
 8001cc6:	086b      	lsrs	r3, r5, #1
 8001cc8:	431e      	orrs	r6, r3
 8001cca:	07ed      	lsls	r5, r5, #31
 8001ccc:	e63c      	b.n	8001948 <__aeabi_ddiv+0xf4>
 8001cce:	f001 f977 	bl	8002fc0 <__clzsi2>
 8001cd2:	0001      	movs	r1, r0
 8001cd4:	0002      	movs	r2, r0
 8001cd6:	3115      	adds	r1, #21
 8001cd8:	3220      	adds	r2, #32
 8001cda:	291c      	cmp	r1, #28
 8001cdc:	dc00      	bgt.n	8001ce0 <__aeabi_ddiv+0x48c>
 8001cde:	e72c      	b.n	8001b3a <__aeabi_ddiv+0x2e6>
 8001ce0:	464b      	mov	r3, r9
 8001ce2:	3808      	subs	r0, #8
 8001ce4:	4083      	lsls	r3, r0
 8001ce6:	2500      	movs	r5, #0
 8001ce8:	4698      	mov	r8, r3
 8001cea:	e732      	b.n	8001b52 <__aeabi_ddiv+0x2fe>
 8001cec:	f001 f968 	bl	8002fc0 <__clzsi2>
 8001cf0:	0003      	movs	r3, r0
 8001cf2:	001a      	movs	r2, r3
 8001cf4:	3215      	adds	r2, #21
 8001cf6:	3020      	adds	r0, #32
 8001cf8:	2a1c      	cmp	r2, #28
 8001cfa:	dc00      	bgt.n	8001cfe <__aeabi_ddiv+0x4aa>
 8001cfc:	e6ff      	b.n	8001afe <__aeabi_ddiv+0x2aa>
 8001cfe:	4654      	mov	r4, sl
 8001d00:	3b08      	subs	r3, #8
 8001d02:	2100      	movs	r1, #0
 8001d04:	409c      	lsls	r4, r3
 8001d06:	e705      	b.n	8001b14 <__aeabi_ddiv+0x2c0>
 8001d08:	1936      	adds	r6, r6, r4
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	42b4      	cmp	r4, r6
 8001d0e:	d900      	bls.n	8001d12 <__aeabi_ddiv+0x4be>
 8001d10:	e6a6      	b.n	8001a60 <__aeabi_ddiv+0x20c>
 8001d12:	42b2      	cmp	r2, r6
 8001d14:	d800      	bhi.n	8001d18 <__aeabi_ddiv+0x4c4>
 8001d16:	e6a3      	b.n	8001a60 <__aeabi_ddiv+0x20c>
 8001d18:	1e83      	subs	r3, r0, #2
 8001d1a:	1936      	adds	r6, r6, r4
 8001d1c:	e6a0      	b.n	8001a60 <__aeabi_ddiv+0x20c>
 8001d1e:	1909      	adds	r1, r1, r4
 8001d20:	3d01      	subs	r5, #1
 8001d22:	428c      	cmp	r4, r1
 8001d24:	d900      	bls.n	8001d28 <__aeabi_ddiv+0x4d4>
 8001d26:	e68d      	b.n	8001a44 <__aeabi_ddiv+0x1f0>
 8001d28:	428a      	cmp	r2, r1
 8001d2a:	d800      	bhi.n	8001d2e <__aeabi_ddiv+0x4da>
 8001d2c:	e68a      	b.n	8001a44 <__aeabi_ddiv+0x1f0>
 8001d2e:	1e85      	subs	r5, r0, #2
 8001d30:	1909      	adds	r1, r1, r4
 8001d32:	e687      	b.n	8001a44 <__aeabi_ddiv+0x1f0>
 8001d34:	220f      	movs	r2, #15
 8001d36:	402a      	ands	r2, r5
 8001d38:	2a04      	cmp	r2, #4
 8001d3a:	d100      	bne.n	8001d3e <__aeabi_ddiv+0x4ea>
 8001d3c:	e6bc      	b.n	8001ab8 <__aeabi_ddiv+0x264>
 8001d3e:	1d29      	adds	r1, r5, #4
 8001d40:	42a9      	cmp	r1, r5
 8001d42:	41ad      	sbcs	r5, r5
 8001d44:	426d      	negs	r5, r5
 8001d46:	08c9      	lsrs	r1, r1, #3
 8001d48:	44a8      	add	r8, r5
 8001d4a:	e6b6      	b.n	8001aba <__aeabi_ddiv+0x266>
 8001d4c:	42af      	cmp	r7, r5
 8001d4e:	d900      	bls.n	8001d52 <__aeabi_ddiv+0x4fe>
 8001d50:	e662      	b.n	8001a18 <__aeabi_ddiv+0x1c4>
 8001d52:	4281      	cmp	r1, r0
 8001d54:	d804      	bhi.n	8001d60 <__aeabi_ddiv+0x50c>
 8001d56:	d000      	beq.n	8001d5a <__aeabi_ddiv+0x506>
 8001d58:	e65e      	b.n	8001a18 <__aeabi_ddiv+0x1c4>
 8001d5a:	42ae      	cmp	r6, r5
 8001d5c:	d800      	bhi.n	8001d60 <__aeabi_ddiv+0x50c>
 8001d5e:	e65b      	b.n	8001a18 <__aeabi_ddiv+0x1c4>
 8001d60:	2302      	movs	r3, #2
 8001d62:	425b      	negs	r3, r3
 8001d64:	469c      	mov	ip, r3
 8001d66:	9b00      	ldr	r3, [sp, #0]
 8001d68:	44e0      	add	r8, ip
 8001d6a:	469c      	mov	ip, r3
 8001d6c:	4465      	add	r5, ip
 8001d6e:	429d      	cmp	r5, r3
 8001d70:	419b      	sbcs	r3, r3
 8001d72:	425b      	negs	r3, r3
 8001d74:	191b      	adds	r3, r3, r4
 8001d76:	18c0      	adds	r0, r0, r3
 8001d78:	e64f      	b.n	8001a1a <__aeabi_ddiv+0x1c6>
 8001d7a:	42b2      	cmp	r2, r6
 8001d7c:	d800      	bhi.n	8001d80 <__aeabi_ddiv+0x52c>
 8001d7e:	e612      	b.n	80019a6 <__aeabi_ddiv+0x152>
 8001d80:	1e83      	subs	r3, r0, #2
 8001d82:	1936      	adds	r6, r6, r4
 8001d84:	e60f      	b.n	80019a6 <__aeabi_ddiv+0x152>
 8001d86:	428a      	cmp	r2, r1
 8001d88:	d800      	bhi.n	8001d8c <__aeabi_ddiv+0x538>
 8001d8a:	e5fa      	b.n	8001982 <__aeabi_ddiv+0x12e>
 8001d8c:	1e83      	subs	r3, r0, #2
 8001d8e:	4698      	mov	r8, r3
 8001d90:	1909      	adds	r1, r1, r4
 8001d92:	e5f6      	b.n	8001982 <__aeabi_ddiv+0x12e>
 8001d94:	4b24      	ldr	r3, [pc, #144]	; (8001e28 <__aeabi_ddiv+0x5d4>)
 8001d96:	0028      	movs	r0, r5
 8001d98:	445b      	add	r3, fp
 8001d9a:	4641      	mov	r1, r8
 8001d9c:	409d      	lsls	r5, r3
 8001d9e:	4099      	lsls	r1, r3
 8001da0:	40d0      	lsrs	r0, r2
 8001da2:	1e6b      	subs	r3, r5, #1
 8001da4:	419d      	sbcs	r5, r3
 8001da6:	4643      	mov	r3, r8
 8001da8:	4301      	orrs	r1, r0
 8001daa:	4329      	orrs	r1, r5
 8001dac:	40d3      	lsrs	r3, r2
 8001dae:	074a      	lsls	r2, r1, #29
 8001db0:	d100      	bne.n	8001db4 <__aeabi_ddiv+0x560>
 8001db2:	e755      	b.n	8001c60 <__aeabi_ddiv+0x40c>
 8001db4:	220f      	movs	r2, #15
 8001db6:	400a      	ands	r2, r1
 8001db8:	2a04      	cmp	r2, #4
 8001dba:	d000      	beq.n	8001dbe <__aeabi_ddiv+0x56a>
 8001dbc:	e74a      	b.n	8001c54 <__aeabi_ddiv+0x400>
 8001dbe:	e74f      	b.n	8001c60 <__aeabi_ddiv+0x40c>
 8001dc0:	0015      	movs	r5, r2
 8001dc2:	4286      	cmp	r6, r0
 8001dc4:	d000      	beq.n	8001dc8 <__aeabi_ddiv+0x574>
 8001dc6:	e66d      	b.n	8001aa4 <__aeabi_ddiv+0x250>
 8001dc8:	9a00      	ldr	r2, [sp, #0]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d000      	beq.n	8001dd0 <__aeabi_ddiv+0x57c>
 8001dce:	e669      	b.n	8001aa4 <__aeabi_ddiv+0x250>
 8001dd0:	e66a      	b.n	8001aa8 <__aeabi_ddiv+0x254>
 8001dd2:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <__aeabi_ddiv+0x5d8>)
 8001dd4:	445b      	add	r3, fp
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	dc00      	bgt.n	8001ddc <__aeabi_ddiv+0x588>
 8001dda:	e713      	b.n	8001c04 <__aeabi_ddiv+0x3b0>
 8001ddc:	2501      	movs	r5, #1
 8001dde:	2100      	movs	r1, #0
 8001de0:	44a8      	add	r8, r5
 8001de2:	e66a      	b.n	8001aba <__aeabi_ddiv+0x266>
 8001de4:	075d      	lsls	r5, r3, #29
 8001de6:	025b      	lsls	r3, r3, #9
 8001de8:	0b1a      	lsrs	r2, r3, #12
 8001dea:	08c9      	lsrs	r1, r1, #3
 8001dec:	2300      	movs	r3, #0
 8001dee:	430d      	orrs	r5, r1
 8001df0:	e587      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001df2:	9900      	ldr	r1, [sp, #0]
 8001df4:	3d02      	subs	r5, #2
 8001df6:	004a      	lsls	r2, r1, #1
 8001df8:	428a      	cmp	r2, r1
 8001dfa:	41bf      	sbcs	r7, r7
 8001dfc:	427f      	negs	r7, r7
 8001dfe:	193f      	adds	r7, r7, r4
 8001e00:	19f6      	adds	r6, r6, r7
 8001e02:	9200      	str	r2, [sp, #0]
 8001e04:	e7dd      	b.n	8001dc2 <__aeabi_ddiv+0x56e>
 8001e06:	2280      	movs	r2, #128	; 0x80
 8001e08:	4643      	mov	r3, r8
 8001e0a:	0312      	lsls	r2, r2, #12
 8001e0c:	431a      	orrs	r2, r3
 8001e0e:	0312      	lsls	r2, r2, #12
 8001e10:	4b03      	ldr	r3, [pc, #12]	; (8001e20 <__aeabi_ddiv+0x5cc>)
 8001e12:	0b12      	lsrs	r2, r2, #12
 8001e14:	e575      	b.n	8001902 <__aeabi_ddiv+0xae>
 8001e16:	9900      	ldr	r1, [sp, #0]
 8001e18:	4299      	cmp	r1, r3
 8001e1a:	d3ea      	bcc.n	8001df2 <__aeabi_ddiv+0x59e>
 8001e1c:	0015      	movs	r5, r2
 8001e1e:	e7d3      	b.n	8001dc8 <__aeabi_ddiv+0x574>
 8001e20:	000007ff 	.word	0x000007ff
 8001e24:	0000043e 	.word	0x0000043e
 8001e28:	0000041e 	.word	0x0000041e
 8001e2c:	000003ff 	.word	0x000003ff

08001e30 <__eqdf2>:
 8001e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e32:	464e      	mov	r6, r9
 8001e34:	4645      	mov	r5, r8
 8001e36:	46de      	mov	lr, fp
 8001e38:	4657      	mov	r7, sl
 8001e3a:	4690      	mov	r8, r2
 8001e3c:	b5e0      	push	{r5, r6, r7, lr}
 8001e3e:	0017      	movs	r7, r2
 8001e40:	031a      	lsls	r2, r3, #12
 8001e42:	0b12      	lsrs	r2, r2, #12
 8001e44:	0005      	movs	r5, r0
 8001e46:	4684      	mov	ip, r0
 8001e48:	4819      	ldr	r0, [pc, #100]	; (8001eb0 <__eqdf2+0x80>)
 8001e4a:	030e      	lsls	r6, r1, #12
 8001e4c:	004c      	lsls	r4, r1, #1
 8001e4e:	4691      	mov	r9, r2
 8001e50:	005a      	lsls	r2, r3, #1
 8001e52:	0fdb      	lsrs	r3, r3, #31
 8001e54:	469b      	mov	fp, r3
 8001e56:	0b36      	lsrs	r6, r6, #12
 8001e58:	0d64      	lsrs	r4, r4, #21
 8001e5a:	0fc9      	lsrs	r1, r1, #31
 8001e5c:	0d52      	lsrs	r2, r2, #21
 8001e5e:	4284      	cmp	r4, r0
 8001e60:	d019      	beq.n	8001e96 <__eqdf2+0x66>
 8001e62:	4282      	cmp	r2, r0
 8001e64:	d010      	beq.n	8001e88 <__eqdf2+0x58>
 8001e66:	2001      	movs	r0, #1
 8001e68:	4294      	cmp	r4, r2
 8001e6a:	d10e      	bne.n	8001e8a <__eqdf2+0x5a>
 8001e6c:	454e      	cmp	r6, r9
 8001e6e:	d10c      	bne.n	8001e8a <__eqdf2+0x5a>
 8001e70:	2001      	movs	r0, #1
 8001e72:	45c4      	cmp	ip, r8
 8001e74:	d109      	bne.n	8001e8a <__eqdf2+0x5a>
 8001e76:	4559      	cmp	r1, fp
 8001e78:	d017      	beq.n	8001eaa <__eqdf2+0x7a>
 8001e7a:	2c00      	cmp	r4, #0
 8001e7c:	d105      	bne.n	8001e8a <__eqdf2+0x5a>
 8001e7e:	0030      	movs	r0, r6
 8001e80:	4328      	orrs	r0, r5
 8001e82:	1e43      	subs	r3, r0, #1
 8001e84:	4198      	sbcs	r0, r3
 8001e86:	e000      	b.n	8001e8a <__eqdf2+0x5a>
 8001e88:	2001      	movs	r0, #1
 8001e8a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e8c:	46bb      	mov	fp, r7
 8001e8e:	46b2      	mov	sl, r6
 8001e90:	46a9      	mov	r9, r5
 8001e92:	46a0      	mov	r8, r4
 8001e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e96:	0033      	movs	r3, r6
 8001e98:	2001      	movs	r0, #1
 8001e9a:	432b      	orrs	r3, r5
 8001e9c:	d1f5      	bne.n	8001e8a <__eqdf2+0x5a>
 8001e9e:	42a2      	cmp	r2, r4
 8001ea0:	d1f3      	bne.n	8001e8a <__eqdf2+0x5a>
 8001ea2:	464b      	mov	r3, r9
 8001ea4:	433b      	orrs	r3, r7
 8001ea6:	d1f0      	bne.n	8001e8a <__eqdf2+0x5a>
 8001ea8:	e7e2      	b.n	8001e70 <__eqdf2+0x40>
 8001eaa:	2000      	movs	r0, #0
 8001eac:	e7ed      	b.n	8001e8a <__eqdf2+0x5a>
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	000007ff 	.word	0x000007ff

08001eb4 <__gedf2>:
 8001eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb6:	4647      	mov	r7, r8
 8001eb8:	46ce      	mov	lr, r9
 8001eba:	0004      	movs	r4, r0
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	0016      	movs	r6, r2
 8001ec0:	031b      	lsls	r3, r3, #12
 8001ec2:	0b1b      	lsrs	r3, r3, #12
 8001ec4:	4d2d      	ldr	r5, [pc, #180]	; (8001f7c <__gedf2+0xc8>)
 8001ec6:	004a      	lsls	r2, r1, #1
 8001ec8:	4699      	mov	r9, r3
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	0043      	lsls	r3, r0, #1
 8001ece:	030f      	lsls	r7, r1, #12
 8001ed0:	46a4      	mov	ip, r4
 8001ed2:	46b0      	mov	r8, r6
 8001ed4:	0b3f      	lsrs	r7, r7, #12
 8001ed6:	0d52      	lsrs	r2, r2, #21
 8001ed8:	0fc9      	lsrs	r1, r1, #31
 8001eda:	0d5b      	lsrs	r3, r3, #21
 8001edc:	0fc0      	lsrs	r0, r0, #31
 8001ede:	42aa      	cmp	r2, r5
 8001ee0:	d021      	beq.n	8001f26 <__gedf2+0x72>
 8001ee2:	42ab      	cmp	r3, r5
 8001ee4:	d013      	beq.n	8001f0e <__gedf2+0x5a>
 8001ee6:	2a00      	cmp	r2, #0
 8001ee8:	d122      	bne.n	8001f30 <__gedf2+0x7c>
 8001eea:	433c      	orrs	r4, r7
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d102      	bne.n	8001ef6 <__gedf2+0x42>
 8001ef0:	464d      	mov	r5, r9
 8001ef2:	432e      	orrs	r6, r5
 8001ef4:	d022      	beq.n	8001f3c <__gedf2+0x88>
 8001ef6:	2c00      	cmp	r4, #0
 8001ef8:	d010      	beq.n	8001f1c <__gedf2+0x68>
 8001efa:	4281      	cmp	r1, r0
 8001efc:	d022      	beq.n	8001f44 <__gedf2+0x90>
 8001efe:	2002      	movs	r0, #2
 8001f00:	3901      	subs	r1, #1
 8001f02:	4008      	ands	r0, r1
 8001f04:	3801      	subs	r0, #1
 8001f06:	bcc0      	pop	{r6, r7}
 8001f08:	46b9      	mov	r9, r7
 8001f0a:	46b0      	mov	r8, r6
 8001f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f0e:	464d      	mov	r5, r9
 8001f10:	432e      	orrs	r6, r5
 8001f12:	d129      	bne.n	8001f68 <__gedf2+0xb4>
 8001f14:	2a00      	cmp	r2, #0
 8001f16:	d1f0      	bne.n	8001efa <__gedf2+0x46>
 8001f18:	433c      	orrs	r4, r7
 8001f1a:	d1ee      	bne.n	8001efa <__gedf2+0x46>
 8001f1c:	2800      	cmp	r0, #0
 8001f1e:	d1f2      	bne.n	8001f06 <__gedf2+0x52>
 8001f20:	2001      	movs	r0, #1
 8001f22:	4240      	negs	r0, r0
 8001f24:	e7ef      	b.n	8001f06 <__gedf2+0x52>
 8001f26:	003d      	movs	r5, r7
 8001f28:	4325      	orrs	r5, r4
 8001f2a:	d11d      	bne.n	8001f68 <__gedf2+0xb4>
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d0ee      	beq.n	8001f0e <__gedf2+0x5a>
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1e2      	bne.n	8001efa <__gedf2+0x46>
 8001f34:	464c      	mov	r4, r9
 8001f36:	4326      	orrs	r6, r4
 8001f38:	d1df      	bne.n	8001efa <__gedf2+0x46>
 8001f3a:	e7e0      	b.n	8001efe <__gedf2+0x4a>
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	2c00      	cmp	r4, #0
 8001f40:	d0e1      	beq.n	8001f06 <__gedf2+0x52>
 8001f42:	e7dc      	b.n	8001efe <__gedf2+0x4a>
 8001f44:	429a      	cmp	r2, r3
 8001f46:	dc0a      	bgt.n	8001f5e <__gedf2+0xaa>
 8001f48:	dbe8      	blt.n	8001f1c <__gedf2+0x68>
 8001f4a:	454f      	cmp	r7, r9
 8001f4c:	d8d7      	bhi.n	8001efe <__gedf2+0x4a>
 8001f4e:	d00e      	beq.n	8001f6e <__gedf2+0xba>
 8001f50:	2000      	movs	r0, #0
 8001f52:	454f      	cmp	r7, r9
 8001f54:	d2d7      	bcs.n	8001f06 <__gedf2+0x52>
 8001f56:	2900      	cmp	r1, #0
 8001f58:	d0e2      	beq.n	8001f20 <__gedf2+0x6c>
 8001f5a:	0008      	movs	r0, r1
 8001f5c:	e7d3      	b.n	8001f06 <__gedf2+0x52>
 8001f5e:	4243      	negs	r3, r0
 8001f60:	4158      	adcs	r0, r3
 8001f62:	0040      	lsls	r0, r0, #1
 8001f64:	3801      	subs	r0, #1
 8001f66:	e7ce      	b.n	8001f06 <__gedf2+0x52>
 8001f68:	2002      	movs	r0, #2
 8001f6a:	4240      	negs	r0, r0
 8001f6c:	e7cb      	b.n	8001f06 <__gedf2+0x52>
 8001f6e:	45c4      	cmp	ip, r8
 8001f70:	d8c5      	bhi.n	8001efe <__gedf2+0x4a>
 8001f72:	2000      	movs	r0, #0
 8001f74:	45c4      	cmp	ip, r8
 8001f76:	d2c6      	bcs.n	8001f06 <__gedf2+0x52>
 8001f78:	e7ed      	b.n	8001f56 <__gedf2+0xa2>
 8001f7a:	46c0      	nop			; (mov r8, r8)
 8001f7c:	000007ff 	.word	0x000007ff

08001f80 <__ledf2>:
 8001f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f82:	4647      	mov	r7, r8
 8001f84:	46ce      	mov	lr, r9
 8001f86:	0004      	movs	r4, r0
 8001f88:	0018      	movs	r0, r3
 8001f8a:	0016      	movs	r6, r2
 8001f8c:	031b      	lsls	r3, r3, #12
 8001f8e:	0b1b      	lsrs	r3, r3, #12
 8001f90:	4d2c      	ldr	r5, [pc, #176]	; (8002044 <__ledf2+0xc4>)
 8001f92:	004a      	lsls	r2, r1, #1
 8001f94:	4699      	mov	r9, r3
 8001f96:	b580      	push	{r7, lr}
 8001f98:	0043      	lsls	r3, r0, #1
 8001f9a:	030f      	lsls	r7, r1, #12
 8001f9c:	46a4      	mov	ip, r4
 8001f9e:	46b0      	mov	r8, r6
 8001fa0:	0b3f      	lsrs	r7, r7, #12
 8001fa2:	0d52      	lsrs	r2, r2, #21
 8001fa4:	0fc9      	lsrs	r1, r1, #31
 8001fa6:	0d5b      	lsrs	r3, r3, #21
 8001fa8:	0fc0      	lsrs	r0, r0, #31
 8001faa:	42aa      	cmp	r2, r5
 8001fac:	d00d      	beq.n	8001fca <__ledf2+0x4a>
 8001fae:	42ab      	cmp	r3, r5
 8001fb0:	d010      	beq.n	8001fd4 <__ledf2+0x54>
 8001fb2:	2a00      	cmp	r2, #0
 8001fb4:	d127      	bne.n	8002006 <__ledf2+0x86>
 8001fb6:	433c      	orrs	r4, r7
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d111      	bne.n	8001fe0 <__ledf2+0x60>
 8001fbc:	464d      	mov	r5, r9
 8001fbe:	432e      	orrs	r6, r5
 8001fc0:	d10e      	bne.n	8001fe0 <__ledf2+0x60>
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	2c00      	cmp	r4, #0
 8001fc6:	d015      	beq.n	8001ff4 <__ledf2+0x74>
 8001fc8:	e00e      	b.n	8001fe8 <__ledf2+0x68>
 8001fca:	003d      	movs	r5, r7
 8001fcc:	4325      	orrs	r5, r4
 8001fce:	d110      	bne.n	8001ff2 <__ledf2+0x72>
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d118      	bne.n	8002006 <__ledf2+0x86>
 8001fd4:	464d      	mov	r5, r9
 8001fd6:	432e      	orrs	r6, r5
 8001fd8:	d10b      	bne.n	8001ff2 <__ledf2+0x72>
 8001fda:	2a00      	cmp	r2, #0
 8001fdc:	d102      	bne.n	8001fe4 <__ledf2+0x64>
 8001fde:	433c      	orrs	r4, r7
 8001fe0:	2c00      	cmp	r4, #0
 8001fe2:	d00b      	beq.n	8001ffc <__ledf2+0x7c>
 8001fe4:	4281      	cmp	r1, r0
 8001fe6:	d014      	beq.n	8002012 <__ledf2+0x92>
 8001fe8:	2002      	movs	r0, #2
 8001fea:	3901      	subs	r1, #1
 8001fec:	4008      	ands	r0, r1
 8001fee:	3801      	subs	r0, #1
 8001ff0:	e000      	b.n	8001ff4 <__ledf2+0x74>
 8001ff2:	2002      	movs	r0, #2
 8001ff4:	bcc0      	pop	{r6, r7}
 8001ff6:	46b9      	mov	r9, r7
 8001ff8:	46b0      	mov	r8, r6
 8001ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ffc:	2800      	cmp	r0, #0
 8001ffe:	d1f9      	bne.n	8001ff4 <__ledf2+0x74>
 8002000:	2001      	movs	r0, #1
 8002002:	4240      	negs	r0, r0
 8002004:	e7f6      	b.n	8001ff4 <__ledf2+0x74>
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1ec      	bne.n	8001fe4 <__ledf2+0x64>
 800200a:	464c      	mov	r4, r9
 800200c:	4326      	orrs	r6, r4
 800200e:	d1e9      	bne.n	8001fe4 <__ledf2+0x64>
 8002010:	e7ea      	b.n	8001fe8 <__ledf2+0x68>
 8002012:	429a      	cmp	r2, r3
 8002014:	dd04      	ble.n	8002020 <__ledf2+0xa0>
 8002016:	4243      	negs	r3, r0
 8002018:	4158      	adcs	r0, r3
 800201a:	0040      	lsls	r0, r0, #1
 800201c:	3801      	subs	r0, #1
 800201e:	e7e9      	b.n	8001ff4 <__ledf2+0x74>
 8002020:	429a      	cmp	r2, r3
 8002022:	dbeb      	blt.n	8001ffc <__ledf2+0x7c>
 8002024:	454f      	cmp	r7, r9
 8002026:	d8df      	bhi.n	8001fe8 <__ledf2+0x68>
 8002028:	d006      	beq.n	8002038 <__ledf2+0xb8>
 800202a:	2000      	movs	r0, #0
 800202c:	454f      	cmp	r7, r9
 800202e:	d2e1      	bcs.n	8001ff4 <__ledf2+0x74>
 8002030:	2900      	cmp	r1, #0
 8002032:	d0e5      	beq.n	8002000 <__ledf2+0x80>
 8002034:	0008      	movs	r0, r1
 8002036:	e7dd      	b.n	8001ff4 <__ledf2+0x74>
 8002038:	45c4      	cmp	ip, r8
 800203a:	d8d5      	bhi.n	8001fe8 <__ledf2+0x68>
 800203c:	2000      	movs	r0, #0
 800203e:	45c4      	cmp	ip, r8
 8002040:	d2d8      	bcs.n	8001ff4 <__ledf2+0x74>
 8002042:	e7f5      	b.n	8002030 <__ledf2+0xb0>
 8002044:	000007ff 	.word	0x000007ff

08002048 <__aeabi_dmul>:
 8002048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800204a:	4645      	mov	r5, r8
 800204c:	46de      	mov	lr, fp
 800204e:	4657      	mov	r7, sl
 8002050:	464e      	mov	r6, r9
 8002052:	b5e0      	push	{r5, r6, r7, lr}
 8002054:	001f      	movs	r7, r3
 8002056:	030b      	lsls	r3, r1, #12
 8002058:	0b1b      	lsrs	r3, r3, #12
 800205a:	469b      	mov	fp, r3
 800205c:	004d      	lsls	r5, r1, #1
 800205e:	0fcb      	lsrs	r3, r1, #31
 8002060:	0004      	movs	r4, r0
 8002062:	4691      	mov	r9, r2
 8002064:	4698      	mov	r8, r3
 8002066:	b087      	sub	sp, #28
 8002068:	0d6d      	lsrs	r5, r5, #21
 800206a:	d100      	bne.n	800206e <__aeabi_dmul+0x26>
 800206c:	e1cd      	b.n	800240a <__aeabi_dmul+0x3c2>
 800206e:	4bce      	ldr	r3, [pc, #824]	; (80023a8 <__aeabi_dmul+0x360>)
 8002070:	429d      	cmp	r5, r3
 8002072:	d100      	bne.n	8002076 <__aeabi_dmul+0x2e>
 8002074:	e1e9      	b.n	800244a <__aeabi_dmul+0x402>
 8002076:	465a      	mov	r2, fp
 8002078:	0f43      	lsrs	r3, r0, #29
 800207a:	00d2      	lsls	r2, r2, #3
 800207c:	4313      	orrs	r3, r2
 800207e:	2280      	movs	r2, #128	; 0x80
 8002080:	0412      	lsls	r2, r2, #16
 8002082:	431a      	orrs	r2, r3
 8002084:	00c3      	lsls	r3, r0, #3
 8002086:	469a      	mov	sl, r3
 8002088:	4bc8      	ldr	r3, [pc, #800]	; (80023ac <__aeabi_dmul+0x364>)
 800208a:	4693      	mov	fp, r2
 800208c:	469c      	mov	ip, r3
 800208e:	2300      	movs	r3, #0
 8002090:	2600      	movs	r6, #0
 8002092:	4465      	add	r5, ip
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	033c      	lsls	r4, r7, #12
 8002098:	007b      	lsls	r3, r7, #1
 800209a:	4648      	mov	r0, r9
 800209c:	0b24      	lsrs	r4, r4, #12
 800209e:	0d5b      	lsrs	r3, r3, #21
 80020a0:	0fff      	lsrs	r7, r7, #31
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d100      	bne.n	80020a8 <__aeabi_dmul+0x60>
 80020a6:	e189      	b.n	80023bc <__aeabi_dmul+0x374>
 80020a8:	4abf      	ldr	r2, [pc, #764]	; (80023a8 <__aeabi_dmul+0x360>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d019      	beq.n	80020e2 <__aeabi_dmul+0x9a>
 80020ae:	0f42      	lsrs	r2, r0, #29
 80020b0:	00e4      	lsls	r4, r4, #3
 80020b2:	4322      	orrs	r2, r4
 80020b4:	2480      	movs	r4, #128	; 0x80
 80020b6:	0424      	lsls	r4, r4, #16
 80020b8:	4314      	orrs	r4, r2
 80020ba:	4abc      	ldr	r2, [pc, #752]	; (80023ac <__aeabi_dmul+0x364>)
 80020bc:	2100      	movs	r1, #0
 80020be:	4694      	mov	ip, r2
 80020c0:	4642      	mov	r2, r8
 80020c2:	4463      	add	r3, ip
 80020c4:	195b      	adds	r3, r3, r5
 80020c6:	9301      	str	r3, [sp, #4]
 80020c8:	9b01      	ldr	r3, [sp, #4]
 80020ca:	407a      	eors	r2, r7
 80020cc:	3301      	adds	r3, #1
 80020ce:	00c0      	lsls	r0, r0, #3
 80020d0:	b2d2      	uxtb	r2, r2
 80020d2:	9302      	str	r3, [sp, #8]
 80020d4:	2e0a      	cmp	r6, #10
 80020d6:	dd1c      	ble.n	8002112 <__aeabi_dmul+0xca>
 80020d8:	003a      	movs	r2, r7
 80020da:	2e0b      	cmp	r6, #11
 80020dc:	d05e      	beq.n	800219c <__aeabi_dmul+0x154>
 80020de:	4647      	mov	r7, r8
 80020e0:	e056      	b.n	8002190 <__aeabi_dmul+0x148>
 80020e2:	4649      	mov	r1, r9
 80020e4:	4bb0      	ldr	r3, [pc, #704]	; (80023a8 <__aeabi_dmul+0x360>)
 80020e6:	4321      	orrs	r1, r4
 80020e8:	18eb      	adds	r3, r5, r3
 80020ea:	9301      	str	r3, [sp, #4]
 80020ec:	2900      	cmp	r1, #0
 80020ee:	d12a      	bne.n	8002146 <__aeabi_dmul+0xfe>
 80020f0:	2080      	movs	r0, #128	; 0x80
 80020f2:	2202      	movs	r2, #2
 80020f4:	0100      	lsls	r0, r0, #4
 80020f6:	002b      	movs	r3, r5
 80020f8:	4684      	mov	ip, r0
 80020fa:	4316      	orrs	r6, r2
 80020fc:	4642      	mov	r2, r8
 80020fe:	4463      	add	r3, ip
 8002100:	407a      	eors	r2, r7
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	9302      	str	r3, [sp, #8]
 8002106:	2e0a      	cmp	r6, #10
 8002108:	dd00      	ble.n	800210c <__aeabi_dmul+0xc4>
 800210a:	e231      	b.n	8002570 <__aeabi_dmul+0x528>
 800210c:	2000      	movs	r0, #0
 800210e:	2400      	movs	r4, #0
 8002110:	2102      	movs	r1, #2
 8002112:	2e02      	cmp	r6, #2
 8002114:	dc26      	bgt.n	8002164 <__aeabi_dmul+0x11c>
 8002116:	3e01      	subs	r6, #1
 8002118:	2e01      	cmp	r6, #1
 800211a:	d852      	bhi.n	80021c2 <__aeabi_dmul+0x17a>
 800211c:	2902      	cmp	r1, #2
 800211e:	d04c      	beq.n	80021ba <__aeabi_dmul+0x172>
 8002120:	2901      	cmp	r1, #1
 8002122:	d000      	beq.n	8002126 <__aeabi_dmul+0xde>
 8002124:	e118      	b.n	8002358 <__aeabi_dmul+0x310>
 8002126:	2300      	movs	r3, #0
 8002128:	2400      	movs	r4, #0
 800212a:	2500      	movs	r5, #0
 800212c:	051b      	lsls	r3, r3, #20
 800212e:	4323      	orrs	r3, r4
 8002130:	07d2      	lsls	r2, r2, #31
 8002132:	4313      	orrs	r3, r2
 8002134:	0028      	movs	r0, r5
 8002136:	0019      	movs	r1, r3
 8002138:	b007      	add	sp, #28
 800213a:	bcf0      	pop	{r4, r5, r6, r7}
 800213c:	46bb      	mov	fp, r7
 800213e:	46b2      	mov	sl, r6
 8002140:	46a9      	mov	r9, r5
 8002142:	46a0      	mov	r8, r4
 8002144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002146:	2180      	movs	r1, #128	; 0x80
 8002148:	2203      	movs	r2, #3
 800214a:	0109      	lsls	r1, r1, #4
 800214c:	002b      	movs	r3, r5
 800214e:	468c      	mov	ip, r1
 8002150:	4316      	orrs	r6, r2
 8002152:	4642      	mov	r2, r8
 8002154:	4463      	add	r3, ip
 8002156:	407a      	eors	r2, r7
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	9302      	str	r3, [sp, #8]
 800215c:	2e0a      	cmp	r6, #10
 800215e:	dd00      	ble.n	8002162 <__aeabi_dmul+0x11a>
 8002160:	e228      	b.n	80025b4 <__aeabi_dmul+0x56c>
 8002162:	2103      	movs	r1, #3
 8002164:	2501      	movs	r5, #1
 8002166:	40b5      	lsls	r5, r6
 8002168:	46ac      	mov	ip, r5
 800216a:	26a6      	movs	r6, #166	; 0xa6
 800216c:	4663      	mov	r3, ip
 800216e:	00f6      	lsls	r6, r6, #3
 8002170:	4035      	ands	r5, r6
 8002172:	4233      	tst	r3, r6
 8002174:	d10b      	bne.n	800218e <__aeabi_dmul+0x146>
 8002176:	2690      	movs	r6, #144	; 0x90
 8002178:	00b6      	lsls	r6, r6, #2
 800217a:	4233      	tst	r3, r6
 800217c:	d118      	bne.n	80021b0 <__aeabi_dmul+0x168>
 800217e:	3eb9      	subs	r6, #185	; 0xb9
 8002180:	3eff      	subs	r6, #255	; 0xff
 8002182:	421e      	tst	r6, r3
 8002184:	d01d      	beq.n	80021c2 <__aeabi_dmul+0x17a>
 8002186:	46a3      	mov	fp, r4
 8002188:	4682      	mov	sl, r0
 800218a:	9100      	str	r1, [sp, #0]
 800218c:	e000      	b.n	8002190 <__aeabi_dmul+0x148>
 800218e:	0017      	movs	r7, r2
 8002190:	9900      	ldr	r1, [sp, #0]
 8002192:	003a      	movs	r2, r7
 8002194:	2902      	cmp	r1, #2
 8002196:	d010      	beq.n	80021ba <__aeabi_dmul+0x172>
 8002198:	465c      	mov	r4, fp
 800219a:	4650      	mov	r0, sl
 800219c:	2903      	cmp	r1, #3
 800219e:	d1bf      	bne.n	8002120 <__aeabi_dmul+0xd8>
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	031b      	lsls	r3, r3, #12
 80021a4:	431c      	orrs	r4, r3
 80021a6:	0324      	lsls	r4, r4, #12
 80021a8:	0005      	movs	r5, r0
 80021aa:	4b7f      	ldr	r3, [pc, #508]	; (80023a8 <__aeabi_dmul+0x360>)
 80021ac:	0b24      	lsrs	r4, r4, #12
 80021ae:	e7bd      	b.n	800212c <__aeabi_dmul+0xe4>
 80021b0:	2480      	movs	r4, #128	; 0x80
 80021b2:	2200      	movs	r2, #0
 80021b4:	4b7c      	ldr	r3, [pc, #496]	; (80023a8 <__aeabi_dmul+0x360>)
 80021b6:	0324      	lsls	r4, r4, #12
 80021b8:	e7b8      	b.n	800212c <__aeabi_dmul+0xe4>
 80021ba:	2400      	movs	r4, #0
 80021bc:	2500      	movs	r5, #0
 80021be:	4b7a      	ldr	r3, [pc, #488]	; (80023a8 <__aeabi_dmul+0x360>)
 80021c0:	e7b4      	b.n	800212c <__aeabi_dmul+0xe4>
 80021c2:	4653      	mov	r3, sl
 80021c4:	041e      	lsls	r6, r3, #16
 80021c6:	0c36      	lsrs	r6, r6, #16
 80021c8:	0c1f      	lsrs	r7, r3, #16
 80021ca:	0033      	movs	r3, r6
 80021cc:	0c01      	lsrs	r1, r0, #16
 80021ce:	0400      	lsls	r0, r0, #16
 80021d0:	0c00      	lsrs	r0, r0, #16
 80021d2:	4343      	muls	r3, r0
 80021d4:	4698      	mov	r8, r3
 80021d6:	0003      	movs	r3, r0
 80021d8:	437b      	muls	r3, r7
 80021da:	4699      	mov	r9, r3
 80021dc:	0033      	movs	r3, r6
 80021de:	434b      	muls	r3, r1
 80021e0:	469c      	mov	ip, r3
 80021e2:	4643      	mov	r3, r8
 80021e4:	000d      	movs	r5, r1
 80021e6:	0c1b      	lsrs	r3, r3, #16
 80021e8:	469a      	mov	sl, r3
 80021ea:	437d      	muls	r5, r7
 80021ec:	44cc      	add	ip, r9
 80021ee:	44d4      	add	ip, sl
 80021f0:	9500      	str	r5, [sp, #0]
 80021f2:	45e1      	cmp	r9, ip
 80021f4:	d904      	bls.n	8002200 <__aeabi_dmul+0x1b8>
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	025b      	lsls	r3, r3, #9
 80021fa:	4699      	mov	r9, r3
 80021fc:	444d      	add	r5, r9
 80021fe:	9500      	str	r5, [sp, #0]
 8002200:	4663      	mov	r3, ip
 8002202:	0c1b      	lsrs	r3, r3, #16
 8002204:	001d      	movs	r5, r3
 8002206:	4663      	mov	r3, ip
 8002208:	041b      	lsls	r3, r3, #16
 800220a:	469c      	mov	ip, r3
 800220c:	4643      	mov	r3, r8
 800220e:	041b      	lsls	r3, r3, #16
 8002210:	0c1b      	lsrs	r3, r3, #16
 8002212:	4698      	mov	r8, r3
 8002214:	4663      	mov	r3, ip
 8002216:	4443      	add	r3, r8
 8002218:	9303      	str	r3, [sp, #12]
 800221a:	0c23      	lsrs	r3, r4, #16
 800221c:	4698      	mov	r8, r3
 800221e:	0033      	movs	r3, r6
 8002220:	0424      	lsls	r4, r4, #16
 8002222:	0c24      	lsrs	r4, r4, #16
 8002224:	4363      	muls	r3, r4
 8002226:	469c      	mov	ip, r3
 8002228:	0023      	movs	r3, r4
 800222a:	437b      	muls	r3, r7
 800222c:	4699      	mov	r9, r3
 800222e:	4643      	mov	r3, r8
 8002230:	435e      	muls	r6, r3
 8002232:	435f      	muls	r7, r3
 8002234:	444e      	add	r6, r9
 8002236:	4663      	mov	r3, ip
 8002238:	46b2      	mov	sl, r6
 800223a:	0c1e      	lsrs	r6, r3, #16
 800223c:	4456      	add	r6, sl
 800223e:	45b1      	cmp	r9, r6
 8002240:	d903      	bls.n	800224a <__aeabi_dmul+0x202>
 8002242:	2380      	movs	r3, #128	; 0x80
 8002244:	025b      	lsls	r3, r3, #9
 8002246:	4699      	mov	r9, r3
 8002248:	444f      	add	r7, r9
 800224a:	0c33      	lsrs	r3, r6, #16
 800224c:	4699      	mov	r9, r3
 800224e:	003b      	movs	r3, r7
 8002250:	444b      	add	r3, r9
 8002252:	9305      	str	r3, [sp, #20]
 8002254:	4663      	mov	r3, ip
 8002256:	46ac      	mov	ip, r5
 8002258:	041f      	lsls	r7, r3, #16
 800225a:	0c3f      	lsrs	r7, r7, #16
 800225c:	0436      	lsls	r6, r6, #16
 800225e:	19f6      	adds	r6, r6, r7
 8002260:	44b4      	add	ip, r6
 8002262:	4663      	mov	r3, ip
 8002264:	9304      	str	r3, [sp, #16]
 8002266:	465b      	mov	r3, fp
 8002268:	0c1b      	lsrs	r3, r3, #16
 800226a:	469c      	mov	ip, r3
 800226c:	465b      	mov	r3, fp
 800226e:	041f      	lsls	r7, r3, #16
 8002270:	0c3f      	lsrs	r7, r7, #16
 8002272:	003b      	movs	r3, r7
 8002274:	4343      	muls	r3, r0
 8002276:	4699      	mov	r9, r3
 8002278:	4663      	mov	r3, ip
 800227a:	4343      	muls	r3, r0
 800227c:	469a      	mov	sl, r3
 800227e:	464b      	mov	r3, r9
 8002280:	4660      	mov	r0, ip
 8002282:	0c1b      	lsrs	r3, r3, #16
 8002284:	469b      	mov	fp, r3
 8002286:	4348      	muls	r0, r1
 8002288:	4379      	muls	r1, r7
 800228a:	4451      	add	r1, sl
 800228c:	4459      	add	r1, fp
 800228e:	458a      	cmp	sl, r1
 8002290:	d903      	bls.n	800229a <__aeabi_dmul+0x252>
 8002292:	2380      	movs	r3, #128	; 0x80
 8002294:	025b      	lsls	r3, r3, #9
 8002296:	469a      	mov	sl, r3
 8002298:	4450      	add	r0, sl
 800229a:	0c0b      	lsrs	r3, r1, #16
 800229c:	469a      	mov	sl, r3
 800229e:	464b      	mov	r3, r9
 80022a0:	041b      	lsls	r3, r3, #16
 80022a2:	0c1b      	lsrs	r3, r3, #16
 80022a4:	4699      	mov	r9, r3
 80022a6:	003b      	movs	r3, r7
 80022a8:	4363      	muls	r3, r4
 80022aa:	0409      	lsls	r1, r1, #16
 80022ac:	4645      	mov	r5, r8
 80022ae:	4449      	add	r1, r9
 80022b0:	4699      	mov	r9, r3
 80022b2:	4663      	mov	r3, ip
 80022b4:	435c      	muls	r4, r3
 80022b6:	436b      	muls	r3, r5
 80022b8:	469c      	mov	ip, r3
 80022ba:	464b      	mov	r3, r9
 80022bc:	0c1b      	lsrs	r3, r3, #16
 80022be:	4698      	mov	r8, r3
 80022c0:	436f      	muls	r7, r5
 80022c2:	193f      	adds	r7, r7, r4
 80022c4:	4447      	add	r7, r8
 80022c6:	4450      	add	r0, sl
 80022c8:	42bc      	cmp	r4, r7
 80022ca:	d903      	bls.n	80022d4 <__aeabi_dmul+0x28c>
 80022cc:	2380      	movs	r3, #128	; 0x80
 80022ce:	025b      	lsls	r3, r3, #9
 80022d0:	4698      	mov	r8, r3
 80022d2:	44c4      	add	ip, r8
 80022d4:	9b04      	ldr	r3, [sp, #16]
 80022d6:	9d00      	ldr	r5, [sp, #0]
 80022d8:	4698      	mov	r8, r3
 80022da:	4445      	add	r5, r8
 80022dc:	42b5      	cmp	r5, r6
 80022de:	41b6      	sbcs	r6, r6
 80022e0:	4273      	negs	r3, r6
 80022e2:	4698      	mov	r8, r3
 80022e4:	464b      	mov	r3, r9
 80022e6:	041e      	lsls	r6, r3, #16
 80022e8:	9b05      	ldr	r3, [sp, #20]
 80022ea:	043c      	lsls	r4, r7, #16
 80022ec:	4699      	mov	r9, r3
 80022ee:	0c36      	lsrs	r6, r6, #16
 80022f0:	19a4      	adds	r4, r4, r6
 80022f2:	444c      	add	r4, r9
 80022f4:	46a1      	mov	r9, r4
 80022f6:	4683      	mov	fp, r0
 80022f8:	186e      	adds	r6, r5, r1
 80022fa:	44c1      	add	r9, r8
 80022fc:	428e      	cmp	r6, r1
 80022fe:	4189      	sbcs	r1, r1
 8002300:	44cb      	add	fp, r9
 8002302:	465d      	mov	r5, fp
 8002304:	4249      	negs	r1, r1
 8002306:	186d      	adds	r5, r5, r1
 8002308:	429c      	cmp	r4, r3
 800230a:	41a4      	sbcs	r4, r4
 800230c:	45c1      	cmp	r9, r8
 800230e:	419b      	sbcs	r3, r3
 8002310:	4583      	cmp	fp, r0
 8002312:	4180      	sbcs	r0, r0
 8002314:	428d      	cmp	r5, r1
 8002316:	4189      	sbcs	r1, r1
 8002318:	425b      	negs	r3, r3
 800231a:	4264      	negs	r4, r4
 800231c:	431c      	orrs	r4, r3
 800231e:	4240      	negs	r0, r0
 8002320:	9b03      	ldr	r3, [sp, #12]
 8002322:	4249      	negs	r1, r1
 8002324:	4301      	orrs	r1, r0
 8002326:	0270      	lsls	r0, r6, #9
 8002328:	0c3f      	lsrs	r7, r7, #16
 800232a:	4318      	orrs	r0, r3
 800232c:	19e4      	adds	r4, r4, r7
 800232e:	1e47      	subs	r7, r0, #1
 8002330:	41b8      	sbcs	r0, r7
 8002332:	1864      	adds	r4, r4, r1
 8002334:	4464      	add	r4, ip
 8002336:	0df6      	lsrs	r6, r6, #23
 8002338:	0261      	lsls	r1, r4, #9
 800233a:	4330      	orrs	r0, r6
 800233c:	0dec      	lsrs	r4, r5, #23
 800233e:	026e      	lsls	r6, r5, #9
 8002340:	430c      	orrs	r4, r1
 8002342:	4330      	orrs	r0, r6
 8002344:	01c9      	lsls	r1, r1, #7
 8002346:	d400      	bmi.n	800234a <__aeabi_dmul+0x302>
 8002348:	e0f1      	b.n	800252e <__aeabi_dmul+0x4e6>
 800234a:	2101      	movs	r1, #1
 800234c:	0843      	lsrs	r3, r0, #1
 800234e:	4001      	ands	r1, r0
 8002350:	430b      	orrs	r3, r1
 8002352:	07e0      	lsls	r0, r4, #31
 8002354:	4318      	orrs	r0, r3
 8002356:	0864      	lsrs	r4, r4, #1
 8002358:	4915      	ldr	r1, [pc, #84]	; (80023b0 <__aeabi_dmul+0x368>)
 800235a:	9b02      	ldr	r3, [sp, #8]
 800235c:	468c      	mov	ip, r1
 800235e:	4463      	add	r3, ip
 8002360:	2b00      	cmp	r3, #0
 8002362:	dc00      	bgt.n	8002366 <__aeabi_dmul+0x31e>
 8002364:	e097      	b.n	8002496 <__aeabi_dmul+0x44e>
 8002366:	0741      	lsls	r1, r0, #29
 8002368:	d009      	beq.n	800237e <__aeabi_dmul+0x336>
 800236a:	210f      	movs	r1, #15
 800236c:	4001      	ands	r1, r0
 800236e:	2904      	cmp	r1, #4
 8002370:	d005      	beq.n	800237e <__aeabi_dmul+0x336>
 8002372:	1d01      	adds	r1, r0, #4
 8002374:	4281      	cmp	r1, r0
 8002376:	4180      	sbcs	r0, r0
 8002378:	4240      	negs	r0, r0
 800237a:	1824      	adds	r4, r4, r0
 800237c:	0008      	movs	r0, r1
 800237e:	01e1      	lsls	r1, r4, #7
 8002380:	d506      	bpl.n	8002390 <__aeabi_dmul+0x348>
 8002382:	2180      	movs	r1, #128	; 0x80
 8002384:	00c9      	lsls	r1, r1, #3
 8002386:	468c      	mov	ip, r1
 8002388:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <__aeabi_dmul+0x36c>)
 800238a:	401c      	ands	r4, r3
 800238c:	9b02      	ldr	r3, [sp, #8]
 800238e:	4463      	add	r3, ip
 8002390:	4909      	ldr	r1, [pc, #36]	; (80023b8 <__aeabi_dmul+0x370>)
 8002392:	428b      	cmp	r3, r1
 8002394:	dd00      	ble.n	8002398 <__aeabi_dmul+0x350>
 8002396:	e710      	b.n	80021ba <__aeabi_dmul+0x172>
 8002398:	0761      	lsls	r1, r4, #29
 800239a:	08c5      	lsrs	r5, r0, #3
 800239c:	0264      	lsls	r4, r4, #9
 800239e:	055b      	lsls	r3, r3, #21
 80023a0:	430d      	orrs	r5, r1
 80023a2:	0b24      	lsrs	r4, r4, #12
 80023a4:	0d5b      	lsrs	r3, r3, #21
 80023a6:	e6c1      	b.n	800212c <__aeabi_dmul+0xe4>
 80023a8:	000007ff 	.word	0x000007ff
 80023ac:	fffffc01 	.word	0xfffffc01
 80023b0:	000003ff 	.word	0x000003ff
 80023b4:	feffffff 	.word	0xfeffffff
 80023b8:	000007fe 	.word	0x000007fe
 80023bc:	464b      	mov	r3, r9
 80023be:	4323      	orrs	r3, r4
 80023c0:	d059      	beq.n	8002476 <__aeabi_dmul+0x42e>
 80023c2:	2c00      	cmp	r4, #0
 80023c4:	d100      	bne.n	80023c8 <__aeabi_dmul+0x380>
 80023c6:	e0a3      	b.n	8002510 <__aeabi_dmul+0x4c8>
 80023c8:	0020      	movs	r0, r4
 80023ca:	f000 fdf9 	bl	8002fc0 <__clzsi2>
 80023ce:	0001      	movs	r1, r0
 80023d0:	0003      	movs	r3, r0
 80023d2:	390b      	subs	r1, #11
 80023d4:	221d      	movs	r2, #29
 80023d6:	1a52      	subs	r2, r2, r1
 80023d8:	4649      	mov	r1, r9
 80023da:	0018      	movs	r0, r3
 80023dc:	40d1      	lsrs	r1, r2
 80023de:	464a      	mov	r2, r9
 80023e0:	3808      	subs	r0, #8
 80023e2:	4082      	lsls	r2, r0
 80023e4:	4084      	lsls	r4, r0
 80023e6:	0010      	movs	r0, r2
 80023e8:	430c      	orrs	r4, r1
 80023ea:	4a74      	ldr	r2, [pc, #464]	; (80025bc <__aeabi_dmul+0x574>)
 80023ec:	1aeb      	subs	r3, r5, r3
 80023ee:	4694      	mov	ip, r2
 80023f0:	4642      	mov	r2, r8
 80023f2:	4463      	add	r3, ip
 80023f4:	9301      	str	r3, [sp, #4]
 80023f6:	9b01      	ldr	r3, [sp, #4]
 80023f8:	407a      	eors	r2, r7
 80023fa:	3301      	adds	r3, #1
 80023fc:	2100      	movs	r1, #0
 80023fe:	b2d2      	uxtb	r2, r2
 8002400:	9302      	str	r3, [sp, #8]
 8002402:	2e0a      	cmp	r6, #10
 8002404:	dd00      	ble.n	8002408 <__aeabi_dmul+0x3c0>
 8002406:	e667      	b.n	80020d8 <__aeabi_dmul+0x90>
 8002408:	e683      	b.n	8002112 <__aeabi_dmul+0xca>
 800240a:	465b      	mov	r3, fp
 800240c:	4303      	orrs	r3, r0
 800240e:	469a      	mov	sl, r3
 8002410:	d02a      	beq.n	8002468 <__aeabi_dmul+0x420>
 8002412:	465b      	mov	r3, fp
 8002414:	2b00      	cmp	r3, #0
 8002416:	d06d      	beq.n	80024f4 <__aeabi_dmul+0x4ac>
 8002418:	4658      	mov	r0, fp
 800241a:	f000 fdd1 	bl	8002fc0 <__clzsi2>
 800241e:	0001      	movs	r1, r0
 8002420:	0003      	movs	r3, r0
 8002422:	390b      	subs	r1, #11
 8002424:	221d      	movs	r2, #29
 8002426:	1a52      	subs	r2, r2, r1
 8002428:	0021      	movs	r1, r4
 800242a:	0018      	movs	r0, r3
 800242c:	465d      	mov	r5, fp
 800242e:	40d1      	lsrs	r1, r2
 8002430:	3808      	subs	r0, #8
 8002432:	4085      	lsls	r5, r0
 8002434:	000a      	movs	r2, r1
 8002436:	4084      	lsls	r4, r0
 8002438:	432a      	orrs	r2, r5
 800243a:	4693      	mov	fp, r2
 800243c:	46a2      	mov	sl, r4
 800243e:	4d5f      	ldr	r5, [pc, #380]	; (80025bc <__aeabi_dmul+0x574>)
 8002440:	2600      	movs	r6, #0
 8002442:	1aed      	subs	r5, r5, r3
 8002444:	2300      	movs	r3, #0
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	e625      	b.n	8002096 <__aeabi_dmul+0x4e>
 800244a:	465b      	mov	r3, fp
 800244c:	4303      	orrs	r3, r0
 800244e:	469a      	mov	sl, r3
 8002450:	d105      	bne.n	800245e <__aeabi_dmul+0x416>
 8002452:	2300      	movs	r3, #0
 8002454:	469b      	mov	fp, r3
 8002456:	3302      	adds	r3, #2
 8002458:	2608      	movs	r6, #8
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	e61b      	b.n	8002096 <__aeabi_dmul+0x4e>
 800245e:	2303      	movs	r3, #3
 8002460:	4682      	mov	sl, r0
 8002462:	260c      	movs	r6, #12
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	e616      	b.n	8002096 <__aeabi_dmul+0x4e>
 8002468:	2300      	movs	r3, #0
 800246a:	469b      	mov	fp, r3
 800246c:	3301      	adds	r3, #1
 800246e:	2604      	movs	r6, #4
 8002470:	2500      	movs	r5, #0
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	e60f      	b.n	8002096 <__aeabi_dmul+0x4e>
 8002476:	4642      	mov	r2, r8
 8002478:	3301      	adds	r3, #1
 800247a:	9501      	str	r5, [sp, #4]
 800247c:	431e      	orrs	r6, r3
 800247e:	9b01      	ldr	r3, [sp, #4]
 8002480:	407a      	eors	r2, r7
 8002482:	3301      	adds	r3, #1
 8002484:	2400      	movs	r4, #0
 8002486:	2000      	movs	r0, #0
 8002488:	2101      	movs	r1, #1
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	9302      	str	r3, [sp, #8]
 800248e:	2e0a      	cmp	r6, #10
 8002490:	dd00      	ble.n	8002494 <__aeabi_dmul+0x44c>
 8002492:	e621      	b.n	80020d8 <__aeabi_dmul+0x90>
 8002494:	e63d      	b.n	8002112 <__aeabi_dmul+0xca>
 8002496:	2101      	movs	r1, #1
 8002498:	1ac9      	subs	r1, r1, r3
 800249a:	2938      	cmp	r1, #56	; 0x38
 800249c:	dd00      	ble.n	80024a0 <__aeabi_dmul+0x458>
 800249e:	e642      	b.n	8002126 <__aeabi_dmul+0xde>
 80024a0:	291f      	cmp	r1, #31
 80024a2:	dd47      	ble.n	8002534 <__aeabi_dmul+0x4ec>
 80024a4:	261f      	movs	r6, #31
 80024a6:	0025      	movs	r5, r4
 80024a8:	4276      	negs	r6, r6
 80024aa:	1af3      	subs	r3, r6, r3
 80024ac:	40dd      	lsrs	r5, r3
 80024ae:	002b      	movs	r3, r5
 80024b0:	2920      	cmp	r1, #32
 80024b2:	d005      	beq.n	80024c0 <__aeabi_dmul+0x478>
 80024b4:	4942      	ldr	r1, [pc, #264]	; (80025c0 <__aeabi_dmul+0x578>)
 80024b6:	9d02      	ldr	r5, [sp, #8]
 80024b8:	468c      	mov	ip, r1
 80024ba:	4465      	add	r5, ip
 80024bc:	40ac      	lsls	r4, r5
 80024be:	4320      	orrs	r0, r4
 80024c0:	1e41      	subs	r1, r0, #1
 80024c2:	4188      	sbcs	r0, r1
 80024c4:	4318      	orrs	r0, r3
 80024c6:	2307      	movs	r3, #7
 80024c8:	001d      	movs	r5, r3
 80024ca:	2400      	movs	r4, #0
 80024cc:	4005      	ands	r5, r0
 80024ce:	4203      	tst	r3, r0
 80024d0:	d04a      	beq.n	8002568 <__aeabi_dmul+0x520>
 80024d2:	230f      	movs	r3, #15
 80024d4:	2400      	movs	r4, #0
 80024d6:	4003      	ands	r3, r0
 80024d8:	2b04      	cmp	r3, #4
 80024da:	d042      	beq.n	8002562 <__aeabi_dmul+0x51a>
 80024dc:	1d03      	adds	r3, r0, #4
 80024de:	4283      	cmp	r3, r0
 80024e0:	4180      	sbcs	r0, r0
 80024e2:	4240      	negs	r0, r0
 80024e4:	1824      	adds	r4, r4, r0
 80024e6:	0018      	movs	r0, r3
 80024e8:	0223      	lsls	r3, r4, #8
 80024ea:	d53a      	bpl.n	8002562 <__aeabi_dmul+0x51a>
 80024ec:	2301      	movs	r3, #1
 80024ee:	2400      	movs	r4, #0
 80024f0:	2500      	movs	r5, #0
 80024f2:	e61b      	b.n	800212c <__aeabi_dmul+0xe4>
 80024f4:	f000 fd64 	bl	8002fc0 <__clzsi2>
 80024f8:	0001      	movs	r1, r0
 80024fa:	0003      	movs	r3, r0
 80024fc:	3115      	adds	r1, #21
 80024fe:	3320      	adds	r3, #32
 8002500:	291c      	cmp	r1, #28
 8002502:	dd8f      	ble.n	8002424 <__aeabi_dmul+0x3dc>
 8002504:	3808      	subs	r0, #8
 8002506:	2200      	movs	r2, #0
 8002508:	4084      	lsls	r4, r0
 800250a:	4692      	mov	sl, r2
 800250c:	46a3      	mov	fp, r4
 800250e:	e796      	b.n	800243e <__aeabi_dmul+0x3f6>
 8002510:	f000 fd56 	bl	8002fc0 <__clzsi2>
 8002514:	0001      	movs	r1, r0
 8002516:	0003      	movs	r3, r0
 8002518:	3115      	adds	r1, #21
 800251a:	3320      	adds	r3, #32
 800251c:	291c      	cmp	r1, #28
 800251e:	dc00      	bgt.n	8002522 <__aeabi_dmul+0x4da>
 8002520:	e758      	b.n	80023d4 <__aeabi_dmul+0x38c>
 8002522:	0002      	movs	r2, r0
 8002524:	464c      	mov	r4, r9
 8002526:	3a08      	subs	r2, #8
 8002528:	2000      	movs	r0, #0
 800252a:	4094      	lsls	r4, r2
 800252c:	e75d      	b.n	80023ea <__aeabi_dmul+0x3a2>
 800252e:	9b01      	ldr	r3, [sp, #4]
 8002530:	9302      	str	r3, [sp, #8]
 8002532:	e711      	b.n	8002358 <__aeabi_dmul+0x310>
 8002534:	4b23      	ldr	r3, [pc, #140]	; (80025c4 <__aeabi_dmul+0x57c>)
 8002536:	0026      	movs	r6, r4
 8002538:	469c      	mov	ip, r3
 800253a:	0003      	movs	r3, r0
 800253c:	9d02      	ldr	r5, [sp, #8]
 800253e:	40cb      	lsrs	r3, r1
 8002540:	4465      	add	r5, ip
 8002542:	40ae      	lsls	r6, r5
 8002544:	431e      	orrs	r6, r3
 8002546:	0003      	movs	r3, r0
 8002548:	40ab      	lsls	r3, r5
 800254a:	1e58      	subs	r0, r3, #1
 800254c:	4183      	sbcs	r3, r0
 800254e:	0030      	movs	r0, r6
 8002550:	4318      	orrs	r0, r3
 8002552:	40cc      	lsrs	r4, r1
 8002554:	0743      	lsls	r3, r0, #29
 8002556:	d0c7      	beq.n	80024e8 <__aeabi_dmul+0x4a0>
 8002558:	230f      	movs	r3, #15
 800255a:	4003      	ands	r3, r0
 800255c:	2b04      	cmp	r3, #4
 800255e:	d1bd      	bne.n	80024dc <__aeabi_dmul+0x494>
 8002560:	e7c2      	b.n	80024e8 <__aeabi_dmul+0x4a0>
 8002562:	0765      	lsls	r5, r4, #29
 8002564:	0264      	lsls	r4, r4, #9
 8002566:	0b24      	lsrs	r4, r4, #12
 8002568:	08c0      	lsrs	r0, r0, #3
 800256a:	2300      	movs	r3, #0
 800256c:	4305      	orrs	r5, r0
 800256e:	e5dd      	b.n	800212c <__aeabi_dmul+0xe4>
 8002570:	2500      	movs	r5, #0
 8002572:	2302      	movs	r3, #2
 8002574:	2e0f      	cmp	r6, #15
 8002576:	d10c      	bne.n	8002592 <__aeabi_dmul+0x54a>
 8002578:	2480      	movs	r4, #128	; 0x80
 800257a:	465b      	mov	r3, fp
 800257c:	0324      	lsls	r4, r4, #12
 800257e:	4223      	tst	r3, r4
 8002580:	d00e      	beq.n	80025a0 <__aeabi_dmul+0x558>
 8002582:	4221      	tst	r1, r4
 8002584:	d10c      	bne.n	80025a0 <__aeabi_dmul+0x558>
 8002586:	430c      	orrs	r4, r1
 8002588:	0324      	lsls	r4, r4, #12
 800258a:	003a      	movs	r2, r7
 800258c:	4b0e      	ldr	r3, [pc, #56]	; (80025c8 <__aeabi_dmul+0x580>)
 800258e:	0b24      	lsrs	r4, r4, #12
 8002590:	e5cc      	b.n	800212c <__aeabi_dmul+0xe4>
 8002592:	2e0b      	cmp	r6, #11
 8002594:	d000      	beq.n	8002598 <__aeabi_dmul+0x550>
 8002596:	e5a2      	b.n	80020de <__aeabi_dmul+0x96>
 8002598:	468b      	mov	fp, r1
 800259a:	46aa      	mov	sl, r5
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	e5f7      	b.n	8002190 <__aeabi_dmul+0x148>
 80025a0:	2480      	movs	r4, #128	; 0x80
 80025a2:	465b      	mov	r3, fp
 80025a4:	0324      	lsls	r4, r4, #12
 80025a6:	431c      	orrs	r4, r3
 80025a8:	0324      	lsls	r4, r4, #12
 80025aa:	4642      	mov	r2, r8
 80025ac:	4655      	mov	r5, sl
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <__aeabi_dmul+0x580>)
 80025b0:	0b24      	lsrs	r4, r4, #12
 80025b2:	e5bb      	b.n	800212c <__aeabi_dmul+0xe4>
 80025b4:	464d      	mov	r5, r9
 80025b6:	0021      	movs	r1, r4
 80025b8:	2303      	movs	r3, #3
 80025ba:	e7db      	b.n	8002574 <__aeabi_dmul+0x52c>
 80025bc:	fffffc0d 	.word	0xfffffc0d
 80025c0:	0000043e 	.word	0x0000043e
 80025c4:	0000041e 	.word	0x0000041e
 80025c8:	000007ff 	.word	0x000007ff

080025cc <__aeabi_dsub>:
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	4657      	mov	r7, sl
 80025d0:	464e      	mov	r6, r9
 80025d2:	4645      	mov	r5, r8
 80025d4:	46de      	mov	lr, fp
 80025d6:	b5e0      	push	{r5, r6, r7, lr}
 80025d8:	000d      	movs	r5, r1
 80025da:	0004      	movs	r4, r0
 80025dc:	0019      	movs	r1, r3
 80025de:	0010      	movs	r0, r2
 80025e0:	032b      	lsls	r3, r5, #12
 80025e2:	0a5b      	lsrs	r3, r3, #9
 80025e4:	0f62      	lsrs	r2, r4, #29
 80025e6:	431a      	orrs	r2, r3
 80025e8:	00e3      	lsls	r3, r4, #3
 80025ea:	030c      	lsls	r4, r1, #12
 80025ec:	0a64      	lsrs	r4, r4, #9
 80025ee:	0f47      	lsrs	r7, r0, #29
 80025f0:	4327      	orrs	r7, r4
 80025f2:	4cd0      	ldr	r4, [pc, #832]	; (8002934 <__aeabi_dsub+0x368>)
 80025f4:	006e      	lsls	r6, r5, #1
 80025f6:	4691      	mov	r9, r2
 80025f8:	b083      	sub	sp, #12
 80025fa:	004a      	lsls	r2, r1, #1
 80025fc:	00c0      	lsls	r0, r0, #3
 80025fe:	4698      	mov	r8, r3
 8002600:	46a2      	mov	sl, r4
 8002602:	0d76      	lsrs	r6, r6, #21
 8002604:	0fed      	lsrs	r5, r5, #31
 8002606:	0d52      	lsrs	r2, r2, #21
 8002608:	0fc9      	lsrs	r1, r1, #31
 800260a:	9001      	str	r0, [sp, #4]
 800260c:	42a2      	cmp	r2, r4
 800260e:	d100      	bne.n	8002612 <__aeabi_dsub+0x46>
 8002610:	e0b9      	b.n	8002786 <__aeabi_dsub+0x1ba>
 8002612:	2401      	movs	r4, #1
 8002614:	4061      	eors	r1, r4
 8002616:	468b      	mov	fp, r1
 8002618:	428d      	cmp	r5, r1
 800261a:	d100      	bne.n	800261e <__aeabi_dsub+0x52>
 800261c:	e08d      	b.n	800273a <__aeabi_dsub+0x16e>
 800261e:	1ab4      	subs	r4, r6, r2
 8002620:	46a4      	mov	ip, r4
 8002622:	2c00      	cmp	r4, #0
 8002624:	dc00      	bgt.n	8002628 <__aeabi_dsub+0x5c>
 8002626:	e0b7      	b.n	8002798 <__aeabi_dsub+0x1cc>
 8002628:	2a00      	cmp	r2, #0
 800262a:	d100      	bne.n	800262e <__aeabi_dsub+0x62>
 800262c:	e0cb      	b.n	80027c6 <__aeabi_dsub+0x1fa>
 800262e:	4ac1      	ldr	r2, [pc, #772]	; (8002934 <__aeabi_dsub+0x368>)
 8002630:	4296      	cmp	r6, r2
 8002632:	d100      	bne.n	8002636 <__aeabi_dsub+0x6a>
 8002634:	e186      	b.n	8002944 <__aeabi_dsub+0x378>
 8002636:	2280      	movs	r2, #128	; 0x80
 8002638:	0412      	lsls	r2, r2, #16
 800263a:	4317      	orrs	r7, r2
 800263c:	4662      	mov	r2, ip
 800263e:	2a38      	cmp	r2, #56	; 0x38
 8002640:	dd00      	ble.n	8002644 <__aeabi_dsub+0x78>
 8002642:	e1a4      	b.n	800298e <__aeabi_dsub+0x3c2>
 8002644:	2a1f      	cmp	r2, #31
 8002646:	dd00      	ble.n	800264a <__aeabi_dsub+0x7e>
 8002648:	e21d      	b.n	8002a86 <__aeabi_dsub+0x4ba>
 800264a:	4661      	mov	r1, ip
 800264c:	2220      	movs	r2, #32
 800264e:	003c      	movs	r4, r7
 8002650:	1a52      	subs	r2, r2, r1
 8002652:	0001      	movs	r1, r0
 8002654:	4090      	lsls	r0, r2
 8002656:	4094      	lsls	r4, r2
 8002658:	1e42      	subs	r2, r0, #1
 800265a:	4190      	sbcs	r0, r2
 800265c:	4662      	mov	r2, ip
 800265e:	46a0      	mov	r8, r4
 8002660:	4664      	mov	r4, ip
 8002662:	40d7      	lsrs	r7, r2
 8002664:	464a      	mov	r2, r9
 8002666:	40e1      	lsrs	r1, r4
 8002668:	4644      	mov	r4, r8
 800266a:	1bd2      	subs	r2, r2, r7
 800266c:	4691      	mov	r9, r2
 800266e:	430c      	orrs	r4, r1
 8002670:	4304      	orrs	r4, r0
 8002672:	1b1c      	subs	r4, r3, r4
 8002674:	42a3      	cmp	r3, r4
 8002676:	4192      	sbcs	r2, r2
 8002678:	464b      	mov	r3, r9
 800267a:	4252      	negs	r2, r2
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	469a      	mov	sl, r3
 8002680:	4653      	mov	r3, sl
 8002682:	021b      	lsls	r3, r3, #8
 8002684:	d400      	bmi.n	8002688 <__aeabi_dsub+0xbc>
 8002686:	e12b      	b.n	80028e0 <__aeabi_dsub+0x314>
 8002688:	4653      	mov	r3, sl
 800268a:	025a      	lsls	r2, r3, #9
 800268c:	0a53      	lsrs	r3, r2, #9
 800268e:	469a      	mov	sl, r3
 8002690:	4653      	mov	r3, sl
 8002692:	2b00      	cmp	r3, #0
 8002694:	d100      	bne.n	8002698 <__aeabi_dsub+0xcc>
 8002696:	e166      	b.n	8002966 <__aeabi_dsub+0x39a>
 8002698:	4650      	mov	r0, sl
 800269a:	f000 fc91 	bl	8002fc0 <__clzsi2>
 800269e:	0003      	movs	r3, r0
 80026a0:	3b08      	subs	r3, #8
 80026a2:	2220      	movs	r2, #32
 80026a4:	0020      	movs	r0, r4
 80026a6:	1ad2      	subs	r2, r2, r3
 80026a8:	4651      	mov	r1, sl
 80026aa:	40d0      	lsrs	r0, r2
 80026ac:	4099      	lsls	r1, r3
 80026ae:	0002      	movs	r2, r0
 80026b0:	409c      	lsls	r4, r3
 80026b2:	430a      	orrs	r2, r1
 80026b4:	429e      	cmp	r6, r3
 80026b6:	dd00      	ble.n	80026ba <__aeabi_dsub+0xee>
 80026b8:	e164      	b.n	8002984 <__aeabi_dsub+0x3b8>
 80026ba:	1b9b      	subs	r3, r3, r6
 80026bc:	1c59      	adds	r1, r3, #1
 80026be:	291f      	cmp	r1, #31
 80026c0:	dd00      	ble.n	80026c4 <__aeabi_dsub+0xf8>
 80026c2:	e0fe      	b.n	80028c2 <__aeabi_dsub+0x2f6>
 80026c4:	2320      	movs	r3, #32
 80026c6:	0010      	movs	r0, r2
 80026c8:	0026      	movs	r6, r4
 80026ca:	1a5b      	subs	r3, r3, r1
 80026cc:	409c      	lsls	r4, r3
 80026ce:	4098      	lsls	r0, r3
 80026d0:	40ce      	lsrs	r6, r1
 80026d2:	40ca      	lsrs	r2, r1
 80026d4:	1e63      	subs	r3, r4, #1
 80026d6:	419c      	sbcs	r4, r3
 80026d8:	4330      	orrs	r0, r6
 80026da:	4692      	mov	sl, r2
 80026dc:	2600      	movs	r6, #0
 80026de:	4304      	orrs	r4, r0
 80026e0:	0763      	lsls	r3, r4, #29
 80026e2:	d009      	beq.n	80026f8 <__aeabi_dsub+0x12c>
 80026e4:	230f      	movs	r3, #15
 80026e6:	4023      	ands	r3, r4
 80026e8:	2b04      	cmp	r3, #4
 80026ea:	d005      	beq.n	80026f8 <__aeabi_dsub+0x12c>
 80026ec:	1d23      	adds	r3, r4, #4
 80026ee:	42a3      	cmp	r3, r4
 80026f0:	41a4      	sbcs	r4, r4
 80026f2:	4264      	negs	r4, r4
 80026f4:	44a2      	add	sl, r4
 80026f6:	001c      	movs	r4, r3
 80026f8:	4653      	mov	r3, sl
 80026fa:	021b      	lsls	r3, r3, #8
 80026fc:	d400      	bmi.n	8002700 <__aeabi_dsub+0x134>
 80026fe:	e0f2      	b.n	80028e6 <__aeabi_dsub+0x31a>
 8002700:	4b8c      	ldr	r3, [pc, #560]	; (8002934 <__aeabi_dsub+0x368>)
 8002702:	3601      	adds	r6, #1
 8002704:	429e      	cmp	r6, r3
 8002706:	d100      	bne.n	800270a <__aeabi_dsub+0x13e>
 8002708:	e10f      	b.n	800292a <__aeabi_dsub+0x35e>
 800270a:	4653      	mov	r3, sl
 800270c:	498a      	ldr	r1, [pc, #552]	; (8002938 <__aeabi_dsub+0x36c>)
 800270e:	08e4      	lsrs	r4, r4, #3
 8002710:	400b      	ands	r3, r1
 8002712:	0019      	movs	r1, r3
 8002714:	075b      	lsls	r3, r3, #29
 8002716:	4323      	orrs	r3, r4
 8002718:	0572      	lsls	r2, r6, #21
 800271a:	024c      	lsls	r4, r1, #9
 800271c:	0b24      	lsrs	r4, r4, #12
 800271e:	0d52      	lsrs	r2, r2, #21
 8002720:	0512      	lsls	r2, r2, #20
 8002722:	4322      	orrs	r2, r4
 8002724:	07ed      	lsls	r5, r5, #31
 8002726:	432a      	orrs	r2, r5
 8002728:	0018      	movs	r0, r3
 800272a:	0011      	movs	r1, r2
 800272c:	b003      	add	sp, #12
 800272e:	bcf0      	pop	{r4, r5, r6, r7}
 8002730:	46bb      	mov	fp, r7
 8002732:	46b2      	mov	sl, r6
 8002734:	46a9      	mov	r9, r5
 8002736:	46a0      	mov	r8, r4
 8002738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800273a:	1ab4      	subs	r4, r6, r2
 800273c:	46a4      	mov	ip, r4
 800273e:	2c00      	cmp	r4, #0
 8002740:	dd59      	ble.n	80027f6 <__aeabi_dsub+0x22a>
 8002742:	2a00      	cmp	r2, #0
 8002744:	d100      	bne.n	8002748 <__aeabi_dsub+0x17c>
 8002746:	e0b0      	b.n	80028aa <__aeabi_dsub+0x2de>
 8002748:	4556      	cmp	r6, sl
 800274a:	d100      	bne.n	800274e <__aeabi_dsub+0x182>
 800274c:	e0fa      	b.n	8002944 <__aeabi_dsub+0x378>
 800274e:	2280      	movs	r2, #128	; 0x80
 8002750:	0412      	lsls	r2, r2, #16
 8002752:	4317      	orrs	r7, r2
 8002754:	4662      	mov	r2, ip
 8002756:	2a38      	cmp	r2, #56	; 0x38
 8002758:	dd00      	ble.n	800275c <__aeabi_dsub+0x190>
 800275a:	e0d4      	b.n	8002906 <__aeabi_dsub+0x33a>
 800275c:	2a1f      	cmp	r2, #31
 800275e:	dc00      	bgt.n	8002762 <__aeabi_dsub+0x196>
 8002760:	e1c0      	b.n	8002ae4 <__aeabi_dsub+0x518>
 8002762:	0039      	movs	r1, r7
 8002764:	3a20      	subs	r2, #32
 8002766:	40d1      	lsrs	r1, r2
 8002768:	4662      	mov	r2, ip
 800276a:	2a20      	cmp	r2, #32
 800276c:	d006      	beq.n	800277c <__aeabi_dsub+0x1b0>
 800276e:	4664      	mov	r4, ip
 8002770:	2240      	movs	r2, #64	; 0x40
 8002772:	1b12      	subs	r2, r2, r4
 8002774:	003c      	movs	r4, r7
 8002776:	4094      	lsls	r4, r2
 8002778:	4304      	orrs	r4, r0
 800277a:	9401      	str	r4, [sp, #4]
 800277c:	9c01      	ldr	r4, [sp, #4]
 800277e:	1e62      	subs	r2, r4, #1
 8002780:	4194      	sbcs	r4, r2
 8002782:	430c      	orrs	r4, r1
 8002784:	e0c3      	b.n	800290e <__aeabi_dsub+0x342>
 8002786:	003c      	movs	r4, r7
 8002788:	4304      	orrs	r4, r0
 800278a:	d02b      	beq.n	80027e4 <__aeabi_dsub+0x218>
 800278c:	468b      	mov	fp, r1
 800278e:	428d      	cmp	r5, r1
 8002790:	d02e      	beq.n	80027f0 <__aeabi_dsub+0x224>
 8002792:	4c6a      	ldr	r4, [pc, #424]	; (800293c <__aeabi_dsub+0x370>)
 8002794:	46a4      	mov	ip, r4
 8002796:	44b4      	add	ip, r6
 8002798:	4664      	mov	r4, ip
 800279a:	2c00      	cmp	r4, #0
 800279c:	d05f      	beq.n	800285e <__aeabi_dsub+0x292>
 800279e:	1b94      	subs	r4, r2, r6
 80027a0:	46a4      	mov	ip, r4
 80027a2:	2e00      	cmp	r6, #0
 80027a4:	d000      	beq.n	80027a8 <__aeabi_dsub+0x1dc>
 80027a6:	e120      	b.n	80029ea <__aeabi_dsub+0x41e>
 80027a8:	464c      	mov	r4, r9
 80027aa:	431c      	orrs	r4, r3
 80027ac:	d100      	bne.n	80027b0 <__aeabi_dsub+0x1e4>
 80027ae:	e1c7      	b.n	8002b40 <__aeabi_dsub+0x574>
 80027b0:	4661      	mov	r1, ip
 80027b2:	1e4c      	subs	r4, r1, #1
 80027b4:	2901      	cmp	r1, #1
 80027b6:	d100      	bne.n	80027ba <__aeabi_dsub+0x1ee>
 80027b8:	e223      	b.n	8002c02 <__aeabi_dsub+0x636>
 80027ba:	4d5e      	ldr	r5, [pc, #376]	; (8002934 <__aeabi_dsub+0x368>)
 80027bc:	45ac      	cmp	ip, r5
 80027be:	d100      	bne.n	80027c2 <__aeabi_dsub+0x1f6>
 80027c0:	e1d8      	b.n	8002b74 <__aeabi_dsub+0x5a8>
 80027c2:	46a4      	mov	ip, r4
 80027c4:	e11a      	b.n	80029fc <__aeabi_dsub+0x430>
 80027c6:	003a      	movs	r2, r7
 80027c8:	4302      	orrs	r2, r0
 80027ca:	d100      	bne.n	80027ce <__aeabi_dsub+0x202>
 80027cc:	e0e4      	b.n	8002998 <__aeabi_dsub+0x3cc>
 80027ce:	0022      	movs	r2, r4
 80027d0:	3a01      	subs	r2, #1
 80027d2:	2c01      	cmp	r4, #1
 80027d4:	d100      	bne.n	80027d8 <__aeabi_dsub+0x20c>
 80027d6:	e1c3      	b.n	8002b60 <__aeabi_dsub+0x594>
 80027d8:	4956      	ldr	r1, [pc, #344]	; (8002934 <__aeabi_dsub+0x368>)
 80027da:	428c      	cmp	r4, r1
 80027dc:	d100      	bne.n	80027e0 <__aeabi_dsub+0x214>
 80027de:	e0b1      	b.n	8002944 <__aeabi_dsub+0x378>
 80027e0:	4694      	mov	ip, r2
 80027e2:	e72b      	b.n	800263c <__aeabi_dsub+0x70>
 80027e4:	2401      	movs	r4, #1
 80027e6:	4061      	eors	r1, r4
 80027e8:	468b      	mov	fp, r1
 80027ea:	428d      	cmp	r5, r1
 80027ec:	d000      	beq.n	80027f0 <__aeabi_dsub+0x224>
 80027ee:	e716      	b.n	800261e <__aeabi_dsub+0x52>
 80027f0:	4952      	ldr	r1, [pc, #328]	; (800293c <__aeabi_dsub+0x370>)
 80027f2:	468c      	mov	ip, r1
 80027f4:	44b4      	add	ip, r6
 80027f6:	4664      	mov	r4, ip
 80027f8:	2c00      	cmp	r4, #0
 80027fa:	d100      	bne.n	80027fe <__aeabi_dsub+0x232>
 80027fc:	e0d3      	b.n	80029a6 <__aeabi_dsub+0x3da>
 80027fe:	1b91      	subs	r1, r2, r6
 8002800:	468c      	mov	ip, r1
 8002802:	2e00      	cmp	r6, #0
 8002804:	d100      	bne.n	8002808 <__aeabi_dsub+0x23c>
 8002806:	e15e      	b.n	8002ac6 <__aeabi_dsub+0x4fa>
 8002808:	494a      	ldr	r1, [pc, #296]	; (8002934 <__aeabi_dsub+0x368>)
 800280a:	428a      	cmp	r2, r1
 800280c:	d100      	bne.n	8002810 <__aeabi_dsub+0x244>
 800280e:	e1be      	b.n	8002b8e <__aeabi_dsub+0x5c2>
 8002810:	2180      	movs	r1, #128	; 0x80
 8002812:	464c      	mov	r4, r9
 8002814:	0409      	lsls	r1, r1, #16
 8002816:	430c      	orrs	r4, r1
 8002818:	46a1      	mov	r9, r4
 800281a:	4661      	mov	r1, ip
 800281c:	2938      	cmp	r1, #56	; 0x38
 800281e:	dd00      	ble.n	8002822 <__aeabi_dsub+0x256>
 8002820:	e1ba      	b.n	8002b98 <__aeabi_dsub+0x5cc>
 8002822:	291f      	cmp	r1, #31
 8002824:	dd00      	ble.n	8002828 <__aeabi_dsub+0x25c>
 8002826:	e227      	b.n	8002c78 <__aeabi_dsub+0x6ac>
 8002828:	2420      	movs	r4, #32
 800282a:	1a64      	subs	r4, r4, r1
 800282c:	4649      	mov	r1, r9
 800282e:	40a1      	lsls	r1, r4
 8002830:	001e      	movs	r6, r3
 8002832:	4688      	mov	r8, r1
 8002834:	4661      	mov	r1, ip
 8002836:	40a3      	lsls	r3, r4
 8002838:	40ce      	lsrs	r6, r1
 800283a:	4641      	mov	r1, r8
 800283c:	1e5c      	subs	r4, r3, #1
 800283e:	41a3      	sbcs	r3, r4
 8002840:	4331      	orrs	r1, r6
 8002842:	4319      	orrs	r1, r3
 8002844:	000c      	movs	r4, r1
 8002846:	4663      	mov	r3, ip
 8002848:	4649      	mov	r1, r9
 800284a:	40d9      	lsrs	r1, r3
 800284c:	187f      	adds	r7, r7, r1
 800284e:	1824      	adds	r4, r4, r0
 8002850:	4284      	cmp	r4, r0
 8002852:	419b      	sbcs	r3, r3
 8002854:	425b      	negs	r3, r3
 8002856:	469a      	mov	sl, r3
 8002858:	0016      	movs	r6, r2
 800285a:	44ba      	add	sl, r7
 800285c:	e05d      	b.n	800291a <__aeabi_dsub+0x34e>
 800285e:	4c38      	ldr	r4, [pc, #224]	; (8002940 <__aeabi_dsub+0x374>)
 8002860:	1c72      	adds	r2, r6, #1
 8002862:	4222      	tst	r2, r4
 8002864:	d000      	beq.n	8002868 <__aeabi_dsub+0x29c>
 8002866:	e0df      	b.n	8002a28 <__aeabi_dsub+0x45c>
 8002868:	464a      	mov	r2, r9
 800286a:	431a      	orrs	r2, r3
 800286c:	2e00      	cmp	r6, #0
 800286e:	d000      	beq.n	8002872 <__aeabi_dsub+0x2a6>
 8002870:	e15c      	b.n	8002b2c <__aeabi_dsub+0x560>
 8002872:	2a00      	cmp	r2, #0
 8002874:	d100      	bne.n	8002878 <__aeabi_dsub+0x2ac>
 8002876:	e1cf      	b.n	8002c18 <__aeabi_dsub+0x64c>
 8002878:	003a      	movs	r2, r7
 800287a:	4302      	orrs	r2, r0
 800287c:	d100      	bne.n	8002880 <__aeabi_dsub+0x2b4>
 800287e:	e17f      	b.n	8002b80 <__aeabi_dsub+0x5b4>
 8002880:	1a1c      	subs	r4, r3, r0
 8002882:	464a      	mov	r2, r9
 8002884:	42a3      	cmp	r3, r4
 8002886:	4189      	sbcs	r1, r1
 8002888:	1bd2      	subs	r2, r2, r7
 800288a:	4249      	negs	r1, r1
 800288c:	1a52      	subs	r2, r2, r1
 800288e:	4692      	mov	sl, r2
 8002890:	0212      	lsls	r2, r2, #8
 8002892:	d400      	bmi.n	8002896 <__aeabi_dsub+0x2ca>
 8002894:	e20a      	b.n	8002cac <__aeabi_dsub+0x6e0>
 8002896:	1ac4      	subs	r4, r0, r3
 8002898:	42a0      	cmp	r0, r4
 800289a:	4180      	sbcs	r0, r0
 800289c:	464b      	mov	r3, r9
 800289e:	4240      	negs	r0, r0
 80028a0:	1aff      	subs	r7, r7, r3
 80028a2:	1a3b      	subs	r3, r7, r0
 80028a4:	469a      	mov	sl, r3
 80028a6:	465d      	mov	r5, fp
 80028a8:	e71a      	b.n	80026e0 <__aeabi_dsub+0x114>
 80028aa:	003a      	movs	r2, r7
 80028ac:	4302      	orrs	r2, r0
 80028ae:	d073      	beq.n	8002998 <__aeabi_dsub+0x3cc>
 80028b0:	0022      	movs	r2, r4
 80028b2:	3a01      	subs	r2, #1
 80028b4:	2c01      	cmp	r4, #1
 80028b6:	d100      	bne.n	80028ba <__aeabi_dsub+0x2ee>
 80028b8:	e0cb      	b.n	8002a52 <__aeabi_dsub+0x486>
 80028ba:	4554      	cmp	r4, sl
 80028bc:	d042      	beq.n	8002944 <__aeabi_dsub+0x378>
 80028be:	4694      	mov	ip, r2
 80028c0:	e748      	b.n	8002754 <__aeabi_dsub+0x188>
 80028c2:	0010      	movs	r0, r2
 80028c4:	3b1f      	subs	r3, #31
 80028c6:	40d8      	lsrs	r0, r3
 80028c8:	2920      	cmp	r1, #32
 80028ca:	d003      	beq.n	80028d4 <__aeabi_dsub+0x308>
 80028cc:	2340      	movs	r3, #64	; 0x40
 80028ce:	1a5b      	subs	r3, r3, r1
 80028d0:	409a      	lsls	r2, r3
 80028d2:	4314      	orrs	r4, r2
 80028d4:	1e63      	subs	r3, r4, #1
 80028d6:	419c      	sbcs	r4, r3
 80028d8:	2300      	movs	r3, #0
 80028da:	2600      	movs	r6, #0
 80028dc:	469a      	mov	sl, r3
 80028de:	4304      	orrs	r4, r0
 80028e0:	0763      	lsls	r3, r4, #29
 80028e2:	d000      	beq.n	80028e6 <__aeabi_dsub+0x31a>
 80028e4:	e6fe      	b.n	80026e4 <__aeabi_dsub+0x118>
 80028e6:	4652      	mov	r2, sl
 80028e8:	08e3      	lsrs	r3, r4, #3
 80028ea:	0752      	lsls	r2, r2, #29
 80028ec:	4313      	orrs	r3, r2
 80028ee:	4652      	mov	r2, sl
 80028f0:	46b4      	mov	ip, r6
 80028f2:	08d2      	lsrs	r2, r2, #3
 80028f4:	490f      	ldr	r1, [pc, #60]	; (8002934 <__aeabi_dsub+0x368>)
 80028f6:	458c      	cmp	ip, r1
 80028f8:	d02a      	beq.n	8002950 <__aeabi_dsub+0x384>
 80028fa:	0312      	lsls	r2, r2, #12
 80028fc:	0b14      	lsrs	r4, r2, #12
 80028fe:	4662      	mov	r2, ip
 8002900:	0552      	lsls	r2, r2, #21
 8002902:	0d52      	lsrs	r2, r2, #21
 8002904:	e70c      	b.n	8002720 <__aeabi_dsub+0x154>
 8002906:	003c      	movs	r4, r7
 8002908:	4304      	orrs	r4, r0
 800290a:	1e62      	subs	r2, r4, #1
 800290c:	4194      	sbcs	r4, r2
 800290e:	18e4      	adds	r4, r4, r3
 8002910:	429c      	cmp	r4, r3
 8002912:	4192      	sbcs	r2, r2
 8002914:	4252      	negs	r2, r2
 8002916:	444a      	add	r2, r9
 8002918:	4692      	mov	sl, r2
 800291a:	4653      	mov	r3, sl
 800291c:	021b      	lsls	r3, r3, #8
 800291e:	d5df      	bpl.n	80028e0 <__aeabi_dsub+0x314>
 8002920:	4b04      	ldr	r3, [pc, #16]	; (8002934 <__aeabi_dsub+0x368>)
 8002922:	3601      	adds	r6, #1
 8002924:	429e      	cmp	r6, r3
 8002926:	d000      	beq.n	800292a <__aeabi_dsub+0x35e>
 8002928:	e0a0      	b.n	8002a6c <__aeabi_dsub+0x4a0>
 800292a:	0032      	movs	r2, r6
 800292c:	2400      	movs	r4, #0
 800292e:	2300      	movs	r3, #0
 8002930:	e6f6      	b.n	8002720 <__aeabi_dsub+0x154>
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	000007ff 	.word	0x000007ff
 8002938:	ff7fffff 	.word	0xff7fffff
 800293c:	fffff801 	.word	0xfffff801
 8002940:	000007fe 	.word	0x000007fe
 8002944:	08db      	lsrs	r3, r3, #3
 8002946:	464a      	mov	r2, r9
 8002948:	0752      	lsls	r2, r2, #29
 800294a:	4313      	orrs	r3, r2
 800294c:	464a      	mov	r2, r9
 800294e:	08d2      	lsrs	r2, r2, #3
 8002950:	0019      	movs	r1, r3
 8002952:	4311      	orrs	r1, r2
 8002954:	d100      	bne.n	8002958 <__aeabi_dsub+0x38c>
 8002956:	e1b5      	b.n	8002cc4 <__aeabi_dsub+0x6f8>
 8002958:	2480      	movs	r4, #128	; 0x80
 800295a:	0324      	lsls	r4, r4, #12
 800295c:	4314      	orrs	r4, r2
 800295e:	0324      	lsls	r4, r4, #12
 8002960:	4ad5      	ldr	r2, [pc, #852]	; (8002cb8 <__aeabi_dsub+0x6ec>)
 8002962:	0b24      	lsrs	r4, r4, #12
 8002964:	e6dc      	b.n	8002720 <__aeabi_dsub+0x154>
 8002966:	0020      	movs	r0, r4
 8002968:	f000 fb2a 	bl	8002fc0 <__clzsi2>
 800296c:	0003      	movs	r3, r0
 800296e:	3318      	adds	r3, #24
 8002970:	2b1f      	cmp	r3, #31
 8002972:	dc00      	bgt.n	8002976 <__aeabi_dsub+0x3aa>
 8002974:	e695      	b.n	80026a2 <__aeabi_dsub+0xd6>
 8002976:	0022      	movs	r2, r4
 8002978:	3808      	subs	r0, #8
 800297a:	4082      	lsls	r2, r0
 800297c:	2400      	movs	r4, #0
 800297e:	429e      	cmp	r6, r3
 8002980:	dc00      	bgt.n	8002984 <__aeabi_dsub+0x3b8>
 8002982:	e69a      	b.n	80026ba <__aeabi_dsub+0xee>
 8002984:	1af6      	subs	r6, r6, r3
 8002986:	4bcd      	ldr	r3, [pc, #820]	; (8002cbc <__aeabi_dsub+0x6f0>)
 8002988:	401a      	ands	r2, r3
 800298a:	4692      	mov	sl, r2
 800298c:	e6a8      	b.n	80026e0 <__aeabi_dsub+0x114>
 800298e:	003c      	movs	r4, r7
 8002990:	4304      	orrs	r4, r0
 8002992:	1e62      	subs	r2, r4, #1
 8002994:	4194      	sbcs	r4, r2
 8002996:	e66c      	b.n	8002672 <__aeabi_dsub+0xa6>
 8002998:	464a      	mov	r2, r9
 800299a:	08db      	lsrs	r3, r3, #3
 800299c:	0752      	lsls	r2, r2, #29
 800299e:	4313      	orrs	r3, r2
 80029a0:	464a      	mov	r2, r9
 80029a2:	08d2      	lsrs	r2, r2, #3
 80029a4:	e7a6      	b.n	80028f4 <__aeabi_dsub+0x328>
 80029a6:	4cc6      	ldr	r4, [pc, #792]	; (8002cc0 <__aeabi_dsub+0x6f4>)
 80029a8:	1c72      	adds	r2, r6, #1
 80029aa:	4222      	tst	r2, r4
 80029ac:	d000      	beq.n	80029b0 <__aeabi_dsub+0x3e4>
 80029ae:	e0ac      	b.n	8002b0a <__aeabi_dsub+0x53e>
 80029b0:	464a      	mov	r2, r9
 80029b2:	431a      	orrs	r2, r3
 80029b4:	2e00      	cmp	r6, #0
 80029b6:	d000      	beq.n	80029ba <__aeabi_dsub+0x3ee>
 80029b8:	e105      	b.n	8002bc6 <__aeabi_dsub+0x5fa>
 80029ba:	2a00      	cmp	r2, #0
 80029bc:	d100      	bne.n	80029c0 <__aeabi_dsub+0x3f4>
 80029be:	e156      	b.n	8002c6e <__aeabi_dsub+0x6a2>
 80029c0:	003a      	movs	r2, r7
 80029c2:	4302      	orrs	r2, r0
 80029c4:	d100      	bne.n	80029c8 <__aeabi_dsub+0x3fc>
 80029c6:	e0db      	b.n	8002b80 <__aeabi_dsub+0x5b4>
 80029c8:	181c      	adds	r4, r3, r0
 80029ca:	429c      	cmp	r4, r3
 80029cc:	419b      	sbcs	r3, r3
 80029ce:	444f      	add	r7, r9
 80029d0:	46ba      	mov	sl, r7
 80029d2:	425b      	negs	r3, r3
 80029d4:	449a      	add	sl, r3
 80029d6:	4653      	mov	r3, sl
 80029d8:	021b      	lsls	r3, r3, #8
 80029da:	d400      	bmi.n	80029de <__aeabi_dsub+0x412>
 80029dc:	e780      	b.n	80028e0 <__aeabi_dsub+0x314>
 80029de:	4652      	mov	r2, sl
 80029e0:	4bb6      	ldr	r3, [pc, #728]	; (8002cbc <__aeabi_dsub+0x6f0>)
 80029e2:	2601      	movs	r6, #1
 80029e4:	401a      	ands	r2, r3
 80029e6:	4692      	mov	sl, r2
 80029e8:	e77a      	b.n	80028e0 <__aeabi_dsub+0x314>
 80029ea:	4cb3      	ldr	r4, [pc, #716]	; (8002cb8 <__aeabi_dsub+0x6ec>)
 80029ec:	42a2      	cmp	r2, r4
 80029ee:	d100      	bne.n	80029f2 <__aeabi_dsub+0x426>
 80029f0:	e0c0      	b.n	8002b74 <__aeabi_dsub+0x5a8>
 80029f2:	2480      	movs	r4, #128	; 0x80
 80029f4:	464d      	mov	r5, r9
 80029f6:	0424      	lsls	r4, r4, #16
 80029f8:	4325      	orrs	r5, r4
 80029fa:	46a9      	mov	r9, r5
 80029fc:	4664      	mov	r4, ip
 80029fe:	2c38      	cmp	r4, #56	; 0x38
 8002a00:	dc53      	bgt.n	8002aaa <__aeabi_dsub+0x4de>
 8002a02:	4661      	mov	r1, ip
 8002a04:	2c1f      	cmp	r4, #31
 8002a06:	dd00      	ble.n	8002a0a <__aeabi_dsub+0x43e>
 8002a08:	e0cd      	b.n	8002ba6 <__aeabi_dsub+0x5da>
 8002a0a:	2520      	movs	r5, #32
 8002a0c:	001e      	movs	r6, r3
 8002a0e:	1b2d      	subs	r5, r5, r4
 8002a10:	464c      	mov	r4, r9
 8002a12:	40ab      	lsls	r3, r5
 8002a14:	40ac      	lsls	r4, r5
 8002a16:	40ce      	lsrs	r6, r1
 8002a18:	1e5d      	subs	r5, r3, #1
 8002a1a:	41ab      	sbcs	r3, r5
 8002a1c:	4334      	orrs	r4, r6
 8002a1e:	4323      	orrs	r3, r4
 8002a20:	464c      	mov	r4, r9
 8002a22:	40cc      	lsrs	r4, r1
 8002a24:	1b3f      	subs	r7, r7, r4
 8002a26:	e045      	b.n	8002ab4 <__aeabi_dsub+0x4e8>
 8002a28:	464a      	mov	r2, r9
 8002a2a:	1a1c      	subs	r4, r3, r0
 8002a2c:	1bd1      	subs	r1, r2, r7
 8002a2e:	42a3      	cmp	r3, r4
 8002a30:	4192      	sbcs	r2, r2
 8002a32:	4252      	negs	r2, r2
 8002a34:	4692      	mov	sl, r2
 8002a36:	000a      	movs	r2, r1
 8002a38:	4651      	mov	r1, sl
 8002a3a:	1a52      	subs	r2, r2, r1
 8002a3c:	4692      	mov	sl, r2
 8002a3e:	0212      	lsls	r2, r2, #8
 8002a40:	d500      	bpl.n	8002a44 <__aeabi_dsub+0x478>
 8002a42:	e083      	b.n	8002b4c <__aeabi_dsub+0x580>
 8002a44:	4653      	mov	r3, sl
 8002a46:	4323      	orrs	r3, r4
 8002a48:	d000      	beq.n	8002a4c <__aeabi_dsub+0x480>
 8002a4a:	e621      	b.n	8002690 <__aeabi_dsub+0xc4>
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	2500      	movs	r5, #0
 8002a50:	e753      	b.n	80028fa <__aeabi_dsub+0x32e>
 8002a52:	181c      	adds	r4, r3, r0
 8002a54:	429c      	cmp	r4, r3
 8002a56:	419b      	sbcs	r3, r3
 8002a58:	444f      	add	r7, r9
 8002a5a:	46ba      	mov	sl, r7
 8002a5c:	425b      	negs	r3, r3
 8002a5e:	449a      	add	sl, r3
 8002a60:	4653      	mov	r3, sl
 8002a62:	2601      	movs	r6, #1
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	d400      	bmi.n	8002a6a <__aeabi_dsub+0x49e>
 8002a68:	e73a      	b.n	80028e0 <__aeabi_dsub+0x314>
 8002a6a:	2602      	movs	r6, #2
 8002a6c:	4652      	mov	r2, sl
 8002a6e:	4b93      	ldr	r3, [pc, #588]	; (8002cbc <__aeabi_dsub+0x6f0>)
 8002a70:	2101      	movs	r1, #1
 8002a72:	401a      	ands	r2, r3
 8002a74:	0013      	movs	r3, r2
 8002a76:	4021      	ands	r1, r4
 8002a78:	0862      	lsrs	r2, r4, #1
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	07dc      	lsls	r4, r3, #31
 8002a7e:	085b      	lsrs	r3, r3, #1
 8002a80:	469a      	mov	sl, r3
 8002a82:	4314      	orrs	r4, r2
 8002a84:	e62c      	b.n	80026e0 <__aeabi_dsub+0x114>
 8002a86:	0039      	movs	r1, r7
 8002a88:	3a20      	subs	r2, #32
 8002a8a:	40d1      	lsrs	r1, r2
 8002a8c:	4662      	mov	r2, ip
 8002a8e:	2a20      	cmp	r2, #32
 8002a90:	d006      	beq.n	8002aa0 <__aeabi_dsub+0x4d4>
 8002a92:	4664      	mov	r4, ip
 8002a94:	2240      	movs	r2, #64	; 0x40
 8002a96:	1b12      	subs	r2, r2, r4
 8002a98:	003c      	movs	r4, r7
 8002a9a:	4094      	lsls	r4, r2
 8002a9c:	4304      	orrs	r4, r0
 8002a9e:	9401      	str	r4, [sp, #4]
 8002aa0:	9c01      	ldr	r4, [sp, #4]
 8002aa2:	1e62      	subs	r2, r4, #1
 8002aa4:	4194      	sbcs	r4, r2
 8002aa6:	430c      	orrs	r4, r1
 8002aa8:	e5e3      	b.n	8002672 <__aeabi_dsub+0xa6>
 8002aaa:	4649      	mov	r1, r9
 8002aac:	4319      	orrs	r1, r3
 8002aae:	000b      	movs	r3, r1
 8002ab0:	1e5c      	subs	r4, r3, #1
 8002ab2:	41a3      	sbcs	r3, r4
 8002ab4:	1ac4      	subs	r4, r0, r3
 8002ab6:	42a0      	cmp	r0, r4
 8002ab8:	419b      	sbcs	r3, r3
 8002aba:	425b      	negs	r3, r3
 8002abc:	1afb      	subs	r3, r7, r3
 8002abe:	469a      	mov	sl, r3
 8002ac0:	465d      	mov	r5, fp
 8002ac2:	0016      	movs	r6, r2
 8002ac4:	e5dc      	b.n	8002680 <__aeabi_dsub+0xb4>
 8002ac6:	4649      	mov	r1, r9
 8002ac8:	4319      	orrs	r1, r3
 8002aca:	d100      	bne.n	8002ace <__aeabi_dsub+0x502>
 8002acc:	e0ae      	b.n	8002c2c <__aeabi_dsub+0x660>
 8002ace:	4661      	mov	r1, ip
 8002ad0:	4664      	mov	r4, ip
 8002ad2:	3901      	subs	r1, #1
 8002ad4:	2c01      	cmp	r4, #1
 8002ad6:	d100      	bne.n	8002ada <__aeabi_dsub+0x50e>
 8002ad8:	e0e0      	b.n	8002c9c <__aeabi_dsub+0x6d0>
 8002ada:	4c77      	ldr	r4, [pc, #476]	; (8002cb8 <__aeabi_dsub+0x6ec>)
 8002adc:	45a4      	cmp	ip, r4
 8002ade:	d056      	beq.n	8002b8e <__aeabi_dsub+0x5c2>
 8002ae0:	468c      	mov	ip, r1
 8002ae2:	e69a      	b.n	800281a <__aeabi_dsub+0x24e>
 8002ae4:	4661      	mov	r1, ip
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	003c      	movs	r4, r7
 8002aea:	1a52      	subs	r2, r2, r1
 8002aec:	4094      	lsls	r4, r2
 8002aee:	0001      	movs	r1, r0
 8002af0:	4090      	lsls	r0, r2
 8002af2:	46a0      	mov	r8, r4
 8002af4:	4664      	mov	r4, ip
 8002af6:	1e42      	subs	r2, r0, #1
 8002af8:	4190      	sbcs	r0, r2
 8002afa:	4662      	mov	r2, ip
 8002afc:	40e1      	lsrs	r1, r4
 8002afe:	4644      	mov	r4, r8
 8002b00:	40d7      	lsrs	r7, r2
 8002b02:	430c      	orrs	r4, r1
 8002b04:	4304      	orrs	r4, r0
 8002b06:	44b9      	add	r9, r7
 8002b08:	e701      	b.n	800290e <__aeabi_dsub+0x342>
 8002b0a:	496b      	ldr	r1, [pc, #428]	; (8002cb8 <__aeabi_dsub+0x6ec>)
 8002b0c:	428a      	cmp	r2, r1
 8002b0e:	d100      	bne.n	8002b12 <__aeabi_dsub+0x546>
 8002b10:	e70c      	b.n	800292c <__aeabi_dsub+0x360>
 8002b12:	1818      	adds	r0, r3, r0
 8002b14:	4298      	cmp	r0, r3
 8002b16:	419b      	sbcs	r3, r3
 8002b18:	444f      	add	r7, r9
 8002b1a:	425b      	negs	r3, r3
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	07dc      	lsls	r4, r3, #31
 8002b20:	0840      	lsrs	r0, r0, #1
 8002b22:	085b      	lsrs	r3, r3, #1
 8002b24:	469a      	mov	sl, r3
 8002b26:	0016      	movs	r6, r2
 8002b28:	4304      	orrs	r4, r0
 8002b2a:	e6d9      	b.n	80028e0 <__aeabi_dsub+0x314>
 8002b2c:	2a00      	cmp	r2, #0
 8002b2e:	d000      	beq.n	8002b32 <__aeabi_dsub+0x566>
 8002b30:	e081      	b.n	8002c36 <__aeabi_dsub+0x66a>
 8002b32:	003b      	movs	r3, r7
 8002b34:	4303      	orrs	r3, r0
 8002b36:	d11d      	bne.n	8002b74 <__aeabi_dsub+0x5a8>
 8002b38:	2280      	movs	r2, #128	; 0x80
 8002b3a:	2500      	movs	r5, #0
 8002b3c:	0312      	lsls	r2, r2, #12
 8002b3e:	e70b      	b.n	8002958 <__aeabi_dsub+0x38c>
 8002b40:	08c0      	lsrs	r0, r0, #3
 8002b42:	077b      	lsls	r3, r7, #29
 8002b44:	465d      	mov	r5, fp
 8002b46:	4303      	orrs	r3, r0
 8002b48:	08fa      	lsrs	r2, r7, #3
 8002b4a:	e6d3      	b.n	80028f4 <__aeabi_dsub+0x328>
 8002b4c:	1ac4      	subs	r4, r0, r3
 8002b4e:	42a0      	cmp	r0, r4
 8002b50:	4180      	sbcs	r0, r0
 8002b52:	464b      	mov	r3, r9
 8002b54:	4240      	negs	r0, r0
 8002b56:	1aff      	subs	r7, r7, r3
 8002b58:	1a3b      	subs	r3, r7, r0
 8002b5a:	469a      	mov	sl, r3
 8002b5c:	465d      	mov	r5, fp
 8002b5e:	e597      	b.n	8002690 <__aeabi_dsub+0xc4>
 8002b60:	1a1c      	subs	r4, r3, r0
 8002b62:	464a      	mov	r2, r9
 8002b64:	42a3      	cmp	r3, r4
 8002b66:	419b      	sbcs	r3, r3
 8002b68:	1bd7      	subs	r7, r2, r7
 8002b6a:	425b      	negs	r3, r3
 8002b6c:	1afb      	subs	r3, r7, r3
 8002b6e:	469a      	mov	sl, r3
 8002b70:	2601      	movs	r6, #1
 8002b72:	e585      	b.n	8002680 <__aeabi_dsub+0xb4>
 8002b74:	08c0      	lsrs	r0, r0, #3
 8002b76:	077b      	lsls	r3, r7, #29
 8002b78:	465d      	mov	r5, fp
 8002b7a:	4303      	orrs	r3, r0
 8002b7c:	08fa      	lsrs	r2, r7, #3
 8002b7e:	e6e7      	b.n	8002950 <__aeabi_dsub+0x384>
 8002b80:	464a      	mov	r2, r9
 8002b82:	08db      	lsrs	r3, r3, #3
 8002b84:	0752      	lsls	r2, r2, #29
 8002b86:	4313      	orrs	r3, r2
 8002b88:	464a      	mov	r2, r9
 8002b8a:	08d2      	lsrs	r2, r2, #3
 8002b8c:	e6b5      	b.n	80028fa <__aeabi_dsub+0x32e>
 8002b8e:	08c0      	lsrs	r0, r0, #3
 8002b90:	077b      	lsls	r3, r7, #29
 8002b92:	4303      	orrs	r3, r0
 8002b94:	08fa      	lsrs	r2, r7, #3
 8002b96:	e6db      	b.n	8002950 <__aeabi_dsub+0x384>
 8002b98:	4649      	mov	r1, r9
 8002b9a:	4319      	orrs	r1, r3
 8002b9c:	000b      	movs	r3, r1
 8002b9e:	1e59      	subs	r1, r3, #1
 8002ba0:	418b      	sbcs	r3, r1
 8002ba2:	001c      	movs	r4, r3
 8002ba4:	e653      	b.n	800284e <__aeabi_dsub+0x282>
 8002ba6:	464d      	mov	r5, r9
 8002ba8:	3c20      	subs	r4, #32
 8002baa:	40e5      	lsrs	r5, r4
 8002bac:	2920      	cmp	r1, #32
 8002bae:	d005      	beq.n	8002bbc <__aeabi_dsub+0x5f0>
 8002bb0:	2440      	movs	r4, #64	; 0x40
 8002bb2:	1a64      	subs	r4, r4, r1
 8002bb4:	4649      	mov	r1, r9
 8002bb6:	40a1      	lsls	r1, r4
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	4698      	mov	r8, r3
 8002bbc:	4643      	mov	r3, r8
 8002bbe:	1e5c      	subs	r4, r3, #1
 8002bc0:	41a3      	sbcs	r3, r4
 8002bc2:	432b      	orrs	r3, r5
 8002bc4:	e776      	b.n	8002ab4 <__aeabi_dsub+0x4e8>
 8002bc6:	2a00      	cmp	r2, #0
 8002bc8:	d0e1      	beq.n	8002b8e <__aeabi_dsub+0x5c2>
 8002bca:	003a      	movs	r2, r7
 8002bcc:	08db      	lsrs	r3, r3, #3
 8002bce:	4302      	orrs	r2, r0
 8002bd0:	d100      	bne.n	8002bd4 <__aeabi_dsub+0x608>
 8002bd2:	e6b8      	b.n	8002946 <__aeabi_dsub+0x37a>
 8002bd4:	464a      	mov	r2, r9
 8002bd6:	0752      	lsls	r2, r2, #29
 8002bd8:	2480      	movs	r4, #128	; 0x80
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	464a      	mov	r2, r9
 8002bde:	0324      	lsls	r4, r4, #12
 8002be0:	08d2      	lsrs	r2, r2, #3
 8002be2:	4222      	tst	r2, r4
 8002be4:	d007      	beq.n	8002bf6 <__aeabi_dsub+0x62a>
 8002be6:	08fe      	lsrs	r6, r7, #3
 8002be8:	4226      	tst	r6, r4
 8002bea:	d104      	bne.n	8002bf6 <__aeabi_dsub+0x62a>
 8002bec:	465d      	mov	r5, fp
 8002bee:	0032      	movs	r2, r6
 8002bf0:	08c3      	lsrs	r3, r0, #3
 8002bf2:	077f      	lsls	r7, r7, #29
 8002bf4:	433b      	orrs	r3, r7
 8002bf6:	0f59      	lsrs	r1, r3, #29
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	0749      	lsls	r1, r1, #29
 8002bfc:	08db      	lsrs	r3, r3, #3
 8002bfe:	430b      	orrs	r3, r1
 8002c00:	e6a6      	b.n	8002950 <__aeabi_dsub+0x384>
 8002c02:	1ac4      	subs	r4, r0, r3
 8002c04:	42a0      	cmp	r0, r4
 8002c06:	4180      	sbcs	r0, r0
 8002c08:	464b      	mov	r3, r9
 8002c0a:	4240      	negs	r0, r0
 8002c0c:	1aff      	subs	r7, r7, r3
 8002c0e:	1a3b      	subs	r3, r7, r0
 8002c10:	469a      	mov	sl, r3
 8002c12:	465d      	mov	r5, fp
 8002c14:	2601      	movs	r6, #1
 8002c16:	e533      	b.n	8002680 <__aeabi_dsub+0xb4>
 8002c18:	003b      	movs	r3, r7
 8002c1a:	4303      	orrs	r3, r0
 8002c1c:	d100      	bne.n	8002c20 <__aeabi_dsub+0x654>
 8002c1e:	e715      	b.n	8002a4c <__aeabi_dsub+0x480>
 8002c20:	08c0      	lsrs	r0, r0, #3
 8002c22:	077b      	lsls	r3, r7, #29
 8002c24:	465d      	mov	r5, fp
 8002c26:	4303      	orrs	r3, r0
 8002c28:	08fa      	lsrs	r2, r7, #3
 8002c2a:	e666      	b.n	80028fa <__aeabi_dsub+0x32e>
 8002c2c:	08c0      	lsrs	r0, r0, #3
 8002c2e:	077b      	lsls	r3, r7, #29
 8002c30:	4303      	orrs	r3, r0
 8002c32:	08fa      	lsrs	r2, r7, #3
 8002c34:	e65e      	b.n	80028f4 <__aeabi_dsub+0x328>
 8002c36:	003a      	movs	r2, r7
 8002c38:	08db      	lsrs	r3, r3, #3
 8002c3a:	4302      	orrs	r2, r0
 8002c3c:	d100      	bne.n	8002c40 <__aeabi_dsub+0x674>
 8002c3e:	e682      	b.n	8002946 <__aeabi_dsub+0x37a>
 8002c40:	464a      	mov	r2, r9
 8002c42:	0752      	lsls	r2, r2, #29
 8002c44:	2480      	movs	r4, #128	; 0x80
 8002c46:	4313      	orrs	r3, r2
 8002c48:	464a      	mov	r2, r9
 8002c4a:	0324      	lsls	r4, r4, #12
 8002c4c:	08d2      	lsrs	r2, r2, #3
 8002c4e:	4222      	tst	r2, r4
 8002c50:	d007      	beq.n	8002c62 <__aeabi_dsub+0x696>
 8002c52:	08fe      	lsrs	r6, r7, #3
 8002c54:	4226      	tst	r6, r4
 8002c56:	d104      	bne.n	8002c62 <__aeabi_dsub+0x696>
 8002c58:	465d      	mov	r5, fp
 8002c5a:	0032      	movs	r2, r6
 8002c5c:	08c3      	lsrs	r3, r0, #3
 8002c5e:	077f      	lsls	r7, r7, #29
 8002c60:	433b      	orrs	r3, r7
 8002c62:	0f59      	lsrs	r1, r3, #29
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	08db      	lsrs	r3, r3, #3
 8002c68:	0749      	lsls	r1, r1, #29
 8002c6a:	430b      	orrs	r3, r1
 8002c6c:	e670      	b.n	8002950 <__aeabi_dsub+0x384>
 8002c6e:	08c0      	lsrs	r0, r0, #3
 8002c70:	077b      	lsls	r3, r7, #29
 8002c72:	4303      	orrs	r3, r0
 8002c74:	08fa      	lsrs	r2, r7, #3
 8002c76:	e640      	b.n	80028fa <__aeabi_dsub+0x32e>
 8002c78:	464c      	mov	r4, r9
 8002c7a:	3920      	subs	r1, #32
 8002c7c:	40cc      	lsrs	r4, r1
 8002c7e:	4661      	mov	r1, ip
 8002c80:	2920      	cmp	r1, #32
 8002c82:	d006      	beq.n	8002c92 <__aeabi_dsub+0x6c6>
 8002c84:	4666      	mov	r6, ip
 8002c86:	2140      	movs	r1, #64	; 0x40
 8002c88:	1b89      	subs	r1, r1, r6
 8002c8a:	464e      	mov	r6, r9
 8002c8c:	408e      	lsls	r6, r1
 8002c8e:	4333      	orrs	r3, r6
 8002c90:	4698      	mov	r8, r3
 8002c92:	4643      	mov	r3, r8
 8002c94:	1e59      	subs	r1, r3, #1
 8002c96:	418b      	sbcs	r3, r1
 8002c98:	431c      	orrs	r4, r3
 8002c9a:	e5d8      	b.n	800284e <__aeabi_dsub+0x282>
 8002c9c:	181c      	adds	r4, r3, r0
 8002c9e:	4284      	cmp	r4, r0
 8002ca0:	4180      	sbcs	r0, r0
 8002ca2:	444f      	add	r7, r9
 8002ca4:	46ba      	mov	sl, r7
 8002ca6:	4240      	negs	r0, r0
 8002ca8:	4482      	add	sl, r0
 8002caa:	e6d9      	b.n	8002a60 <__aeabi_dsub+0x494>
 8002cac:	4653      	mov	r3, sl
 8002cae:	4323      	orrs	r3, r4
 8002cb0:	d100      	bne.n	8002cb4 <__aeabi_dsub+0x6e8>
 8002cb2:	e6cb      	b.n	8002a4c <__aeabi_dsub+0x480>
 8002cb4:	e614      	b.n	80028e0 <__aeabi_dsub+0x314>
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	000007ff 	.word	0x000007ff
 8002cbc:	ff7fffff 	.word	0xff7fffff
 8002cc0:	000007fe 	.word	0x000007fe
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	4a01      	ldr	r2, [pc, #4]	; (8002ccc <__aeabi_dsub+0x700>)
 8002cc8:	001c      	movs	r4, r3
 8002cca:	e529      	b.n	8002720 <__aeabi_dsub+0x154>
 8002ccc:	000007ff 	.word	0x000007ff

08002cd0 <__aeabi_dcmpun>:
 8002cd0:	b570      	push	{r4, r5, r6, lr}
 8002cd2:	0005      	movs	r5, r0
 8002cd4:	480c      	ldr	r0, [pc, #48]	; (8002d08 <__aeabi_dcmpun+0x38>)
 8002cd6:	031c      	lsls	r4, r3, #12
 8002cd8:	0016      	movs	r6, r2
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	030a      	lsls	r2, r1, #12
 8002cde:	0049      	lsls	r1, r1, #1
 8002ce0:	0b12      	lsrs	r2, r2, #12
 8002ce2:	0d49      	lsrs	r1, r1, #21
 8002ce4:	0b24      	lsrs	r4, r4, #12
 8002ce6:	0d5b      	lsrs	r3, r3, #21
 8002ce8:	4281      	cmp	r1, r0
 8002cea:	d008      	beq.n	8002cfe <__aeabi_dcmpun+0x2e>
 8002cec:	4a06      	ldr	r2, [pc, #24]	; (8002d08 <__aeabi_dcmpun+0x38>)
 8002cee:	2000      	movs	r0, #0
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d103      	bne.n	8002cfc <__aeabi_dcmpun+0x2c>
 8002cf4:	0020      	movs	r0, r4
 8002cf6:	4330      	orrs	r0, r6
 8002cf8:	1e43      	subs	r3, r0, #1
 8002cfa:	4198      	sbcs	r0, r3
 8002cfc:	bd70      	pop	{r4, r5, r6, pc}
 8002cfe:	2001      	movs	r0, #1
 8002d00:	432a      	orrs	r2, r5
 8002d02:	d1fb      	bne.n	8002cfc <__aeabi_dcmpun+0x2c>
 8002d04:	e7f2      	b.n	8002cec <__aeabi_dcmpun+0x1c>
 8002d06:	46c0      	nop			; (mov r8, r8)
 8002d08:	000007ff 	.word	0x000007ff

08002d0c <__aeabi_d2iz>:
 8002d0c:	000a      	movs	r2, r1
 8002d0e:	b530      	push	{r4, r5, lr}
 8002d10:	4c13      	ldr	r4, [pc, #76]	; (8002d60 <__aeabi_d2iz+0x54>)
 8002d12:	0053      	lsls	r3, r2, #1
 8002d14:	0309      	lsls	r1, r1, #12
 8002d16:	0005      	movs	r5, r0
 8002d18:	0b09      	lsrs	r1, r1, #12
 8002d1a:	2000      	movs	r0, #0
 8002d1c:	0d5b      	lsrs	r3, r3, #21
 8002d1e:	0fd2      	lsrs	r2, r2, #31
 8002d20:	42a3      	cmp	r3, r4
 8002d22:	dd04      	ble.n	8002d2e <__aeabi_d2iz+0x22>
 8002d24:	480f      	ldr	r0, [pc, #60]	; (8002d64 <__aeabi_d2iz+0x58>)
 8002d26:	4283      	cmp	r3, r0
 8002d28:	dd02      	ble.n	8002d30 <__aeabi_d2iz+0x24>
 8002d2a:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <__aeabi_d2iz+0x5c>)
 8002d2c:	18d0      	adds	r0, r2, r3
 8002d2e:	bd30      	pop	{r4, r5, pc}
 8002d30:	2080      	movs	r0, #128	; 0x80
 8002d32:	0340      	lsls	r0, r0, #13
 8002d34:	4301      	orrs	r1, r0
 8002d36:	480d      	ldr	r0, [pc, #52]	; (8002d6c <__aeabi_d2iz+0x60>)
 8002d38:	1ac0      	subs	r0, r0, r3
 8002d3a:	281f      	cmp	r0, #31
 8002d3c:	dd08      	ble.n	8002d50 <__aeabi_d2iz+0x44>
 8002d3e:	480c      	ldr	r0, [pc, #48]	; (8002d70 <__aeabi_d2iz+0x64>)
 8002d40:	1ac3      	subs	r3, r0, r3
 8002d42:	40d9      	lsrs	r1, r3
 8002d44:	000b      	movs	r3, r1
 8002d46:	4258      	negs	r0, r3
 8002d48:	2a00      	cmp	r2, #0
 8002d4a:	d1f0      	bne.n	8002d2e <__aeabi_d2iz+0x22>
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	e7ee      	b.n	8002d2e <__aeabi_d2iz+0x22>
 8002d50:	4c08      	ldr	r4, [pc, #32]	; (8002d74 <__aeabi_d2iz+0x68>)
 8002d52:	40c5      	lsrs	r5, r0
 8002d54:	46a4      	mov	ip, r4
 8002d56:	4463      	add	r3, ip
 8002d58:	4099      	lsls	r1, r3
 8002d5a:	000b      	movs	r3, r1
 8002d5c:	432b      	orrs	r3, r5
 8002d5e:	e7f2      	b.n	8002d46 <__aeabi_d2iz+0x3a>
 8002d60:	000003fe 	.word	0x000003fe
 8002d64:	0000041d 	.word	0x0000041d
 8002d68:	7fffffff 	.word	0x7fffffff
 8002d6c:	00000433 	.word	0x00000433
 8002d70:	00000413 	.word	0x00000413
 8002d74:	fffffbed 	.word	0xfffffbed

08002d78 <__aeabi_i2d>:
 8002d78:	b570      	push	{r4, r5, r6, lr}
 8002d7a:	2800      	cmp	r0, #0
 8002d7c:	d016      	beq.n	8002dac <__aeabi_i2d+0x34>
 8002d7e:	17c3      	asrs	r3, r0, #31
 8002d80:	18c5      	adds	r5, r0, r3
 8002d82:	405d      	eors	r5, r3
 8002d84:	0fc4      	lsrs	r4, r0, #31
 8002d86:	0028      	movs	r0, r5
 8002d88:	f000 f91a 	bl	8002fc0 <__clzsi2>
 8002d8c:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <__aeabi_i2d+0x5c>)
 8002d8e:	1a1b      	subs	r3, r3, r0
 8002d90:	280a      	cmp	r0, #10
 8002d92:	dc16      	bgt.n	8002dc2 <__aeabi_i2d+0x4a>
 8002d94:	0002      	movs	r2, r0
 8002d96:	002e      	movs	r6, r5
 8002d98:	3215      	adds	r2, #21
 8002d9a:	4096      	lsls	r6, r2
 8002d9c:	220b      	movs	r2, #11
 8002d9e:	1a12      	subs	r2, r2, r0
 8002da0:	40d5      	lsrs	r5, r2
 8002da2:	055b      	lsls	r3, r3, #21
 8002da4:	032d      	lsls	r5, r5, #12
 8002da6:	0b2d      	lsrs	r5, r5, #12
 8002da8:	0d5b      	lsrs	r3, r3, #21
 8002daa:	e003      	b.n	8002db4 <__aeabi_i2d+0x3c>
 8002dac:	2400      	movs	r4, #0
 8002dae:	2300      	movs	r3, #0
 8002db0:	2500      	movs	r5, #0
 8002db2:	2600      	movs	r6, #0
 8002db4:	051b      	lsls	r3, r3, #20
 8002db6:	432b      	orrs	r3, r5
 8002db8:	07e4      	lsls	r4, r4, #31
 8002dba:	4323      	orrs	r3, r4
 8002dbc:	0030      	movs	r0, r6
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	bd70      	pop	{r4, r5, r6, pc}
 8002dc2:	380b      	subs	r0, #11
 8002dc4:	4085      	lsls	r5, r0
 8002dc6:	055b      	lsls	r3, r3, #21
 8002dc8:	032d      	lsls	r5, r5, #12
 8002dca:	2600      	movs	r6, #0
 8002dcc:	0b2d      	lsrs	r5, r5, #12
 8002dce:	0d5b      	lsrs	r3, r3, #21
 8002dd0:	e7f0      	b.n	8002db4 <__aeabi_i2d+0x3c>
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	0000041e 	.word	0x0000041e

08002dd8 <__aeabi_ui2d>:
 8002dd8:	b510      	push	{r4, lr}
 8002dda:	1e04      	subs	r4, r0, #0
 8002ddc:	d010      	beq.n	8002e00 <__aeabi_ui2d+0x28>
 8002dde:	f000 f8ef 	bl	8002fc0 <__clzsi2>
 8002de2:	4b0f      	ldr	r3, [pc, #60]	; (8002e20 <__aeabi_ui2d+0x48>)
 8002de4:	1a1b      	subs	r3, r3, r0
 8002de6:	280a      	cmp	r0, #10
 8002de8:	dc11      	bgt.n	8002e0e <__aeabi_ui2d+0x36>
 8002dea:	220b      	movs	r2, #11
 8002dec:	0021      	movs	r1, r4
 8002dee:	1a12      	subs	r2, r2, r0
 8002df0:	40d1      	lsrs	r1, r2
 8002df2:	3015      	adds	r0, #21
 8002df4:	030a      	lsls	r2, r1, #12
 8002df6:	055b      	lsls	r3, r3, #21
 8002df8:	4084      	lsls	r4, r0
 8002dfa:	0b12      	lsrs	r2, r2, #12
 8002dfc:	0d5b      	lsrs	r3, r3, #21
 8002dfe:	e001      	b.n	8002e04 <__aeabi_ui2d+0x2c>
 8002e00:	2300      	movs	r3, #0
 8002e02:	2200      	movs	r2, #0
 8002e04:	051b      	lsls	r3, r3, #20
 8002e06:	4313      	orrs	r3, r2
 8002e08:	0020      	movs	r0, r4
 8002e0a:	0019      	movs	r1, r3
 8002e0c:	bd10      	pop	{r4, pc}
 8002e0e:	0022      	movs	r2, r4
 8002e10:	380b      	subs	r0, #11
 8002e12:	4082      	lsls	r2, r0
 8002e14:	055b      	lsls	r3, r3, #21
 8002e16:	0312      	lsls	r2, r2, #12
 8002e18:	2400      	movs	r4, #0
 8002e1a:	0b12      	lsrs	r2, r2, #12
 8002e1c:	0d5b      	lsrs	r3, r3, #21
 8002e1e:	e7f1      	b.n	8002e04 <__aeabi_ui2d+0x2c>
 8002e20:	0000041e 	.word	0x0000041e

08002e24 <__aeabi_f2d>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	0242      	lsls	r2, r0, #9
 8002e28:	0043      	lsls	r3, r0, #1
 8002e2a:	0fc4      	lsrs	r4, r0, #31
 8002e2c:	20fe      	movs	r0, #254	; 0xfe
 8002e2e:	0e1b      	lsrs	r3, r3, #24
 8002e30:	1c59      	adds	r1, r3, #1
 8002e32:	0a55      	lsrs	r5, r2, #9
 8002e34:	4208      	tst	r0, r1
 8002e36:	d00c      	beq.n	8002e52 <__aeabi_f2d+0x2e>
 8002e38:	21e0      	movs	r1, #224	; 0xe0
 8002e3a:	0089      	lsls	r1, r1, #2
 8002e3c:	468c      	mov	ip, r1
 8002e3e:	076d      	lsls	r5, r5, #29
 8002e40:	0b12      	lsrs	r2, r2, #12
 8002e42:	4463      	add	r3, ip
 8002e44:	051b      	lsls	r3, r3, #20
 8002e46:	4313      	orrs	r3, r2
 8002e48:	07e4      	lsls	r4, r4, #31
 8002e4a:	4323      	orrs	r3, r4
 8002e4c:	0028      	movs	r0, r5
 8002e4e:	0019      	movs	r1, r3
 8002e50:	bd70      	pop	{r4, r5, r6, pc}
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d114      	bne.n	8002e80 <__aeabi_f2d+0x5c>
 8002e56:	2d00      	cmp	r5, #0
 8002e58:	d01b      	beq.n	8002e92 <__aeabi_f2d+0x6e>
 8002e5a:	0028      	movs	r0, r5
 8002e5c:	f000 f8b0 	bl	8002fc0 <__clzsi2>
 8002e60:	280a      	cmp	r0, #10
 8002e62:	dc1c      	bgt.n	8002e9e <__aeabi_f2d+0x7a>
 8002e64:	230b      	movs	r3, #11
 8002e66:	002a      	movs	r2, r5
 8002e68:	1a1b      	subs	r3, r3, r0
 8002e6a:	40da      	lsrs	r2, r3
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	3315      	adds	r3, #21
 8002e70:	409d      	lsls	r5, r3
 8002e72:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <__aeabi_f2d+0x88>)
 8002e74:	0312      	lsls	r2, r2, #12
 8002e76:	1a1b      	subs	r3, r3, r0
 8002e78:	055b      	lsls	r3, r3, #21
 8002e7a:	0b12      	lsrs	r2, r2, #12
 8002e7c:	0d5b      	lsrs	r3, r3, #21
 8002e7e:	e7e1      	b.n	8002e44 <__aeabi_f2d+0x20>
 8002e80:	2d00      	cmp	r5, #0
 8002e82:	d009      	beq.n	8002e98 <__aeabi_f2d+0x74>
 8002e84:	0b13      	lsrs	r3, r2, #12
 8002e86:	2280      	movs	r2, #128	; 0x80
 8002e88:	0312      	lsls	r2, r2, #12
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	076d      	lsls	r5, r5, #29
 8002e8e:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <__aeabi_f2d+0x8c>)
 8002e90:	e7d8      	b.n	8002e44 <__aeabi_f2d+0x20>
 8002e92:	2300      	movs	r3, #0
 8002e94:	2200      	movs	r2, #0
 8002e96:	e7d5      	b.n	8002e44 <__aeabi_f2d+0x20>
 8002e98:	2200      	movs	r2, #0
 8002e9a:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <__aeabi_f2d+0x8c>)
 8002e9c:	e7d2      	b.n	8002e44 <__aeabi_f2d+0x20>
 8002e9e:	0003      	movs	r3, r0
 8002ea0:	002a      	movs	r2, r5
 8002ea2:	3b0b      	subs	r3, #11
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	2500      	movs	r5, #0
 8002ea8:	e7e3      	b.n	8002e72 <__aeabi_f2d+0x4e>
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	00000389 	.word	0x00000389
 8002eb0:	000007ff 	.word	0x000007ff

08002eb4 <__aeabi_d2f>:
 8002eb4:	0002      	movs	r2, r0
 8002eb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eb8:	004b      	lsls	r3, r1, #1
 8002eba:	030d      	lsls	r5, r1, #12
 8002ebc:	0f40      	lsrs	r0, r0, #29
 8002ebe:	0d5b      	lsrs	r3, r3, #21
 8002ec0:	0fcc      	lsrs	r4, r1, #31
 8002ec2:	0a6d      	lsrs	r5, r5, #9
 8002ec4:	493a      	ldr	r1, [pc, #232]	; (8002fb0 <__aeabi_d2f+0xfc>)
 8002ec6:	4305      	orrs	r5, r0
 8002ec8:	1c58      	adds	r0, r3, #1
 8002eca:	00d7      	lsls	r7, r2, #3
 8002ecc:	4208      	tst	r0, r1
 8002ece:	d00a      	beq.n	8002ee6 <__aeabi_d2f+0x32>
 8002ed0:	4938      	ldr	r1, [pc, #224]	; (8002fb4 <__aeabi_d2f+0x100>)
 8002ed2:	1859      	adds	r1, r3, r1
 8002ed4:	29fe      	cmp	r1, #254	; 0xfe
 8002ed6:	dd16      	ble.n	8002f06 <__aeabi_d2f+0x52>
 8002ed8:	20ff      	movs	r0, #255	; 0xff
 8002eda:	2200      	movs	r2, #0
 8002edc:	05c0      	lsls	r0, r0, #23
 8002ede:	4310      	orrs	r0, r2
 8002ee0:	07e4      	lsls	r4, r4, #31
 8002ee2:	4320      	orrs	r0, r4
 8002ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <__aeabi_d2f+0x44>
 8002eea:	433d      	orrs	r5, r7
 8002eec:	d026      	beq.n	8002f3c <__aeabi_d2f+0x88>
 8002eee:	2205      	movs	r2, #5
 8002ef0:	0192      	lsls	r2, r2, #6
 8002ef2:	0a52      	lsrs	r2, r2, #9
 8002ef4:	b2d8      	uxtb	r0, r3
 8002ef6:	e7f1      	b.n	8002edc <__aeabi_d2f+0x28>
 8002ef8:	432f      	orrs	r7, r5
 8002efa:	d0ed      	beq.n	8002ed8 <__aeabi_d2f+0x24>
 8002efc:	2280      	movs	r2, #128	; 0x80
 8002efe:	03d2      	lsls	r2, r2, #15
 8002f00:	20ff      	movs	r0, #255	; 0xff
 8002f02:	432a      	orrs	r2, r5
 8002f04:	e7ea      	b.n	8002edc <__aeabi_d2f+0x28>
 8002f06:	2900      	cmp	r1, #0
 8002f08:	dd1b      	ble.n	8002f42 <__aeabi_d2f+0x8e>
 8002f0a:	0192      	lsls	r2, r2, #6
 8002f0c:	1e50      	subs	r0, r2, #1
 8002f0e:	4182      	sbcs	r2, r0
 8002f10:	00ed      	lsls	r5, r5, #3
 8002f12:	0f7f      	lsrs	r7, r7, #29
 8002f14:	432a      	orrs	r2, r5
 8002f16:	433a      	orrs	r2, r7
 8002f18:	0753      	lsls	r3, r2, #29
 8002f1a:	d047      	beq.n	8002fac <__aeabi_d2f+0xf8>
 8002f1c:	230f      	movs	r3, #15
 8002f1e:	4013      	ands	r3, r2
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d000      	beq.n	8002f26 <__aeabi_d2f+0x72>
 8002f24:	3204      	adds	r2, #4
 8002f26:	2380      	movs	r3, #128	; 0x80
 8002f28:	04db      	lsls	r3, r3, #19
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	d03e      	beq.n	8002fac <__aeabi_d2f+0xf8>
 8002f2e:	1c48      	adds	r0, r1, #1
 8002f30:	29fe      	cmp	r1, #254	; 0xfe
 8002f32:	d0d1      	beq.n	8002ed8 <__aeabi_d2f+0x24>
 8002f34:	0192      	lsls	r2, r2, #6
 8002f36:	0a52      	lsrs	r2, r2, #9
 8002f38:	b2c0      	uxtb	r0, r0
 8002f3a:	e7cf      	b.n	8002edc <__aeabi_d2f+0x28>
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	2200      	movs	r2, #0
 8002f40:	e7cc      	b.n	8002edc <__aeabi_d2f+0x28>
 8002f42:	000a      	movs	r2, r1
 8002f44:	3217      	adds	r2, #23
 8002f46:	db2f      	blt.n	8002fa8 <__aeabi_d2f+0xf4>
 8002f48:	2680      	movs	r6, #128	; 0x80
 8002f4a:	0436      	lsls	r6, r6, #16
 8002f4c:	432e      	orrs	r6, r5
 8002f4e:	251e      	movs	r5, #30
 8002f50:	1a6d      	subs	r5, r5, r1
 8002f52:	2d1f      	cmp	r5, #31
 8002f54:	dd11      	ble.n	8002f7a <__aeabi_d2f+0xc6>
 8002f56:	2202      	movs	r2, #2
 8002f58:	4252      	negs	r2, r2
 8002f5a:	1a52      	subs	r2, r2, r1
 8002f5c:	0031      	movs	r1, r6
 8002f5e:	40d1      	lsrs	r1, r2
 8002f60:	2d20      	cmp	r5, #32
 8002f62:	d004      	beq.n	8002f6e <__aeabi_d2f+0xba>
 8002f64:	4a14      	ldr	r2, [pc, #80]	; (8002fb8 <__aeabi_d2f+0x104>)
 8002f66:	4694      	mov	ip, r2
 8002f68:	4463      	add	r3, ip
 8002f6a:	409e      	lsls	r6, r3
 8002f6c:	4337      	orrs	r7, r6
 8002f6e:	003a      	movs	r2, r7
 8002f70:	1e53      	subs	r3, r2, #1
 8002f72:	419a      	sbcs	r2, r3
 8002f74:	430a      	orrs	r2, r1
 8002f76:	2100      	movs	r1, #0
 8002f78:	e7ce      	b.n	8002f18 <__aeabi_d2f+0x64>
 8002f7a:	4a10      	ldr	r2, [pc, #64]	; (8002fbc <__aeabi_d2f+0x108>)
 8002f7c:	0038      	movs	r0, r7
 8002f7e:	4694      	mov	ip, r2
 8002f80:	4463      	add	r3, ip
 8002f82:	4098      	lsls	r0, r3
 8002f84:	003a      	movs	r2, r7
 8002f86:	1e41      	subs	r1, r0, #1
 8002f88:	4188      	sbcs	r0, r1
 8002f8a:	409e      	lsls	r6, r3
 8002f8c:	40ea      	lsrs	r2, r5
 8002f8e:	4330      	orrs	r0, r6
 8002f90:	4302      	orrs	r2, r0
 8002f92:	2100      	movs	r1, #0
 8002f94:	0753      	lsls	r3, r2, #29
 8002f96:	d1c1      	bne.n	8002f1c <__aeabi_d2f+0x68>
 8002f98:	2180      	movs	r1, #128	; 0x80
 8002f9a:	0013      	movs	r3, r2
 8002f9c:	04c9      	lsls	r1, r1, #19
 8002f9e:	2001      	movs	r0, #1
 8002fa0:	400b      	ands	r3, r1
 8002fa2:	420a      	tst	r2, r1
 8002fa4:	d1c6      	bne.n	8002f34 <__aeabi_d2f+0x80>
 8002fa6:	e7a3      	b.n	8002ef0 <__aeabi_d2f+0x3c>
 8002fa8:	2300      	movs	r3, #0
 8002faa:	e7a0      	b.n	8002eee <__aeabi_d2f+0x3a>
 8002fac:	000b      	movs	r3, r1
 8002fae:	e79f      	b.n	8002ef0 <__aeabi_d2f+0x3c>
 8002fb0:	000007fe 	.word	0x000007fe
 8002fb4:	fffffc80 	.word	0xfffffc80
 8002fb8:	fffffca2 	.word	0xfffffca2
 8002fbc:	fffffc82 	.word	0xfffffc82

08002fc0 <__clzsi2>:
 8002fc0:	211c      	movs	r1, #28
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	041b      	lsls	r3, r3, #16
 8002fc6:	4298      	cmp	r0, r3
 8002fc8:	d301      	bcc.n	8002fce <__clzsi2+0xe>
 8002fca:	0c00      	lsrs	r0, r0, #16
 8002fcc:	3910      	subs	r1, #16
 8002fce:	0a1b      	lsrs	r3, r3, #8
 8002fd0:	4298      	cmp	r0, r3
 8002fd2:	d301      	bcc.n	8002fd8 <__clzsi2+0x18>
 8002fd4:	0a00      	lsrs	r0, r0, #8
 8002fd6:	3908      	subs	r1, #8
 8002fd8:	091b      	lsrs	r3, r3, #4
 8002fda:	4298      	cmp	r0, r3
 8002fdc:	d301      	bcc.n	8002fe2 <__clzsi2+0x22>
 8002fde:	0900      	lsrs	r0, r0, #4
 8002fe0:	3904      	subs	r1, #4
 8002fe2:	a202      	add	r2, pc, #8	; (adr r2, 8002fec <__clzsi2+0x2c>)
 8002fe4:	5c10      	ldrb	r0, [r2, r0]
 8002fe6:	1840      	adds	r0, r0, r1
 8002fe8:	4770      	bx	lr
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	02020304 	.word	0x02020304
 8002ff0:	01010101 	.word	0x01010101
	...

08002ffc <__clzdi2>:
 8002ffc:	b510      	push	{r4, lr}
 8002ffe:	2900      	cmp	r1, #0
 8003000:	d103      	bne.n	800300a <__clzdi2+0xe>
 8003002:	f7ff ffdd 	bl	8002fc0 <__clzsi2>
 8003006:	3020      	adds	r0, #32
 8003008:	e002      	b.n	8003010 <__clzdi2+0x14>
 800300a:	0008      	movs	r0, r1
 800300c:	f7ff ffd8 	bl	8002fc0 <__clzsi2>
 8003010:	bd10      	pop	{r4, pc}
 8003012:	46c0      	nop			; (mov r8, r8)

08003014 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800301a:	1d3b      	adds	r3, r7, #4
 800301c:	0018      	movs	r0, r3
 800301e:	230c      	movs	r3, #12
 8003020:	001a      	movs	r2, r3
 8003022:	2100      	movs	r1, #0
 8003024:	f007 fdfd 	bl	800ac22 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003028:	4b2b      	ldr	r3, [pc, #172]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800302a:	4a2c      	ldr	r2, [pc, #176]	; (80030dc <MX_ADC1_Init+0xc8>)
 800302c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800302e:	4b2a      	ldr	r3, [pc, #168]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003030:	2280      	movs	r2, #128	; 0x80
 8003032:	05d2      	lsls	r2, r2, #23
 8003034:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_6B;
 8003036:	4b28      	ldr	r3, [pc, #160]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003038:	2218      	movs	r2, #24
 800303a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800303c:	4b26      	ldr	r3, [pc, #152]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800303e:	2200      	movs	r2, #0
 8003040:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003042:	4b25      	ldr	r3, [pc, #148]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003044:	2200      	movs	r2, #0
 8003046:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003048:	4b23      	ldr	r3, [pc, #140]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800304a:	2204      	movs	r2, #4
 800304c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800304e:	4b22      	ldr	r3, [pc, #136]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003050:	2200      	movs	r2, #0
 8003052:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003054:	4b20      	ldr	r3, [pc, #128]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003056:	2200      	movs	r2, #0
 8003058:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800305a:	4b1f      	ldr	r3, [pc, #124]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800305c:	2201      	movs	r2, #1
 800305e:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003060:	4b1d      	ldr	r3, [pc, #116]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003062:	2201      	movs	r2, #1
 8003064:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003066:	4b1c      	ldr	r3, [pc, #112]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003068:	2200      	movs	r2, #0
 800306a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800306c:	4b1a      	ldr	r3, [pc, #104]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800306e:	2200      	movs	r2, #0
 8003070:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003072:	4b19      	ldr	r3, [pc, #100]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003074:	222c      	movs	r2, #44	; 0x2c
 8003076:	2100      	movs	r1, #0
 8003078:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800307a:	4b17      	ldr	r3, [pc, #92]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800307c:	2200      	movs	r2, #0
 800307e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003080:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003082:	2200      	movs	r2, #0
 8003084:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8003086:	4b14      	ldr	r3, [pc, #80]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003088:	2200      	movs	r2, #0
 800308a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800308c:	4b12      	ldr	r3, [pc, #72]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800308e:	223c      	movs	r2, #60	; 0x3c
 8003090:	2100      	movs	r1, #0
 8003092:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003094:	4b10      	ldr	r3, [pc, #64]	; (80030d8 <MX_ADC1_Init+0xc4>)
 8003096:	2200      	movs	r2, #0
 8003098:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800309a:	4b0f      	ldr	r3, [pc, #60]	; (80030d8 <MX_ADC1_Init+0xc4>)
 800309c:	0018      	movs	r0, r3
 800309e:	f002 f9c3 	bl	8005428 <HAL_ADC_Init>
 80030a2:	1e03      	subs	r3, r0, #0
 80030a4:	d001      	beq.n	80030aa <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80030a6:	f000 ff19 	bl	8003edc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80030aa:	1d3b      	adds	r3, r7, #4
 80030ac:	2201      	movs	r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80030b0:	1d3b      	adds	r3, r7, #4
 80030b2:	2200      	movs	r2, #0
 80030b4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80030b6:	1d3b      	adds	r3, r7, #4
 80030b8:	2200      	movs	r2, #0
 80030ba:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030bc:	1d3a      	adds	r2, r7, #4
 80030be:	4b06      	ldr	r3, [pc, #24]	; (80030d8 <MX_ADC1_Init+0xc4>)
 80030c0:	0011      	movs	r1, r2
 80030c2:	0018      	movs	r0, r3
 80030c4:	f002 fc46 	bl	8005954 <HAL_ADC_ConfigChannel>
 80030c8:	1e03      	subs	r3, r0, #0
 80030ca:	d001      	beq.n	80030d0 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 80030cc:	f000 ff06 	bl	8003edc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80030d0:	46c0      	nop			; (mov r8, r8)
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b004      	add	sp, #16
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	20000294 	.word	0x20000294
 80030dc:	40012400 	.word	0x40012400

080030e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b08b      	sub	sp, #44	; 0x2c
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e8:	2414      	movs	r4, #20
 80030ea:	193b      	adds	r3, r7, r4
 80030ec:	0018      	movs	r0, r3
 80030ee:	2314      	movs	r3, #20
 80030f0:	001a      	movs	r2, r3
 80030f2:	2100      	movs	r1, #0
 80030f4:	f007 fd95 	bl	800ac22 <memset>
  if(adcHandle->Instance==ADC1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a18      	ldr	r2, [pc, #96]	; (8003160 <HAL_ADC_MspInit+0x80>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d129      	bne.n	8003156 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003102:	4b18      	ldr	r3, [pc, #96]	; (8003164 <HAL_ADC_MspInit+0x84>)
 8003104:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003106:	4b17      	ldr	r3, [pc, #92]	; (8003164 <HAL_ADC_MspInit+0x84>)
 8003108:	2180      	movs	r1, #128	; 0x80
 800310a:	0349      	lsls	r1, r1, #13
 800310c:	430a      	orrs	r2, r1
 800310e:	641a      	str	r2, [r3, #64]	; 0x40
 8003110:	4b14      	ldr	r3, [pc, #80]	; (8003164 <HAL_ADC_MspInit+0x84>)
 8003112:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003114:	2380      	movs	r3, #128	; 0x80
 8003116:	035b      	lsls	r3, r3, #13
 8003118:	4013      	ands	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
 800311c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800311e:	4b11      	ldr	r3, [pc, #68]	; (8003164 <HAL_ADC_MspInit+0x84>)
 8003120:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003122:	4b10      	ldr	r3, [pc, #64]	; (8003164 <HAL_ADC_MspInit+0x84>)
 8003124:	2101      	movs	r1, #1
 8003126:	430a      	orrs	r2, r1
 8003128:	635a      	str	r2, [r3, #52]	; 0x34
 800312a:	4b0e      	ldr	r3, [pc, #56]	; (8003164 <HAL_ADC_MspInit+0x84>)
 800312c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800312e:	2201      	movs	r2, #1
 8003130:	4013      	ands	r3, r2
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = POT_Pin;
 8003136:	193b      	adds	r3, r7, r4
 8003138:	2201      	movs	r2, #1
 800313a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800313c:	193b      	adds	r3, r7, r4
 800313e:	2203      	movs	r2, #3
 8003140:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003142:	193b      	adds	r3, r7, r4
 8003144:	2200      	movs	r2, #0
 8003146:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(POT_GPIO_Port, &GPIO_InitStruct);
 8003148:	193a      	adds	r2, r7, r4
 800314a:	23a0      	movs	r3, #160	; 0xa0
 800314c:	05db      	lsls	r3, r3, #23
 800314e:	0011      	movs	r1, r2
 8003150:	0018      	movs	r0, r3
 8003152:	f002 ff3b 	bl	8005fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003156:	46c0      	nop			; (mov r8, r8)
 8003158:	46bd      	mov	sp, r7
 800315a:	b00b      	add	sp, #44	; 0x2c
 800315c:	bd90      	pop	{r4, r7, pc}
 800315e:	46c0      	nop			; (mov r8, r8)
 8003160:	40012400 	.word	0x40012400
 8003164:	40021000 	.word	0x40021000

08003168 <delay>:
#include "ds18b20.h"

/****************************delay********************************************/

void delay (uint32_t us)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(TIMER,0);
 8003170:	4b07      	ldr	r3, [pc, #28]	; (8003190 <delay+0x28>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2200      	movs	r2, #0
 8003176:	625a      	str	r2, [r3, #36]	; 0x24
    while ((__HAL_TIM_GET_COUNTER(TIMER))<us);
 8003178:	46c0      	nop			; (mov r8, r8)
 800317a:	4b05      	ldr	r3, [pc, #20]	; (8003190 <delay+0x28>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	429a      	cmp	r2, r3
 8003184:	d8f9      	bhi.n	800317a <delay+0x12>
}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b002      	add	sp, #8
 800318e:	bd80      	pop	{r7, pc}
 8003190:	20000800 	.word	0x20000800

08003194 <Set_Pin_Output>:

/*****************************set******************************************/
void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003194:	b590      	push	{r4, r7, lr}
 8003196:	b089      	sub	sp, #36	; 0x24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	000a      	movs	r2, r1
 800319e:	1cbb      	adds	r3, r7, #2
 80031a0:	801a      	strh	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a2:	240c      	movs	r4, #12
 80031a4:	193b      	adds	r3, r7, r4
 80031a6:	0018      	movs	r0, r3
 80031a8:	2314      	movs	r3, #20
 80031aa:	001a      	movs	r2, r3
 80031ac:	2100      	movs	r1, #0
 80031ae:	f007 fd38 	bl	800ac22 <memset>
	GPIO_InitStruct.Pin = GPIO_Pin;
 80031b2:	1cbb      	adds	r3, r7, #2
 80031b4:	881a      	ldrh	r2, [r3, #0]
 80031b6:	193b      	adds	r3, r7, r4
 80031b8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ba:	193b      	adds	r3, r7, r4
 80031bc:	2201      	movs	r2, #1
 80031be:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c0:	193b      	adds	r3, r7, r4
 80031c2:	2200      	movs	r2, #0
 80031c4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80031c6:	193a      	adds	r2, r7, r4
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	0011      	movs	r1, r2
 80031cc:	0018      	movs	r0, r3
 80031ce:	f002 fefd 	bl	8005fcc <HAL_GPIO_Init>
}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b009      	add	sp, #36	; 0x24
 80031d8:	bd90      	pop	{r4, r7, pc}

080031da <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031da:	b590      	push	{r4, r7, lr}
 80031dc:	b089      	sub	sp, #36	; 0x24
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
 80031e2:	000a      	movs	r2, r1
 80031e4:	1cbb      	adds	r3, r7, #2
 80031e6:	801a      	strh	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e8:	240c      	movs	r4, #12
 80031ea:	193b      	adds	r3, r7, r4
 80031ec:	0018      	movs	r0, r3
 80031ee:	2314      	movs	r3, #20
 80031f0:	001a      	movs	r2, r3
 80031f2:	2100      	movs	r1, #0
 80031f4:	f007 fd15 	bl	800ac22 <memset>
	GPIO_InitStruct.Pin = GPIO_Pin;
 80031f8:	1cbb      	adds	r3, r7, #2
 80031fa:	881a      	ldrh	r2, [r3, #0]
 80031fc:	193b      	adds	r3, r7, r4
 80031fe:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003200:	193b      	adds	r3, r7, r4
 8003202:	2200      	movs	r2, #0
 8003204:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003206:	193b      	adds	r3, r7, r4
 8003208:	2201      	movs	r2, #1
 800320a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800320c:	193a      	adds	r2, r7, r4
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	0011      	movs	r1, r2
 8003212:	0018      	movs	r0, r3
 8003214:	f002 feda 	bl	8005fcc <HAL_GPIO_Init>
}
 8003218:	46c0      	nop			; (mov r8, r8)
 800321a:	46bd      	mov	sp, r7
 800321c:	b009      	add	sp, #36	; 0x24
 800321e:	bd90      	pop	{r4, r7, pc}

08003220 <DS18B20_Start>:

/****************************INIT sensor**************************************/

uint8_t DS18B20_Start (void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8003226:	1dfb      	adds	r3, r7, #7
 8003228:	2200      	movs	r2, #0
 800322a:	701a      	strb	r2, [r3, #0]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 800322c:	23a0      	movs	r3, #160	; 0xa0
 800322e:	05db      	lsls	r3, r3, #23
 8003230:	2102      	movs	r1, #2
 8003232:	0018      	movs	r0, r3
 8003234:	f7ff ffae 	bl	8003194 <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 8003238:	23a0      	movs	r3, #160	; 0xa0
 800323a:	05db      	lsls	r3, r3, #23
 800323c:	2200      	movs	r2, #0
 800323e:	2102      	movs	r1, #2
 8003240:	0018      	movs	r0, r3
 8003242:	f003 f844 	bl	80062ce <HAL_GPIO_WritePin>
	delay (480);   // delay according to datasheet
 8003246:	23f0      	movs	r3, #240	; 0xf0
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	0018      	movs	r0, r3
 800324c:	f7ff ff8c 	bl	8003168 <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 8003250:	23a0      	movs	r3, #160	; 0xa0
 8003252:	05db      	lsls	r3, r3, #23
 8003254:	2102      	movs	r1, #2
 8003256:	0018      	movs	r0, r3
 8003258:	f7ff ffbf 	bl	80031da <Set_Pin_Input>
	delay (80);    // delay according to datasheet
 800325c:	2050      	movs	r0, #80	; 0x50
 800325e:	f7ff ff83 	bl	8003168 <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 8003262:	23a0      	movs	r3, #160	; 0xa0
 8003264:	05db      	lsls	r3, r3, #23
 8003266:	2102      	movs	r1, #2
 8003268:	0018      	movs	r0, r3
 800326a:	f003 f813 	bl	8006294 <HAL_GPIO_ReadPin>
 800326e:	1e03      	subs	r3, r0, #0
 8003270:	d103      	bne.n	800327a <DS18B20_Start+0x5a>
 8003272:	1dfb      	adds	r3, r7, #7
 8003274:	2201      	movs	r2, #1
 8003276:	701a      	strb	r2, [r3, #0]
 8003278:	e002      	b.n	8003280 <DS18B20_Start+0x60>
	else Response = -1;
 800327a:	1dfb      	adds	r3, r7, #7
 800327c:	22ff      	movs	r2, #255	; 0xff
 800327e:	701a      	strb	r2, [r3, #0]

	delay (400); // 480 us delay totally.
 8003280:	23c8      	movs	r3, #200	; 0xc8
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	0018      	movs	r0, r3
 8003286:	f7ff ff6f 	bl	8003168 <delay>

	return Response;
 800328a:	1dfb      	adds	r3, r7, #7
 800328c:	781b      	ldrb	r3, [r3, #0]
}
 800328e:	0018      	movs	r0, r3
 8003290:	46bd      	mov	sp, r7
 8003292:	b002      	add	sp, #8
 8003294:	bd80      	pop	{r7, pc}

08003296 <DS18B20_Write>:

/****************************  WRITE   ************************************/

void DS18B20_Write (uint8_t data)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b084      	sub	sp, #16
 800329a:	af00      	add	r7, sp, #0
 800329c:	0002      	movs	r2, r0
 800329e:	1dfb      	adds	r3, r7, #7
 80032a0:	701a      	strb	r2, [r3, #0]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 80032a2:	23a0      	movs	r3, #160	; 0xa0
 80032a4:	05db      	lsls	r3, r3, #23
 80032a6:	2102      	movs	r1, #2
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff ff73 	bl	8003194 <Set_Pin_Output>

	for (int i=0; i<8; i++)
 80032ae:	2300      	movs	r3, #0
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	e03a      	b.n	800332a <DS18B20_Write+0x94>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 80032b4:	1dfb      	adds	r3, r7, #7
 80032b6:	781a      	ldrb	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	411a      	asrs	r2, r3
 80032bc:	0013      	movs	r3, r2
 80032be:	2201      	movs	r2, #1
 80032c0:	4013      	ands	r3, r2
 80032c2:	d019      	beq.n	80032f8 <DS18B20_Write+0x62>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 80032c4:	23a0      	movs	r3, #160	; 0xa0
 80032c6:	05db      	lsls	r3, r3, #23
 80032c8:	2102      	movs	r1, #2
 80032ca:	0018      	movs	r0, r3
 80032cc:	f7ff ff62 	bl	8003194 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 80032d0:	23a0      	movs	r3, #160	; 0xa0
 80032d2:	05db      	lsls	r3, r3, #23
 80032d4:	2200      	movs	r2, #0
 80032d6:	2102      	movs	r1, #2
 80032d8:	0018      	movs	r0, r3
 80032da:	f002 fff8 	bl	80062ce <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 80032de:	2001      	movs	r0, #1
 80032e0:	f7ff ff42 	bl	8003168 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 80032e4:	23a0      	movs	r3, #160	; 0xa0
 80032e6:	05db      	lsls	r3, r3, #23
 80032e8:	2102      	movs	r1, #2
 80032ea:	0018      	movs	r0, r3
 80032ec:	f7ff ff75 	bl	80031da <Set_Pin_Input>
			delay (50);  // wait for 60 us
 80032f0:	2032      	movs	r0, #50	; 0x32
 80032f2:	f7ff ff39 	bl	8003168 <delay>
 80032f6:	e015      	b.n	8003324 <DS18B20_Write+0x8e>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 80032f8:	23a0      	movs	r3, #160	; 0xa0
 80032fa:	05db      	lsls	r3, r3, #23
 80032fc:	2102      	movs	r1, #2
 80032fe:	0018      	movs	r0, r3
 8003300:	f7ff ff48 	bl	8003194 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8003304:	23a0      	movs	r3, #160	; 0xa0
 8003306:	05db      	lsls	r3, r3, #23
 8003308:	2200      	movs	r2, #0
 800330a:	2102      	movs	r1, #2
 800330c:	0018      	movs	r0, r3
 800330e:	f002 ffde 	bl	80062ce <HAL_GPIO_WritePin>
			delay (50);  // wait for 60 us
 8003312:	2032      	movs	r0, #50	; 0x32
 8003314:	f7ff ff28 	bl	8003168 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8003318:	23a0      	movs	r3, #160	; 0xa0
 800331a:	05db      	lsls	r3, r3, #23
 800331c:	2102      	movs	r1, #2
 800331e:	0018      	movs	r0, r3
 8003320:	f7ff ff5b 	bl	80031da <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	3301      	adds	r3, #1
 8003328:	60fb      	str	r3, [r7, #12]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2b07      	cmp	r3, #7
 800332e:	ddc1      	ble.n	80032b4 <DS18B20_Write+0x1e>
		}
	}
}
 8003330:	46c0      	nop			; (mov r8, r8)
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	46bd      	mov	sp, r7
 8003336:	b004      	add	sp, #16
 8003338:	bd80      	pop	{r7, pc}

0800333a <DS18B20_Read>:

/****************************  READ   *************************************/

uint8_t DS18B20_Read (void)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b082      	sub	sp, #8
 800333e:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8003340:	1dfb      	adds	r3, r7, #7
 8003342:	2200      	movs	r2, #0
 8003344:	701a      	strb	r2, [r3, #0]
	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8003346:	23a0      	movs	r3, #160	; 0xa0
 8003348:	05db      	lsls	r3, r3, #23
 800334a:	2102      	movs	r1, #2
 800334c:	0018      	movs	r0, r3
 800334e:	f7ff ff44 	bl	80031da <Set_Pin_Input>

	for (int i=0;i<8;i++)
 8003352:	2300      	movs	r3, #0
 8003354:	603b      	str	r3, [r7, #0]
 8003356:	e02f      	b.n	80033b8 <DS18B20_Read+0x7e>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 8003358:	23a0      	movs	r3, #160	; 0xa0
 800335a:	05db      	lsls	r3, r3, #23
 800335c:	2102      	movs	r1, #2
 800335e:	0018      	movs	r0, r3
 8003360:	f7ff ff18 	bl	8003194 <Set_Pin_Output>

		HAL_GPIO_WritePin (GPIOA, GPIO_PIN_1, 0);  // pull the data pin LOW
 8003364:	23a0      	movs	r3, #160	; 0xa0
 8003366:	05db      	lsls	r3, r3, #23
 8003368:	2200      	movs	r2, #0
 800336a:	2102      	movs	r1, #2
 800336c:	0018      	movs	r0, r3
 800336e:	f002 ffae 	bl	80062ce <HAL_GPIO_WritePin>
		delay (2);  // wait for 2 us
 8003372:	2002      	movs	r0, #2
 8003374:	f7ff fef8 	bl	8003168 <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8003378:	23a0      	movs	r3, #160	; 0xa0
 800337a:	05db      	lsls	r3, r3, #23
 800337c:	2102      	movs	r1, #2
 800337e:	0018      	movs	r0, r3
 8003380:	f7ff ff2b 	bl	80031da <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_1))  // if the pin is HIGH
 8003384:	23a0      	movs	r3, #160	; 0xa0
 8003386:	05db      	lsls	r3, r3, #23
 8003388:	2102      	movs	r1, #2
 800338a:	0018      	movs	r0, r3
 800338c:	f002 ff82 	bl	8006294 <HAL_GPIO_ReadPin>
 8003390:	1e03      	subs	r3, r0, #0
 8003392:	d00b      	beq.n	80033ac <DS18B20_Read+0x72>
		{
			value |= 1<<i;  // read = 1
 8003394:	2201      	movs	r2, #1
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	409a      	lsls	r2, r3
 800339a:	0013      	movs	r3, r2
 800339c:	b25a      	sxtb	r2, r3
 800339e:	1dfb      	adds	r3, r7, #7
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	b25b      	sxtb	r3, r3
 80033a4:	4313      	orrs	r3, r2
 80033a6:	b25a      	sxtb	r2, r3
 80033a8:	1dfb      	adds	r3, r7, #7
 80033aa:	701a      	strb	r2, [r3, #0]
		}
		delay (60);  // wait for 60 us
 80033ac:	203c      	movs	r0, #60	; 0x3c
 80033ae:	f7ff fedb 	bl	8003168 <delay>
	for (int i=0;i<8;i++)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	3301      	adds	r3, #1
 80033b6:	603b      	str	r3, [r7, #0]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	2b07      	cmp	r3, #7
 80033bc:	ddcc      	ble.n	8003358 <DS18B20_Read+0x1e>
	}
	return value;
 80033be:	1dfb      	adds	r3, r7, #7
 80033c0:	781b      	ldrb	r3, [r3, #0]
}
 80033c2:	0018      	movs	r0, r3
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b002      	add	sp, #8
 80033c8:	bd80      	pop	{r7, pc}

080033ca <DS18B20_Get_Temperature>:

/***************************GET TEMPERATURE******************************/

float DS18B20_Get_Temperature(void)
{
 80033ca:	b590      	push	{r4, r7, lr}
 80033cc:	b083      	sub	sp, #12
 80033ce:	af00      	add	r7, sp, #0
	uint8_t Presence = 0;
 80033d0:	1dfb      	adds	r3, r7, #7
 80033d2:	2200      	movs	r2, #0
 80033d4:	701a      	strb	r2, [r3, #0]
	uint8_t Temp_byte1, Temp_byte2;
	uint16_t TEMP;

	Presence = DS18B20_Start ();
 80033d6:	1dfc      	adds	r4, r7, #7
 80033d8:	f7ff ff22 	bl	8003220 <DS18B20_Start>
 80033dc:	0003      	movs	r3, r0
 80033de:	7023      	strb	r3, [r4, #0]
	HAL_Delay (1);
 80033e0:	2001      	movs	r0, #1
 80033e2:	f001 fec7 	bl	8005174 <HAL_Delay>
	DS18B20_Write (0xCC);  // skip ROM
 80033e6:	20cc      	movs	r0, #204	; 0xcc
 80033e8:	f7ff ff55 	bl	8003296 <DS18B20_Write>
	DS18B20_Write (0x44);  // convert t
 80033ec:	2044      	movs	r0, #68	; 0x44
 80033ee:	f7ff ff52 	bl	8003296 <DS18B20_Write>
	HAL_Delay (1);
 80033f2:	2001      	movs	r0, #1
 80033f4:	f001 febe 	bl	8005174 <HAL_Delay>

	Presence = DS18B20_Start ();
 80033f8:	1dfc      	adds	r4, r7, #7
 80033fa:	f7ff ff11 	bl	8003220 <DS18B20_Start>
 80033fe:	0003      	movs	r3, r0
 8003400:	7023      	strb	r3, [r4, #0]
	HAL_Delay(1);
 8003402:	2001      	movs	r0, #1
 8003404:	f001 feb6 	bl	8005174 <HAL_Delay>
	DS18B20_Write (0xCC);  // skip ROM
 8003408:	20cc      	movs	r0, #204	; 0xcc
 800340a:	f7ff ff44 	bl	8003296 <DS18B20_Write>
	DS18B20_Write (0xBE);  // Read Scratch-pad
 800340e:	20be      	movs	r0, #190	; 0xbe
 8003410:	f7ff ff41 	bl	8003296 <DS18B20_Write>

	if (Presence == -1){
		printf("DS18b20 error \n");
		return -888;
	}
	Temp_byte1 = DS18B20_Read();
 8003414:	1dbc      	adds	r4, r7, #6
 8003416:	f7ff ff90 	bl	800333a <DS18B20_Read>
 800341a:	0003      	movs	r3, r0
 800341c:	7023      	strb	r3, [r4, #0]
	Temp_byte2 = DS18B20_Read();
 800341e:	1d7c      	adds	r4, r7, #5
 8003420:	f7ff ff8b 	bl	800333a <DS18B20_Read>
 8003424:	0003      	movs	r3, r0
 8003426:	7023      	strb	r3, [r4, #0]
	TEMP = (Temp_byte2<<8)|Temp_byte1;
 8003428:	1d7b      	adds	r3, r7, #5
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	b21a      	sxth	r2, r3
 8003430:	1dbb      	adds	r3, r7, #6
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	b21b      	sxth	r3, r3
 8003436:	4313      	orrs	r3, r2
 8003438:	b21a      	sxth	r2, r3
 800343a:	1cbb      	adds	r3, r7, #2
 800343c:	801a      	strh	r2, [r3, #0]
	return (float)TEMP/16;
 800343e:	1cbb      	adds	r3, r7, #2
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	0018      	movs	r0, r3
 8003444:	f7fd fe5e 	bl	8001104 <__aeabi_ui2f>
 8003448:	1c03      	adds	r3, r0, #0
 800344a:	2183      	movs	r1, #131	; 0x83
 800344c:	05c9      	lsls	r1, r1, #23
 800344e:	1c18      	adds	r0, r3, #0
 8003450:	f7fd faee 	bl	8000a30 <__aeabi_fdiv>
 8003454:	1c03      	adds	r3, r0, #0
}
 8003456:	1c18      	adds	r0, r3, #0
 8003458:	46bd      	mov	sp, r7
 800345a:	b003      	add	sp, #12
 800345c:	bd90      	pop	{r4, r7, pc}
	...

08003460 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b08b      	sub	sp, #44	; 0x2c
 8003464:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003466:	2414      	movs	r4, #20
 8003468:	193b      	adds	r3, r7, r4
 800346a:	0018      	movs	r0, r3
 800346c:	2314      	movs	r3, #20
 800346e:	001a      	movs	r2, r3
 8003470:	2100      	movs	r1, #0
 8003472:	f007 fbd6 	bl	800ac22 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003476:	4b49      	ldr	r3, [pc, #292]	; (800359c <MX_GPIO_Init+0x13c>)
 8003478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800347a:	4b48      	ldr	r3, [pc, #288]	; (800359c <MX_GPIO_Init+0x13c>)
 800347c:	2104      	movs	r1, #4
 800347e:	430a      	orrs	r2, r1
 8003480:	635a      	str	r2, [r3, #52]	; 0x34
 8003482:	4b46      	ldr	r3, [pc, #280]	; (800359c <MX_GPIO_Init+0x13c>)
 8003484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003486:	2204      	movs	r2, #4
 8003488:	4013      	ands	r3, r2
 800348a:	613b      	str	r3, [r7, #16]
 800348c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800348e:	4b43      	ldr	r3, [pc, #268]	; (800359c <MX_GPIO_Init+0x13c>)
 8003490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003492:	4b42      	ldr	r3, [pc, #264]	; (800359c <MX_GPIO_Init+0x13c>)
 8003494:	2120      	movs	r1, #32
 8003496:	430a      	orrs	r2, r1
 8003498:	635a      	str	r2, [r3, #52]	; 0x34
 800349a:	4b40      	ldr	r3, [pc, #256]	; (800359c <MX_GPIO_Init+0x13c>)
 800349c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800349e:	2220      	movs	r2, #32
 80034a0:	4013      	ands	r3, r2
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a6:	4b3d      	ldr	r3, [pc, #244]	; (800359c <MX_GPIO_Init+0x13c>)
 80034a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034aa:	4b3c      	ldr	r3, [pc, #240]	; (800359c <MX_GPIO_Init+0x13c>)
 80034ac:	2101      	movs	r1, #1
 80034ae:	430a      	orrs	r2, r1
 80034b0:	635a      	str	r2, [r3, #52]	; 0x34
 80034b2:	4b3a      	ldr	r3, [pc, #232]	; (800359c <MX_GPIO_Init+0x13c>)
 80034b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b6:	2201      	movs	r2, #1
 80034b8:	4013      	ands	r3, r2
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034be:	4b37      	ldr	r3, [pc, #220]	; (800359c <MX_GPIO_Init+0x13c>)
 80034c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034c2:	4b36      	ldr	r3, [pc, #216]	; (800359c <MX_GPIO_Init+0x13c>)
 80034c4:	2102      	movs	r1, #2
 80034c6:	430a      	orrs	r2, r1
 80034c8:	635a      	str	r2, [r3, #52]	; 0x34
 80034ca:	4b34      	ldr	r3, [pc, #208]	; (800359c <MX_GPIO_Init+0x13c>)
 80034cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ce:	2202      	movs	r2, #2
 80034d0:	4013      	ands	r3, r2
 80034d2:	607b      	str	r3, [r7, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80034d6:	23a0      	movs	r3, #160	; 0xa0
 80034d8:	05db      	lsls	r3, r3, #23
 80034da:	2200      	movs	r2, #0
 80034dc:	2102      	movs	r1, #2
 80034de:	0018      	movs	r0, r3
 80034e0:	f002 fef5 	bl	80062ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZ_Pin|LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80034e4:	492e      	ldr	r1, [pc, #184]	; (80035a0 <MX_GPIO_Init+0x140>)
 80034e6:	4b2f      	ldr	r3, [pc, #188]	; (80035a4 <MX_GPIO_Init+0x144>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	0018      	movs	r0, r3
 80034ec:	f002 feef 	bl	80062ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEMP_Pin;
 80034f0:	193b      	adds	r3, r7, r4
 80034f2:	2202      	movs	r2, #2
 80034f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034f6:	193b      	adds	r3, r7, r4
 80034f8:	2201      	movs	r2, #1
 80034fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fc:	193b      	adds	r3, r7, r4
 80034fe:	2200      	movs	r2, #0
 8003500:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003502:	193b      	adds	r3, r7, r4
 8003504:	2200      	movs	r2, #0
 8003506:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 8003508:	193a      	adds	r2, r7, r4
 800350a:	23a0      	movs	r3, #160	; 0xa0
 800350c:	05db      	lsls	r3, r3, #23
 800350e:	0011      	movs	r1, r2
 8003510:	0018      	movs	r0, r3
 8003512:	f002 fd5b 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLOW_Pin;
 8003516:	193b      	adds	r3, r7, r4
 8003518:	2240      	movs	r2, #64	; 0x40
 800351a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800351c:	193b      	adds	r3, r7, r4
 800351e:	2288      	movs	r2, #136	; 0x88
 8003520:	0352      	lsls	r2, r2, #13
 8003522:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003524:	193b      	adds	r3, r7, r4
 8003526:	2200      	movs	r2, #0
 8003528:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(FLOW_GPIO_Port, &GPIO_InitStruct);
 800352a:	193a      	adds	r2, r7, r4
 800352c:	23a0      	movs	r3, #160	; 0xa0
 800352e:	05db      	lsls	r3, r3, #23
 8003530:	0011      	movs	r1, r2
 8003532:	0018      	movs	r0, r3
 8003534:	f002 fd4a 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8003538:	0021      	movs	r1, r4
 800353a:	187b      	adds	r3, r7, r1
 800353c:	2280      	movs	r2, #128	; 0x80
 800353e:	0112      	lsls	r2, r2, #4
 8003540:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003542:	187b      	adds	r3, r7, r1
 8003544:	2284      	movs	r2, #132	; 0x84
 8003546:	0392      	lsls	r2, r2, #14
 8003548:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354a:	187b      	adds	r3, r7, r1
 800354c:	2200      	movs	r2, #0
 800354e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8003550:	000c      	movs	r4, r1
 8003552:	187b      	adds	r3, r7, r1
 8003554:	4a13      	ldr	r2, [pc, #76]	; (80035a4 <MX_GPIO_Init+0x144>)
 8003556:	0019      	movs	r1, r3
 8003558:	0010      	movs	r0, r2
 800355a:	f002 fd37 	bl	8005fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BUZZ_Pin|LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin;
 800355e:	0021      	movs	r1, r4
 8003560:	187b      	adds	r3, r7, r1
 8003562:	4a0f      	ldr	r2, [pc, #60]	; (80035a0 <MX_GPIO_Init+0x140>)
 8003564:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003566:	187b      	adds	r3, r7, r1
 8003568:	2201      	movs	r2, #1
 800356a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356c:	187b      	adds	r3, r7, r1
 800356e:	2200      	movs	r2, #0
 8003570:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003572:	187b      	adds	r3, r7, r1
 8003574:	2200      	movs	r2, #0
 8003576:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003578:	187b      	adds	r3, r7, r1
 800357a:	4a0a      	ldr	r2, [pc, #40]	; (80035a4 <MX_GPIO_Init+0x144>)
 800357c:	0019      	movs	r1, r3
 800357e:	0010      	movs	r0, r2
 8003580:	f002 fd24 	bl	8005fcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003584:	2200      	movs	r2, #0
 8003586:	2100      	movs	r1, #0
 8003588:	2007      	movs	r0, #7
 800358a:	f002 fced 	bl	8005f68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800358e:	2007      	movs	r0, #7
 8003590:	f002 fcff 	bl	8005f92 <HAL_NVIC_EnableIRQ>

}
 8003594:	46c0      	nop			; (mov r8, r8)
 8003596:	46bd      	mov	sp, r7
 8003598:	b00b      	add	sp, #44	; 0x2c
 800359a:	bd90      	pop	{r4, r7, pc}
 800359c:	40021000 	.word	0x40021000
 80035a0:	00001038 	.word	0x00001038
 80035a4:	50000400 	.word	0x50000400

080035a8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80035ac:	4b1b      	ldr	r3, [pc, #108]	; (800361c <MX_I2C1_Init+0x74>)
 80035ae:	4a1c      	ldr	r2, [pc, #112]	; (8003620 <MX_I2C1_Init+0x78>)
 80035b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 80035b2:	4b1a      	ldr	r3, [pc, #104]	; (800361c <MX_I2C1_Init+0x74>)
 80035b4:	4a1b      	ldr	r2, [pc, #108]	; (8003624 <MX_I2C1_Init+0x7c>)
 80035b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80035b8:	4b18      	ldr	r3, [pc, #96]	; (800361c <MX_I2C1_Init+0x74>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035be:	4b17      	ldr	r3, [pc, #92]	; (800361c <MX_I2C1_Init+0x74>)
 80035c0:	2201      	movs	r2, #1
 80035c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035c4:	4b15      	ldr	r3, [pc, #84]	; (800361c <MX_I2C1_Init+0x74>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80035ca:	4b14      	ldr	r3, [pc, #80]	; (800361c <MX_I2C1_Init+0x74>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80035d0:	4b12      	ldr	r3, [pc, #72]	; (800361c <MX_I2C1_Init+0x74>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035d6:	4b11      	ldr	r3, [pc, #68]	; (800361c <MX_I2C1_Init+0x74>)
 80035d8:	2200      	movs	r2, #0
 80035da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035dc:	4b0f      	ldr	r3, [pc, #60]	; (800361c <MX_I2C1_Init+0x74>)
 80035de:	2200      	movs	r2, #0
 80035e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035e2:	4b0e      	ldr	r3, [pc, #56]	; (800361c <MX_I2C1_Init+0x74>)
 80035e4:	0018      	movs	r0, r3
 80035e6:	f002 fec3 	bl	8006370 <HAL_I2C_Init>
 80035ea:	1e03      	subs	r3, r0, #0
 80035ec:	d001      	beq.n	80035f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80035ee:	f000 fc75 	bl	8003edc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <MX_I2C1_Init+0x74>)
 80035f4:	2100      	movs	r1, #0
 80035f6:	0018      	movs	r0, r3
 80035f8:	f003 faf8 	bl	8006bec <HAL_I2CEx_ConfigAnalogFilter>
 80035fc:	1e03      	subs	r3, r0, #0
 80035fe:	d001      	beq.n	8003604 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003600:	f000 fc6c 	bl	8003edc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003604:	4b05      	ldr	r3, [pc, #20]	; (800361c <MX_I2C1_Init+0x74>)
 8003606:	2100      	movs	r1, #0
 8003608:	0018      	movs	r0, r3
 800360a:	f003 fb3b 	bl	8006c84 <HAL_I2CEx_ConfigDigitalFilter>
 800360e:	1e03      	subs	r3, r0, #0
 8003610:	d001      	beq.n	8003616 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003612:	f000 fc63 	bl	8003edc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	200002f8 	.word	0x200002f8
 8003620:	40005400 	.word	0x40005400
 8003624:	00602173 	.word	0x00602173

08003628 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003628:	b590      	push	{r4, r7, lr}
 800362a:	b097      	sub	sp, #92	; 0x5c
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003630:	2344      	movs	r3, #68	; 0x44
 8003632:	18fb      	adds	r3, r7, r3
 8003634:	0018      	movs	r0, r3
 8003636:	2314      	movs	r3, #20
 8003638:	001a      	movs	r2, r3
 800363a:	2100      	movs	r1, #0
 800363c:	f007 faf1 	bl	800ac22 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003640:	2410      	movs	r4, #16
 8003642:	193b      	adds	r3, r7, r4
 8003644:	0018      	movs	r0, r3
 8003646:	2334      	movs	r3, #52	; 0x34
 8003648:	001a      	movs	r2, r3
 800364a:	2100      	movs	r1, #0
 800364c:	f007 fae9 	bl	800ac22 <memset>
  if(i2cHandle->Instance==I2C1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a23      	ldr	r2, [pc, #140]	; (80036e4 <HAL_I2C_MspInit+0xbc>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d13f      	bne.n	80036da <HAL_I2C_MspInit+0xb2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800365a:	193b      	adds	r3, r7, r4
 800365c:	2220      	movs	r2, #32
 800365e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003660:	193b      	adds	r3, r7, r4
 8003662:	2200      	movs	r2, #0
 8003664:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003666:	193b      	adds	r3, r7, r4
 8003668:	0018      	movs	r0, r3
 800366a:	f004 f867 	bl	800773c <HAL_RCCEx_PeriphCLKConfig>
 800366e:	1e03      	subs	r3, r0, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003672:	f000 fc33 	bl	8003edc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003676:	4b1c      	ldr	r3, [pc, #112]	; (80036e8 <HAL_I2C_MspInit+0xc0>)
 8003678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800367a:	4b1b      	ldr	r3, [pc, #108]	; (80036e8 <HAL_I2C_MspInit+0xc0>)
 800367c:	2101      	movs	r1, #1
 800367e:	430a      	orrs	r2, r1
 8003680:	635a      	str	r2, [r3, #52]	; 0x34
 8003682:	4b19      	ldr	r3, [pc, #100]	; (80036e8 <HAL_I2C_MspInit+0xc0>)
 8003684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003686:	2201      	movs	r2, #1
 8003688:	4013      	ands	r3, r2
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800368e:	2144      	movs	r1, #68	; 0x44
 8003690:	187b      	adds	r3, r7, r1
 8003692:	22c0      	movs	r2, #192	; 0xc0
 8003694:	00d2      	lsls	r2, r2, #3
 8003696:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003698:	187b      	adds	r3, r7, r1
 800369a:	2212      	movs	r2, #18
 800369c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369e:	187b      	adds	r3, r7, r1
 80036a0:	2200      	movs	r2, #0
 80036a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036a4:	187b      	adds	r3, r7, r1
 80036a6:	2200      	movs	r2, #0
 80036a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80036aa:	187b      	adds	r3, r7, r1
 80036ac:	2206      	movs	r2, #6
 80036ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036b0:	187a      	adds	r2, r7, r1
 80036b2:	23a0      	movs	r3, #160	; 0xa0
 80036b4:	05db      	lsls	r3, r3, #23
 80036b6:	0011      	movs	r1, r2
 80036b8:	0018      	movs	r0, r3
 80036ba:	f002 fc87 	bl	8005fcc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036be:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <HAL_I2C_MspInit+0xc0>)
 80036c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036c2:	4b09      	ldr	r3, [pc, #36]	; (80036e8 <HAL_I2C_MspInit+0xc0>)
 80036c4:	2180      	movs	r1, #128	; 0x80
 80036c6:	0389      	lsls	r1, r1, #14
 80036c8:	430a      	orrs	r2, r1
 80036ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80036cc:	4b06      	ldr	r3, [pc, #24]	; (80036e8 <HAL_I2C_MspInit+0xc0>)
 80036ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	039b      	lsls	r3, r3, #14
 80036d4:	4013      	ands	r3, r2
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	46bd      	mov	sp, r7
 80036de:	b017      	add	sp, #92	; 0x5c
 80036e0:	bd90      	pop	{r4, r7, pc}
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	40005400 	.word	0x40005400
 80036e8:	40021000 	.word	0x40021000

080036ec <updateMenu>:
void setAlarm(uint8_t);
void getValueADC (uint8_t max_state);
void ssd1306_DrawLedStatus(uint8_t);

void updateMenu()
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
	ssd1306_DrawMenu(sel);
 80036f0:	4b03      	ldr	r3, [pc, #12]	; (8003700 <updateMenu+0x14>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	0018      	movs	r0, r3
 80036f6:	f001 f88b 	bl	8004810 <ssd1306_DrawMenu>
}
 80036fa:	46c0      	nop			; (mov r8, r8)
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	2000035f 	.word	0x2000035f

08003704 <execCommandSelect>:

void execCommandSelect()
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
	if (Menu_Stage_1 == 1 && Menu_Stage_2 == 1)
 8003708:	4b19      	ldr	r3, [pc, #100]	; (8003770 <execCommandSelect+0x6c>)
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d12b      	bne.n	8003768 <execCommandSelect+0x64>
 8003710:	4b18      	ldr	r3, [pc, #96]	; (8003774 <execCommandSelect+0x70>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d127      	bne.n	8003768 <execCommandSelect+0x64>
	switch(sel)
 8003718:	4b17      	ldr	r3, [pc, #92]	; (8003778 <execCommandSelect+0x74>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b03      	cmp	r3, #3
 800371e:	d011      	beq.n	8003744 <execCommandSelect+0x40>
 8003720:	dc22      	bgt.n	8003768 <execCommandSelect+0x64>
 8003722:	2b02      	cmp	r3, #2
 8003724:	d00b      	beq.n	800373e <execCommandSelect+0x3a>
 8003726:	dc1f      	bgt.n	8003768 <execCommandSelect+0x64>
 8003728:	2b00      	cmp	r3, #0
 800372a:	d002      	beq.n	8003732 <execCommandSelect+0x2e>
 800372c:	2b01      	cmp	r3, #1
 800372e:	d003      	beq.n	8003738 <execCommandSelect+0x34>
				ssd1306_UpdateScreen();
				ssd1306_Fill(Black);
			break;

		}
}
 8003730:	e01a      	b.n	8003768 <execCommandSelect+0x64>
				setTimeInterval();
 8003732:	f000 f827 	bl	8003784 <setTimeInterval>
			break;
 8003736:	e017      	b.n	8003768 <execCommandSelect+0x64>
				setLed();
 8003738:	f000 f88c 	bl	8003854 <setLed>
			break;
 800373c:	e014      	b.n	8003768 <execCommandSelect+0x64>
				setVolume();
 800373e:	f000 f857 	bl	80037f0 <setVolume>
			break;
 8003742:	e011      	b.n	8003768 <execCommandSelect+0x64>
				Menu_Stage_1 = 0;
 8003744:	4b0a      	ldr	r3, [pc, #40]	; (8003770 <execCommandSelect+0x6c>)
 8003746:	2200      	movs	r2, #0
 8003748:	701a      	strb	r2, [r3, #0]
				Menu_Stage_2 = 0;
 800374a:	4b0a      	ldr	r3, [pc, #40]	; (8003774 <execCommandSelect+0x70>)
 800374c:	2200      	movs	r2, #0
 800374e:	701a      	strb	r2, [r3, #0]
				menu = 0;
 8003750:	4b0a      	ldr	r3, [pc, #40]	; (800377c <execCommandSelect+0x78>)
 8003752:	2200      	movs	r2, #0
 8003754:	701a      	strb	r2, [r3, #0]
				dash = 0;
 8003756:	4b0a      	ldr	r3, [pc, #40]	; (8003780 <execCommandSelect+0x7c>)
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
				ssd1306_UpdateScreen();
 800375c:	f000 fd78 	bl	8004250 <ssd1306_UpdateScreen>
				ssd1306_Fill(Black);
 8003760:	2000      	movs	r0, #0
 8003762:	f000 fd51 	bl	8004208 <ssd1306_Fill>
			break;
 8003766:	46c0      	nop			; (mov r8, r8)
}
 8003768:	46c0      	nop			; (mov r8, r8)
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	2000034c 	.word	0x2000034c
 8003774:	2000034d 	.word	0x2000034d
 8003778:	2000035f 	.word	0x2000035f
 800377c:	2000035e 	.word	0x2000035e
 8003780:	20000358 	.word	0x20000358

08003784 <setTimeInterval>:

void setTimeInterval (){
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8003788:	2000      	movs	r0, #0
 800378a:	f000 fd3d 	bl	8004208 <ssd1306_Fill>

			while (1){
				getValueADC(12);
 800378e:	200c      	movs	r0, #12
 8003790:	f000 f880 	bl	8003894 <getValueADC>
				hour = sel;
 8003794:	4b10      	ldr	r3, [pc, #64]	; (80037d8 <setTimeInterval+0x54>)
 8003796:	781a      	ldrb	r2, [r3, #0]
 8003798:	4b10      	ldr	r3, [pc, #64]	; (80037dc <setTimeInterval+0x58>)
 800379a:	701a      	strb	r2, [r3, #0]
				time = hour;
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <setTimeInterval+0x58>)
 800379e:	781a      	ldrb	r2, [r3, #0]
 80037a0:	4b0f      	ldr	r3, [pc, #60]	; (80037e0 <setTimeInterval+0x5c>)
 80037a2:	701a      	strb	r2, [r3, #0]
				setAlarm(hour);
 80037a4:	4b0d      	ldr	r3, [pc, #52]	; (80037dc <setTimeInterval+0x58>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	0018      	movs	r0, r3
 80037aa:	f000 f8a3 	bl	80038f4 <setAlarm>
				sprintf(string_buff, "%d", hour);
 80037ae:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <setTimeInterval+0x58>)
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	001a      	movs	r2, r3
 80037b4:	490b      	ldr	r1, [pc, #44]	; (80037e4 <setTimeInterval+0x60>)
 80037b6:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <setTimeInterval+0x64>)
 80037b8:	0018      	movs	r0, r3
 80037ba:	f007 f9b3 	bl	800ab24 <siprintf>
				ssd1306_DrawIntervalStatus(string_buff);
 80037be:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <setTimeInterval+0x64>)
 80037c0:	0018      	movs	r0, r3
 80037c2:	f001 f8af 	bl	8004924 <ssd1306_DrawIntervalStatus>
				if(Menu_Stage_2 == 0)
 80037c6:	4b09      	ldr	r3, [pc, #36]	; (80037ec <setTimeInterval+0x68>)
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d000      	beq.n	80037d0 <setTimeInterval+0x4c>
				getValueADC(12);
 80037ce:	e7de      	b.n	800378e <setTimeInterval+0xa>
					break;
 80037d0:	46c0      	nop			; (mov r8, r8)
			}
}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	2000035f 	.word	0x2000035f
 80037dc:	2000035c 	.word	0x2000035c
 80037e0:	20000360 	.word	0x20000360
 80037e4:	0800cf30 	.word	0x0800cf30
 80037e8:	20000368 	.word	0x20000368
 80037ec:	2000034d 	.word	0x2000034d

080037f0 <setVolume>:

void setVolume(){
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
		ssd1306_Fill(Black);
 80037f4:	2000      	movs	r0, #0
 80037f6:	f000 fd07 	bl	8004208 <ssd1306_Fill>

		while (1){
			getValueADC(5);
 80037fa:	2005      	movs	r0, #5
 80037fc:	f000 f84a 	bl	8003894 <getValueADC>
			waterVolume = sel;
 8003800:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <setVolume+0x50>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	0018      	movs	r0, r3
 8003806:	f7fd fc7d 	bl	8001104 <__aeabi_ui2f>
 800380a:	1c02      	adds	r2, r0, #0
 800380c:	4b0d      	ldr	r3, [pc, #52]	; (8003844 <setVolume+0x54>)
 800380e:	601a      	str	r2, [r3, #0]
			sprintf(string_buff, "%.f", waterVolume);
 8003810:	4b0c      	ldr	r3, [pc, #48]	; (8003844 <setVolume+0x54>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	1c18      	adds	r0, r3, #0
 8003816:	f7ff fb05 	bl	8002e24 <__aeabi_f2d>
 800381a:	0002      	movs	r2, r0
 800381c:	000b      	movs	r3, r1
 800381e:	490a      	ldr	r1, [pc, #40]	; (8003848 <setVolume+0x58>)
 8003820:	480a      	ldr	r0, [pc, #40]	; (800384c <setVolume+0x5c>)
 8003822:	f007 f97f 	bl	800ab24 <siprintf>
			ssd1306_DrawVolumeStatus(string_buff);
 8003826:	4b09      	ldr	r3, [pc, #36]	; (800384c <setVolume+0x5c>)
 8003828:	0018      	movs	r0, r3
 800382a:	f001 f855 	bl	80048d8 <ssd1306_DrawVolumeStatus>
			if(Menu_Stage_2 == 0)
 800382e:	4b08      	ldr	r3, [pc, #32]	; (8003850 <setVolume+0x60>)
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d000      	beq.n	8003838 <setVolume+0x48>
			getValueADC(5);
 8003836:	e7e0      	b.n	80037fa <setVolume+0xa>
				break;
 8003838:	46c0      	nop			; (mov r8, r8)
		}

}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	2000035f 	.word	0x2000035f
 8003844:	20000070 	.word	0x20000070
 8003848:	0800cf34 	.word	0x0800cf34
 800384c:	20000368 	.word	0x20000368
 8003850:	2000034d 	.word	0x2000034d

08003854 <setLed>:
void setLed(){
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0

	ssd1306_Fill(Black);
 8003858:	2000      	movs	r0, #0
 800385a:	f000 fcd5 	bl	8004208 <ssd1306_Fill>
			while (1){
				getValueADC(1);
 800385e:	2001      	movs	r0, #1
 8003860:	f000 f818 	bl	8003894 <getValueADC>
				led = sel;
 8003864:	4b08      	ldr	r3, [pc, #32]	; (8003888 <setLed+0x34>)
 8003866:	781a      	ldrb	r2, [r3, #0]
 8003868:	4b08      	ldr	r3, [pc, #32]	; (800388c <setLed+0x38>)
 800386a:	701a      	strb	r2, [r3, #0]
				ssd1306_DrawLedStatus(led);
 800386c:	4b07      	ldr	r3, [pc, #28]	; (800388c <setLed+0x38>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	0018      	movs	r0, r3
 8003872:	f001 f811 	bl	8004898 <ssd1306_DrawLedStatus>
				if(Menu_Stage_2 == 0)
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <setLed+0x3c>)
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d000      	beq.n	8003880 <setLed+0x2c>
				getValueADC(1);
 800387e:	e7ee      	b.n	800385e <setLed+0xa>
					break;
 8003880:	46c0      	nop			; (mov r8, r8)
			}
}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	2000035f 	.word	0x2000035f
 800388c:	2000006c 	.word	0x2000006c
 8003890:	2000034d 	.word	0x2000034d

08003894 <getValueADC>:

void getValueADC (uint8_t max_state){
 8003894:	b590      	push	{r4, r7, lr}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	0002      	movs	r2, r0
 800389c:	1dfb      	adds	r3, r7, #7
 800389e:	701a      	strb	r2, [r3, #0]
	uint8_t prescalar = 63 / max_state;
 80038a0:	1dfb      	adds	r3, r7, #7
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	0019      	movs	r1, r3
 80038a6:	203f      	movs	r0, #63	; 0x3f
 80038a8:	f7fc fcd2 	bl	8000250 <__divsi3>
 80038ac:	0003      	movs	r3, r0
 80038ae:	001a      	movs	r2, r3
 80038b0:	240f      	movs	r4, #15
 80038b2:	193b      	adds	r3, r7, r4
 80038b4:	701a      	strb	r2, [r3, #0]
	HAL_ADC_PollForConversion(&hadc1,1000);
 80038b6:	23fa      	movs	r3, #250	; 0xfa
 80038b8:	009a      	lsls	r2, r3, #2
 80038ba:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <getValueADC+0x58>)
 80038bc:	0011      	movs	r1, r2
 80038be:	0018      	movs	r0, r3
 80038c0:	f001 ffa8 	bl	8005814 <HAL_ADC_PollForConversion>
	sel = (uint8_t)HAL_ADC_GetValue(&hadc1)/prescalar;
 80038c4:	4b09      	ldr	r3, [pc, #36]	; (80038ec <getValueADC+0x58>)
 80038c6:	0018      	movs	r0, r3
 80038c8:	f002 f838 	bl	800593c <HAL_ADC_GetValue>
 80038cc:	0003      	movs	r3, r0
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	193b      	adds	r3, r7, r4
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	0019      	movs	r1, r3
 80038d6:	0010      	movs	r0, r2
 80038d8:	f7fc fc30 	bl	800013c <__udivsi3>
 80038dc:	0003      	movs	r3, r0
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	4b03      	ldr	r3, [pc, #12]	; (80038f0 <getValueADC+0x5c>)
 80038e2:	701a      	strb	r2, [r3, #0]
}
 80038e4:	46c0      	nop			; (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b005      	add	sp, #20
 80038ea:	bd90      	pop	{r4, r7, pc}
 80038ec:	20000294 	.word	0x20000294
 80038f0:	2000035f 	.word	0x2000035f

080038f4 <setAlarm>:

void setAlarm(uint8_t x){
 80038f4:	b590      	push	{r4, r7, lr}
 80038f6:	b093      	sub	sp, #76	; 0x4c
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	0002      	movs	r2, r0
 80038fc:	1dfb      	adds	r3, r7, #7
 80038fe:	701a      	strb	r2, [r3, #0]

	RTC_TimeTypeDef sTime = {0};
 8003900:	2434      	movs	r4, #52	; 0x34
 8003902:	193b      	adds	r3, r7, r4
 8003904:	0018      	movs	r0, r3
 8003906:	2314      	movs	r3, #20
 8003908:	001a      	movs	r2, r3
 800390a:	2100      	movs	r1, #0
 800390c:	f007 f989 	bl	800ac22 <memset>
	RTC_AlarmTypeDef sAlarm = {0};
 8003910:	230c      	movs	r3, #12
 8003912:	18fb      	adds	r3, r7, r3
 8003914:	0018      	movs	r0, r3
 8003916:	2328      	movs	r3, #40	; 0x28
 8003918:	001a      	movs	r2, r3
 800391a:	2100      	movs	r1, #0
 800391c:	f007 f981 	bl	800ac22 <memset>

	sTime.Hours = 0x0;
 8003920:	193b      	adds	r3, r7, r4
 8003922:	2200      	movs	r2, #0
 8003924:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = 0x0;
 8003926:	193b      	adds	r3, r7, r4
 8003928:	2200      	movs	r2, #0
 800392a:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = 0x0;
 800392c:	193b      	adds	r3, r7, r4
 800392e:	2200      	movs	r2, #0
 8003930:	709a      	strb	r2, [r3, #2]
	sTime.SubSeconds = 0x0;
 8003932:	193b      	adds	r3, r7, r4
 8003934:	2200      	movs	r2, #0
 8003936:	605a      	str	r2, [r3, #4]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003938:	193b      	adds	r3, r7, r4
 800393a:	2200      	movs	r2, #0
 800393c:	60da      	str	r2, [r3, #12]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800393e:	193b      	adds	r3, r7, r4
 8003940:	2200      	movs	r2, #0
 8003942:	611a      	str	r2, [r3, #16]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003944:	1939      	adds	r1, r7, r4
 8003946:	4b1f      	ldr	r3, [pc, #124]	; (80039c4 <setAlarm+0xd0>)
 8003948:	2201      	movs	r2, #1
 800394a:	0018      	movs	r0, r3
 800394c:	f004 f950 	bl	8007bf0 <HAL_RTC_SetTime>
 8003950:	1e03      	subs	r3, r0, #0
 8003952:	d001      	beq.n	8003958 <setAlarm+0x64>
	  {
	    Error_Handler();
 8003954:	f000 fac2 	bl	8003edc <Error_Handler>
	  }


	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = 0x0;
 8003958:	210c      	movs	r1, #12
 800395a:	187b      	adds	r3, r7, r1
 800395c:	2200      	movs	r2, #0
 800395e:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = x;
 8003960:	187b      	adds	r3, r7, r1
 8003962:	1dfa      	adds	r2, r7, #7
 8003964:	7812      	ldrb	r2, [r2, #0]
 8003966:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = 0x0;
 8003968:	187b      	adds	r3, r7, r1
 800396a:	2200      	movs	r2, #0
 800396c:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 800396e:	0008      	movs	r0, r1
 8003970:	183b      	adds	r3, r7, r0
 8003972:	2200      	movs	r2, #0
 8003974:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003976:	183b      	adds	r3, r7, r0
 8003978:	2200      	movs	r2, #0
 800397a:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800397c:	183b      	adds	r3, r7, r0
 800397e:	2200      	movs	r2, #0
 8003980:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003982:	183b      	adds	r3, r7, r0
 8003984:	2200      	movs	r2, #0
 8003986:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003988:	183b      	adds	r3, r7, r0
 800398a:	2200      	movs	r2, #0
 800398c:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800398e:	183b      	adds	r3, r7, r0
 8003990:	2200      	movs	r2, #0
 8003992:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8003994:	183b      	adds	r3, r7, r0
 8003996:	2220      	movs	r2, #32
 8003998:	2101      	movs	r1, #1
 800399a:	5499      	strb	r1, [r3, r2]
	  sAlarm.Alarm = RTC_ALARM_A;
 800399c:	0001      	movs	r1, r0
 800399e:	187b      	adds	r3, r7, r1
 80039a0:	2280      	movs	r2, #128	; 0x80
 80039a2:	0052      	lsls	r2, r2, #1
 80039a4:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80039a6:	1879      	adds	r1, r7, r1
 80039a8:	4b06      	ldr	r3, [pc, #24]	; (80039c4 <setAlarm+0xd0>)
 80039aa:	2201      	movs	r2, #1
 80039ac:	0018      	movs	r0, r3
 80039ae:	f004 fa59 	bl	8007e64 <HAL_RTC_SetAlarm_IT>
 80039b2:	1e03      	subs	r3, r0, #0
 80039b4:	d001      	beq.n	80039ba <setAlarm+0xc6>
	  {
	    Error_Handler();
 80039b6:	f000 fa91 	bl	8003edc <Error_Handler>
	  }

}
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	46bd      	mov	sp, r7
 80039be:	b013      	add	sp, #76	; 0x4c
 80039c0:	bd90      	pop	{r4, r7, pc}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	20000374 	.word	0x20000374

080039c8 <BuzzerPlayNote>:

void BuzzerPlayNote(int newFreq, int NoteDurationMs)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]

	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80039d2:	4b13      	ldr	r3, [pc, #76]	; (8003a20 <BuzzerPlayNote+0x58>)
 80039d4:	2100      	movs	r1, #0
 80039d6:	0018      	movs	r0, r3
 80039d8:	f004 fdac 	bl	8008534 <HAL_TIM_PWM_Start>
	TIM2->ARR  = (CPU_FREQ / PRESCALER) / newFreq;
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	4811      	ldr	r0, [pc, #68]	; (8003a24 <BuzzerPlayNote+0x5c>)
 80039e0:	f7fc fc36 	bl	8000250 <__divsi3>
 80039e4:	0003      	movs	r3, r0
 80039e6:	001a      	movs	r2, r3
 80039e8:	2380      	movs	r3, #128	; 0x80
 80039ea:	05db      	lsls	r3, r3, #23
 80039ec:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = TIM2->ARR / 2;
 80039ee:	2380      	movs	r3, #128	; 0x80
 80039f0:	05db      	lsls	r3, r3, #23
 80039f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039f4:	2380      	movs	r3, #128	; 0x80
 80039f6:	05db      	lsls	r3, r3, #23
 80039f8:	0852      	lsrs	r2, r2, #1
 80039fa:	635a      	str	r2, [r3, #52]	; 0x34
	for(int i=0; i<NoteDurationMs; i++){
 80039fc:	2300      	movs	r3, #0
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	e005      	b.n	8003a0e <BuzzerPlayNote+0x46>
		HAL_Delay(1);
 8003a02:	2001      	movs	r0, #1
 8003a04:	f001 fbb6 	bl	8005174 <HAL_Delay>
	for(int i=0; i<NoteDurationMs; i++){
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	60fb      	str	r3, [r7, #12]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	dbf5      	blt.n	8003a02 <BuzzerPlayNote+0x3a>
	}



}
 8003a16:	46c0      	nop			; (mov r8, r8)
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b004      	add	sp, #16
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	200007b4 	.word	0x200007b4
 8003a24:	00004e20 	.word	0x00004e20

08003a28 <playBuzzer>:

void playBuzzer (int melody[], int len)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b088      	sub	sp, #32
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
	int divider = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	617b      	str	r3, [r7, #20]
	int noteDuration = 0;
 8003a36:	2300      	movs	r3, #0
 8003a38:	61fb      	str	r3, [r7, #28]
	int tempo = melody[0];
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	613b      	str	r3, [r7, #16]
	int wholeNote = (60000 * 4) / tempo;	// this calculates the duration of a whole note in ms (60s/tempo)*4 beats
 8003a40:	6939      	ldr	r1, [r7, #16]
 8003a42:	4828      	ldr	r0, [pc, #160]	; (8003ae4 <playBuzzer+0xbc>)
 8003a44:	f7fc fc04 	bl	8000250 <__divsi3>
 8003a48:	0003      	movs	r3, r0
 8003a4a:	60fb      	str	r3, [r7, #12]

	for (int i = 1; i <= len; i+=2)
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	61bb      	str	r3, [r7, #24]
 8003a50:	e03e      	b.n	8003ad0 <playBuzzer+0xa8>
	{
		divider = melody[i+1];
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	3301      	adds	r3, #1
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	18d3      	adds	r3, r2, r3
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	617b      	str	r3, [r7, #20]
		if (divider > 0)
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	dd06      	ble.n	8003a74 <playBuzzer+0x4c>
		{
			noteDuration = (wholeNote) / divider;
 8003a66:	6979      	ldr	r1, [r7, #20]
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f7fc fbf1 	bl	8000250 <__divsi3>
 8003a6e:	0003      	movs	r3, r0
 8003a70:	61fb      	str	r3, [r7, #28]
 8003a72:	e01b      	b.n	8003aac <playBuzzer+0x84>
		}else if(divider < 0)
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	da18      	bge.n	8003aac <playBuzzer+0x84>
		{
			noteDuration = (wholeNote) / abs(divider);
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	17da      	asrs	r2, r3, #31
 8003a7e:	189b      	adds	r3, r3, r2
 8003a80:	4053      	eors	r3, r2
 8003a82:	0019      	movs	r1, r3
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f7fc fbe3 	bl	8000250 <__divsi3>
 8003a8a:	0003      	movs	r3, r0
 8003a8c:	61fb      	str	r3, [r7, #28]
			noteDuration *= DOTNOTE;
 8003a8e:	69f8      	ldr	r0, [r7, #28]
 8003a90:	f7ff f972 	bl	8002d78 <__aeabi_i2d>
 8003a94:	2200      	movs	r2, #0
 8003a96:	4b14      	ldr	r3, [pc, #80]	; (8003ae8 <playBuzzer+0xc0>)
 8003a98:	f7fe fad6 	bl	8002048 <__aeabi_dmul>
 8003a9c:	0002      	movs	r2, r0
 8003a9e:	000b      	movs	r3, r1
 8003aa0:	0010      	movs	r0, r2
 8003aa2:	0019      	movs	r1, r3
 8003aa4:	f7ff f932 	bl	8002d0c <__aeabi_d2iz>
 8003aa8:	0003      	movs	r3, r0
 8003aaa:	61fb      	str	r3, [r7, #28]
		}

		BuzzerPlayNote(melody[i], noteDuration);
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	18d3      	adds	r3, r2, r3
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	69fa      	ldr	r2, [r7, #28]
 8003ab8:	0011      	movs	r1, r2
 8003aba:	0018      	movs	r0, r3
 8003abc:	f7ff ff84 	bl	80039c8 <BuzzerPlayNote>
		HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_1);
 8003ac0:	4b0a      	ldr	r3, [pc, #40]	; (8003aec <playBuzzer+0xc4>)
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f004 fe1f 	bl	8008708 <HAL_TIM_PWM_Stop>
	for (int i = 1; i <= len; i+=2)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	3302      	adds	r3, #2
 8003ace:	61bb      	str	r3, [r7, #24]
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	ddbc      	ble.n	8003a52 <playBuzzer+0x2a>
	}
}
 8003ad8:	46c0      	nop			; (mov r8, r8)
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	46bd      	mov	sp, r7
 8003ade:	b008      	add	sp, #32
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	46c0      	nop			; (mov r8, r8)
 8003ae4:	0003a980 	.word	0x0003a980
 8003ae8:	3ff80000 	.word	0x3ff80000
 8003aec:	200007b4 	.word	0x200007b4

08003af0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003af0:	b5b0      	push	{r4, r5, r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003af4:	f001 fab8 	bl	8005068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003af8:	f000 f948 	bl	8003d8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003afc:	f7ff fcb0 	bl	8003460 <MX_GPIO_Init>
  MX_TIM6_Init();
 8003b00:	f001 f932 	bl	8004d68 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003b04:	f7ff fd50 	bl	80035a8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8003b08:	f7ff fa84 	bl	8003014 <MX_ADC1_Init>
  MX_RTC_Init();
 8003b0c:	f000 f9ec 	bl	8003ee8 <MX_RTC_Init>
  MX_TIM2_Init();
 8003b10:	f001 f8aa 	bl	8004c68 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8003b14:	f001 f9d0 	bl	8004eb8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 8003b18:	4b86      	ldr	r3, [pc, #536]	; (8003d34 <main+0x244>)
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f004 fc56 	bl	80083cc <HAL_TIM_Base_Start>
  HAL_ADC_Start(&hadc1);
 8003b20:	4b85      	ldr	r3, [pc, #532]	; (8003d38 <main+0x248>)
 8003b22:	0018      	movs	r0, r3
 8003b24:	f001 fe28 	bl	8005778 <HAL_ADC_Start>
  ssd1306_Init();
 8003b28:	f000 fb02 	bl	8004130 <ssd1306_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (dash == 0 ){
 8003b2c:	4b83      	ldr	r3, [pc, #524]	; (8003d3c <main+0x24c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d106      	bne.n	8003b42 <main+0x52>
	 	  	ssd1306_DrawDashboard();
 8003b34:	f000 fe4e 	bl	80047d4 <ssd1306_DrawDashboard>
	 	  	dash++;
 8003b38:	4b80      	ldr	r3, [pc, #512]	; (8003d3c <main+0x24c>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	4b7f      	ldr	r3, [pc, #508]	; (8003d3c <main+0x24c>)
 8003b40:	601a      	str	r2, [r3, #0]
	 	  }


	 	  if(Menu_Stage_1 == 1)
 8003b42:	4b7f      	ldr	r3, [pc, #508]	; (8003d40 <main+0x250>)
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d10a      	bne.n	8003b60 <main+0x70>
	 		  menu = 1;
 8003b4a:	4b7e      	ldr	r3, [pc, #504]	; (8003d44 <main+0x254>)
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	701a      	strb	r2, [r3, #0]

	 	  while (menu){
 8003b50:	e006      	b.n	8003b60 <main+0x70>
	 		  getValueADC(3);
 8003b52:	2003      	movs	r0, #3
 8003b54:	f7ff fe9e 	bl	8003894 <getValueADC>
	 		  updateMenu();
 8003b58:	f7ff fdc8 	bl	80036ec <updateMenu>
	 		  execCommandSelect();
 8003b5c:	f7ff fdd2 	bl	8003704 <execCommandSelect>
	 	  while (menu){
 8003b60:	4b78      	ldr	r3, [pc, #480]	; (8003d44 <main+0x254>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1f4      	bne.n	8003b52 <main+0x62>

	 	  }

	 	  Temperature = DS18B20_Get_Temperature();
 8003b68:	f7ff fc2f 	bl	80033ca <DS18B20_Get_Temperature>
 8003b6c:	1c02      	adds	r2, r0, #0
 8003b6e:	4b76      	ldr	r3, [pc, #472]	; (8003d48 <main+0x258>)
 8003b70:	601a      	str	r2, [r3, #0]

	 	  sprintf(string_buff, "%.1f", Temperature);
 8003b72:	4b75      	ldr	r3, [pc, #468]	; (8003d48 <main+0x258>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	1c18      	adds	r0, r3, #0
 8003b78:	f7ff f954 	bl	8002e24 <__aeabi_f2d>
 8003b7c:	0002      	movs	r2, r0
 8003b7e:	000b      	movs	r3, r1
 8003b80:	4972      	ldr	r1, [pc, #456]	; (8003d4c <main+0x25c>)
 8003b82:	4873      	ldr	r0, [pc, #460]	; (8003d50 <main+0x260>)
 8003b84:	f006 ffce 	bl	800ab24 <siprintf>

	 	  HAL_Delay(50);
 8003b88:	2032      	movs	r0, #50	; 0x32
 8003b8a:	f001 faf3 	bl	8005174 <HAL_Delay>

	 	  ssd1306_SetCursor(81, 7);
 8003b8e:	2107      	movs	r1, #7
 8003b90:	2051      	movs	r0, #81	; 0x51
 8003b92:	f000 fcb1 	bl	80044f8 <ssd1306_SetCursor>

	 	  ssd1306_WriteString(string_buff, Font_7x10,White);
 8003b96:	4a6f      	ldr	r2, [pc, #444]	; (8003d54 <main+0x264>)
 8003b98:	486d      	ldr	r0, [pc, #436]	; (8003d50 <main+0x260>)
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	6811      	ldr	r1, [r2, #0]
 8003b9e:	6852      	ldr	r2, [r2, #4]
 8003ba0:	f000 fc80 	bl	80044a4 <ssd1306_WriteString>

	 	  sprintf(string_buff, "%.2f", waterVolume);
 8003ba4:	4b6c      	ldr	r3, [pc, #432]	; (8003d58 <main+0x268>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	1c18      	adds	r0, r3, #0
 8003baa:	f7ff f93b 	bl	8002e24 <__aeabi_f2d>
 8003bae:	0002      	movs	r2, r0
 8003bb0:	000b      	movs	r3, r1
 8003bb2:	496a      	ldr	r1, [pc, #424]	; (8003d5c <main+0x26c>)
 8003bb4:	4866      	ldr	r0, [pc, #408]	; (8003d50 <main+0x260>)
 8003bb6:	f006 ffb5 	bl	800ab24 <siprintf>
	 	  ssd1306_SetCursor(81, 28);
 8003bba:	211c      	movs	r1, #28
 8003bbc:	2051      	movs	r0, #81	; 0x51
 8003bbe:	f000 fc9b 	bl	80044f8 <ssd1306_SetCursor>
	 	  ssd1306_WriteString(string_buff, Font_7x10,White);
 8003bc2:	4a64      	ldr	r2, [pc, #400]	; (8003d54 <main+0x264>)
 8003bc4:	4862      	ldr	r0, [pc, #392]	; (8003d50 <main+0x260>)
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	6811      	ldr	r1, [r2, #0]
 8003bca:	6852      	ldr	r2, [r2, #4]
 8003bcc:	f000 fc6a 	bl	80044a4 <ssd1306_WriteString>

	 	  sprintf(string_buff, "%d", time);
 8003bd0:	4b63      	ldr	r3, [pc, #396]	; (8003d60 <main+0x270>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	001a      	movs	r2, r3
 8003bd6:	4963      	ldr	r1, [pc, #396]	; (8003d64 <main+0x274>)
 8003bd8:	4b5d      	ldr	r3, [pc, #372]	; (8003d50 <main+0x260>)
 8003bda:	0018      	movs	r0, r3
 8003bdc:	f006 ffa2 	bl	800ab24 <siprintf>
	 	  ssd1306_SetCursor(81, 48);
 8003be0:	2130      	movs	r1, #48	; 0x30
 8003be2:	2051      	movs	r0, #81	; 0x51
 8003be4:	f000 fc88 	bl	80044f8 <ssd1306_SetCursor>
	 	  ssd1306_WriteString(string_buff, Font_7x10,White);
 8003be8:	4a5a      	ldr	r2, [pc, #360]	; (8003d54 <main+0x264>)
 8003bea:	4859      	ldr	r0, [pc, #356]	; (8003d50 <main+0x260>)
 8003bec:	2301      	movs	r3, #1
 8003bee:	6811      	ldr	r1, [r2, #0]
 8003bf0:	6852      	ldr	r2, [r2, #4]
 8003bf2:	f000 fc57 	bl	80044a4 <ssd1306_WriteString>
	 	  ssd1306_UpdateScreen();
 8003bf6:	f000 fb2b 	bl	8004250 <ssd1306_UpdateScreen>

	 	  waterVolume -= water/1000;
 8003bfa:	4b57      	ldr	r3, [pc, #348]	; (8003d58 <main+0x268>)
 8003bfc:	681c      	ldr	r4, [r3, #0]
 8003bfe:	4b5a      	ldr	r3, [pc, #360]	; (8003d68 <main+0x278>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	495a      	ldr	r1, [pc, #360]	; (8003d6c <main+0x27c>)
 8003c04:	1c18      	adds	r0, r3, #0
 8003c06:	f7fc ff13 	bl	8000a30 <__aeabi_fdiv>
 8003c0a:	1c03      	adds	r3, r0, #0
 8003c0c:	1c19      	adds	r1, r3, #0
 8003c0e:	1c20      	adds	r0, r4, #0
 8003c10:	f7fd f8d8 	bl	8000dc4 <__aeabi_fsub>
 8003c14:	1c03      	adds	r3, r0, #0
 8003c16:	1c1a      	adds	r2, r3, #0
 8003c18:	4b4f      	ldr	r3, [pc, #316]	; (8003d58 <main+0x268>)
 8003c1a:	601a      	str	r2, [r3, #0]
	 	  water = 0;
 8003c1c:	4b52      	ldr	r3, [pc, #328]	; (8003d68 <main+0x278>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	601a      	str	r2, [r3, #0]



	 	 if (led){
 8003c22:	4b53      	ldr	r3, [pc, #332]	; (8003d70 <main+0x280>)
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d059      	beq.n	8003cde <main+0x1ee>
	 	 		  if (Temperature > MIN_TEMP && Temperature < MAX_TEMP )
 8003c2a:	4b47      	ldr	r3, [pc, #284]	; (8003d48 <main+0x258>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4951      	ldr	r1, [pc, #324]	; (8003d74 <main+0x284>)
 8003c30:	1c18      	adds	r0, r3, #0
 8003c32:	f7fc fc5d 	bl	80004f0 <__aeabi_fcmpgt>
 8003c36:	1e03      	subs	r3, r0, #0
 8003c38:	d01d      	beq.n	8003c76 <main+0x186>
 8003c3a:	4b43      	ldr	r3, [pc, #268]	; (8003d48 <main+0x258>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	494e      	ldr	r1, [pc, #312]	; (8003d78 <main+0x288>)
 8003c40:	1c18      	adds	r0, r3, #0
 8003c42:	f7fc fc41 	bl	80004c8 <__aeabi_fcmplt>
 8003c46:	1e03      	subs	r3, r0, #0
 8003c48:	d015      	beq.n	8003c76 <main+0x186>
	 	 		  	  {
	 	 		  		  //green
	 	 		  		  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8003c4a:	4b4c      	ldr	r3, [pc, #304]	; (8003d7c <main+0x28c>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	2108      	movs	r1, #8
 8003c50:	0018      	movs	r0, r3
 8003c52:	f002 fb3c 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003c56:	4b49      	ldr	r3, [pc, #292]	; (8003d7c <main+0x28c>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2110      	movs	r1, #16
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	f002 fb36 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8003c62:	4b46      	ldr	r3, [pc, #280]	; (8003d7c <main+0x28c>)
 8003c64:	2201      	movs	r2, #1
 8003c66:	2120      	movs	r1, #32
 8003c68:	0018      	movs	r0, r3
 8003c6a:	f002 fb30 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  ssd1306_DrawTempIcon(2);
 8003c6e:	2002      	movs	r0, #2
 8003c70:	f000 fdee 	bl	8004850 <ssd1306_DrawTempIcon>
 8003c74:	e048      	b.n	8003d08 <main+0x218>
	 	 		  	  }
	 	 		  	  else if(Temperature >= MAX_TEMP )
 8003c76:	4b34      	ldr	r3, [pc, #208]	; (8003d48 <main+0x258>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	493f      	ldr	r1, [pc, #252]	; (8003d78 <main+0x288>)
 8003c7c:	1c18      	adds	r0, r3, #0
 8003c7e:	f7fc fc41 	bl	8000504 <__aeabi_fcmpge>
 8003c82:	1e03      	subs	r3, r0, #0
 8003c84:	d015      	beq.n	8003cb2 <main+0x1c2>
	 	 		  	  {
	 	 		  		  //red
	 	 		  		  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8003c86:	4b3d      	ldr	r3, [pc, #244]	; (8003d7c <main+0x28c>)
 8003c88:	2201      	movs	r2, #1
 8003c8a:	2108      	movs	r1, #8
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	f002 fb1e 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8003c92:	4b3a      	ldr	r3, [pc, #232]	; (8003d7c <main+0x28c>)
 8003c94:	2201      	movs	r2, #1
 8003c96:	2110      	movs	r1, #16
 8003c98:	0018      	movs	r0, r3
 8003c9a:	f002 fb18 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8003c9e:	4b37      	ldr	r3, [pc, #220]	; (8003d7c <main+0x28c>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2120      	movs	r1, #32
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	f002 fb12 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  ssd1306_DrawTempIcon(0);
 8003caa:	2000      	movs	r0, #0
 8003cac:	f000 fdd0 	bl	8004850 <ssd1306_DrawTempIcon>
 8003cb0:	e02a      	b.n	8003d08 <main+0x218>

	 	 		  	  }
	 	 		  	  else
	 	 		  	  {
	 	 		  		//blue
	 	 		  		  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8003cb2:	4b32      	ldr	r3, [pc, #200]	; (8003d7c <main+0x28c>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	2108      	movs	r1, #8
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f002 fb08 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8003cbe:	4b2f      	ldr	r3, [pc, #188]	; (8003d7c <main+0x28c>)
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	2110      	movs	r1, #16
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	f002 fb02 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8003cca:	4b2c      	ldr	r3, [pc, #176]	; (8003d7c <main+0x28c>)
 8003ccc:	2201      	movs	r2, #1
 8003cce:	2120      	movs	r1, #32
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	f002 fafc 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  		  ssd1306_DrawTempIcon(1);
 8003cd6:	2001      	movs	r0, #1
 8003cd8:	f000 fdba 	bl	8004850 <ssd1306_DrawTempIcon>
 8003cdc:	e014      	b.n	8003d08 <main+0x218>
	 	 		  	  }
	 	 	  }
	 	 	  else{
	 	 		  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8003cde:	4b27      	ldr	r3, [pc, #156]	; (8003d7c <main+0x28c>)
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	2108      	movs	r1, #8
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f002 faf2 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8003cea:	4b24      	ldr	r3, [pc, #144]	; (8003d7c <main+0x28c>)
 8003cec:	2201      	movs	r2, #1
 8003cee:	2110      	movs	r1, #16
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	f002 faec 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8003cf6:	4b21      	ldr	r3, [pc, #132]	; (8003d7c <main+0x28c>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	2120      	movs	r1, #32
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f002 fae6 	bl	80062ce <HAL_GPIO_WritePin>
	 	 		  ssd1306_DrawTempIcon(3);
 8003d02:	2003      	movs	r0, #3
 8003d04:	f000 fda4 	bl	8004850 <ssd1306_DrawTempIcon>
	 	 	  }

	 	  if(alarm){
 8003d08:	4b1d      	ldr	r3, [pc, #116]	; (8003d80 <main+0x290>)
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d100      	bne.n	8003d12 <main+0x222>
 8003d10:	e70c      	b.n	8003b2c <main+0x3c>

	 		  setAlarm(hour);
 8003d12:	4b1c      	ldr	r3, [pc, #112]	; (8003d84 <main+0x294>)
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	0018      	movs	r0, r3
 8003d18:	f7ff fdec 	bl	80038f4 <setAlarm>
	 		  //resetTime();
	 		  playBuzzer (nokia, nokiaLen);
 8003d1c:	231b      	movs	r3, #27
 8003d1e:	001a      	movs	r2, r3
 8003d20:	4b19      	ldr	r3, [pc, #100]	; (8003d88 <main+0x298>)
 8003d22:	0011      	movs	r1, r2
 8003d24:	0018      	movs	r0, r3
 8003d26:	f7ff fe7f 	bl	8003a28 <playBuzzer>
	 		  alarm = 0;
 8003d2a:	4b15      	ldr	r3, [pc, #84]	; (8003d80 <main+0x290>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	701a      	strb	r2, [r3, #0]
	  if (dash == 0 ){
 8003d30:	e6fc      	b.n	8003b2c <main+0x3c>
 8003d32:	46c0      	nop			; (mov r8, r8)
 8003d34:	20000800 	.word	0x20000800
 8003d38:	20000294 	.word	0x20000294
 8003d3c:	20000358 	.word	0x20000358
 8003d40:	2000034c 	.word	0x2000034c
 8003d44:	2000035e 	.word	0x2000035e
 8003d48:	20000364 	.word	0x20000364
 8003d4c:	0800cf38 	.word	0x0800cf38
 8003d50:	20000368 	.word	0x20000368
 8003d54:	20000074 	.word	0x20000074
 8003d58:	20000070 	.word	0x20000070
 8003d5c:	0800cf40 	.word	0x0800cf40
 8003d60:	20000360 	.word	0x20000360
 8003d64:	0800cf30 	.word	0x0800cf30
 8003d68:	20000354 	.word	0x20000354
 8003d6c:	447a0000 	.word	0x447a0000
 8003d70:	2000006c 	.word	0x2000006c
 8003d74:	41a80000 	.word	0x41a80000
 8003d78:	41c80000 	.word	0x41c80000
 8003d7c:	50000400 	.word	0x50000400
 8003d80:	2000035d 	.word	0x2000035d
 8003d84:	2000035c 	.word	0x2000035c
 8003d88:	20000000 	.word	0x20000000

08003d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d8c:	b590      	push	{r4, r7, lr}
 8003d8e:	b093      	sub	sp, #76	; 0x4c
 8003d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d92:	2410      	movs	r4, #16
 8003d94:	193b      	adds	r3, r7, r4
 8003d96:	0018      	movs	r0, r3
 8003d98:	2338      	movs	r3, #56	; 0x38
 8003d9a:	001a      	movs	r2, r3
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	f006 ff40 	bl	800ac22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003da2:	003b      	movs	r3, r7
 8003da4:	0018      	movs	r0, r3
 8003da6:	2310      	movs	r3, #16
 8003da8:	001a      	movs	r2, r3
 8003daa:	2100      	movs	r1, #0
 8003dac:	f006 ff39 	bl	800ac22 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003db0:	2380      	movs	r3, #128	; 0x80
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	0018      	movs	r0, r3
 8003db6:	f002 ffb1 	bl	8006d1c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003dba:	193b      	adds	r3, r7, r4
 8003dbc:	220a      	movs	r2, #10
 8003dbe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003dc0:	193b      	adds	r3, r7, r4
 8003dc2:	2280      	movs	r2, #128	; 0x80
 8003dc4:	0052      	lsls	r2, r2, #1
 8003dc6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003dc8:	0021      	movs	r1, r4
 8003dca:	187b      	adds	r3, r7, r1
 8003dcc:	2200      	movs	r2, #0
 8003dce:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003dd0:	187b      	adds	r3, r7, r1
 8003dd2:	2240      	movs	r2, #64	; 0x40
 8003dd4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003dd6:	187b      	adds	r3, r7, r1
 8003dd8:	2201      	movs	r2, #1
 8003dda:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ddc:	187b      	adds	r3, r7, r1
 8003dde:	2202      	movs	r2, #2
 8003de0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003de2:	187b      	adds	r3, r7, r1
 8003de4:	2202      	movs	r2, #2
 8003de6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003de8:	187b      	adds	r3, r7, r1
 8003dea:	2200      	movs	r2, #0
 8003dec:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003dee:	187b      	adds	r3, r7, r1
 8003df0:	2208      	movs	r2, #8
 8003df2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003df4:	187b      	adds	r3, r7, r1
 8003df6:	2280      	movs	r2, #128	; 0x80
 8003df8:	0292      	lsls	r2, r2, #10
 8003dfa:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	2280      	movs	r2, #128	; 0x80
 8003e00:	0492      	lsls	r2, r2, #18
 8003e02:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003e04:	187b      	adds	r3, r7, r1
 8003e06:	2280      	movs	r2, #128	; 0x80
 8003e08:	0592      	lsls	r2, r2, #22
 8003e0a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e0c:	187b      	adds	r3, r7, r1
 8003e0e:	0018      	movs	r0, r3
 8003e10:	f002 ffd0 	bl	8006db4 <HAL_RCC_OscConfig>
 8003e14:	1e03      	subs	r3, r0, #0
 8003e16:	d001      	beq.n	8003e1c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003e18:	f000 f860 	bl	8003edc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e1c:	003b      	movs	r3, r7
 8003e1e:	2207      	movs	r2, #7
 8003e20:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e22:	003b      	movs	r3, r7
 8003e24:	2202      	movs	r2, #2
 8003e26:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e28:	003b      	movs	r3, r7
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e2e:	003b      	movs	r3, r7
 8003e30:	2200      	movs	r2, #0
 8003e32:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e34:	003b      	movs	r3, r7
 8003e36:	2102      	movs	r1, #2
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f003 fad5 	bl	80073e8 <HAL_RCC_ClockConfig>
 8003e3e:	1e03      	subs	r3, r0, #0
 8003e40:	d001      	beq.n	8003e46 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8003e42:	f000 f84b 	bl	8003edc <Error_Handler>
  }
}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b013      	add	sp, #76	; 0x4c
 8003e4c:	bd90      	pop	{r4, r7, pc}
	...

08003e50 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	0002      	movs	r2, r0
 8003e58:	1dbb      	adds	r3, r7, #6
 8003e5a:	801a      	strh	r2, [r3, #0]



	if (GPIO_Pin == BUTTON_Pin){
 8003e5c:	1dbb      	adds	r3, r7, #6
 8003e5e:	881a      	ldrh	r2, [r3, #0]
 8003e60:	2380      	movs	r3, #128	; 0x80
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d123      	bne.n	8003eb0 <HAL_GPIO_EXTI_Falling_Callback+0x60>
		if(Menu_Stage_1 == 0 && Menu_Stage_2 == 0){
 8003e68:	4b13      	ldr	r3, [pc, #76]	; (8003eb8 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d107      	bne.n	8003e80 <HAL_GPIO_EXTI_Falling_Callback+0x30>
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d103      	bne.n	8003e80 <HAL_GPIO_EXTI_Falling_Callback+0x30>
			Menu_Stage_1 = 1;
 8003e78:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	701a      	strb	r2, [r3, #0]
			return;
 8003e7e:	e017      	b.n	8003eb0 <HAL_GPIO_EXTI_Falling_Callback+0x60>
		}
	    if(Menu_Stage_1 == 1 && Menu_Stage_2 == 0){
 8003e80:	4b0d      	ldr	r3, [pc, #52]	; (8003eb8 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d107      	bne.n	8003e98 <HAL_GPIO_EXTI_Falling_Callback+0x48>
 8003e88:	4b0c      	ldr	r3, [pc, #48]	; (8003ebc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d103      	bne.n	8003e98 <HAL_GPIO_EXTI_Falling_Callback+0x48>
			Menu_Stage_2 = 1;
 8003e90:	4b0a      	ldr	r3, [pc, #40]	; (8003ebc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8003e92:	2201      	movs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]
			return;
 8003e96:	e00b      	b.n	8003eb0 <HAL_GPIO_EXTI_Falling_Callback+0x60>
		}
		if(Menu_Stage_1 == 1 && Menu_Stage_2 == 1){
 8003e98:	4b07      	ldr	r3, [pc, #28]	; (8003eb8 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d107      	bne.n	8003eb0 <HAL_GPIO_EXTI_Falling_Callback+0x60>
 8003ea0:	4b06      	ldr	r3, [pc, #24]	; (8003ebc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d103      	bne.n	8003eb0 <HAL_GPIO_EXTI_Falling_Callback+0x60>
			Menu_Stage_2 = 0;
 8003ea8:	4b04      	ldr	r3, [pc, #16]	; (8003ebc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	701a      	strb	r2, [r3, #0]
			return;
 8003eae:	46c0      	nop			; (mov r8, r8)
		}
	}



}
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	b002      	add	sp, #8
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	2000034c 	.word	0x2000034c
 8003ebc:	2000034d 	.word	0x2000034d

08003ec0 <HAL_RTC_AlarmAEventCallback>:



void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]

	alarm = 1;
 8003ec8:	4b03      	ldr	r3, [pc, #12]	; (8003ed8 <HAL_RTC_AlarmAEventCallback+0x18>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	701a      	strb	r2, [r3, #0]

}
 8003ece:	46c0      	nop			; (mov r8, r8)
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	b002      	add	sp, #8
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	46c0      	nop			; (mov r8, r8)
 8003ed8:	2000035d 	.word	0x2000035d

08003edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ee0:	b672      	cpsid	i
}
 8003ee2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ee4:	e7fe      	b.n	8003ee4 <Error_Handler+0x8>
	...

08003ee8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b090      	sub	sp, #64	; 0x40
 8003eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003eee:	232c      	movs	r3, #44	; 0x2c
 8003ef0:	18fb      	adds	r3, r7, r3
 8003ef2:	0018      	movs	r0, r3
 8003ef4:	2314      	movs	r3, #20
 8003ef6:	001a      	movs	r2, r3
 8003ef8:	2100      	movs	r1, #0
 8003efa:	f006 fe92 	bl	800ac22 <memset>
  RTC_DateTypeDef sDate = {0};
 8003efe:	2328      	movs	r3, #40	; 0x28
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	2200      	movs	r2, #0
 8003f04:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8003f06:	003b      	movs	r3, r7
 8003f08:	0018      	movs	r0, r3
 8003f0a:	2328      	movs	r3, #40	; 0x28
 8003f0c:	001a      	movs	r2, r3
 8003f0e:	2100      	movs	r1, #0
 8003f10:	f006 fe87 	bl	800ac22 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003f14:	4b44      	ldr	r3, [pc, #272]	; (8004028 <MX_RTC_Init+0x140>)
 8003f16:	4a45      	ldr	r2, [pc, #276]	; (800402c <MX_RTC_Init+0x144>)
 8003f18:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003f1a:	4b43      	ldr	r3, [pc, #268]	; (8004028 <MX_RTC_Init+0x140>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8003f20:	4b41      	ldr	r3, [pc, #260]	; (8004028 <MX_RTC_Init+0x140>)
 8003f22:	227f      	movs	r2, #127	; 0x7f
 8003f24:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8003f26:	4b40      	ldr	r3, [pc, #256]	; (8004028 <MX_RTC_Init+0x140>)
 8003f28:	22ff      	movs	r2, #255	; 0xff
 8003f2a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003f2c:	4b3e      	ldr	r3, [pc, #248]	; (8004028 <MX_RTC_Init+0x140>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003f32:	4b3d      	ldr	r3, [pc, #244]	; (8004028 <MX_RTC_Init+0x140>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003f38:	4b3b      	ldr	r3, [pc, #236]	; (8004028 <MX_RTC_Init+0x140>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003f3e:	4b3a      	ldr	r3, [pc, #232]	; (8004028 <MX_RTC_Init+0x140>)
 8003f40:	2280      	movs	r2, #128	; 0x80
 8003f42:	05d2      	lsls	r2, r2, #23
 8003f44:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8003f46:	4b38      	ldr	r3, [pc, #224]	; (8004028 <MX_RTC_Init+0x140>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003f4c:	4b36      	ldr	r3, [pc, #216]	; (8004028 <MX_RTC_Init+0x140>)
 8003f4e:	0018      	movs	r0, r3
 8003f50:	f003 fdac 	bl	8007aac <HAL_RTC_Init>
 8003f54:	1e03      	subs	r3, r0, #0
 8003f56:	d001      	beq.n	8003f5c <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8003f58:	f7ff ffc0 	bl	8003edc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003f5c:	212c      	movs	r1, #44	; 0x2c
 8003f5e:	187b      	adds	r3, r7, r1
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8003f64:	187b      	adds	r3, r7, r1
 8003f66:	2200      	movs	r2, #0
 8003f68:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8003f6a:	187b      	adds	r3, r7, r1
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8003f70:	187b      	adds	r3, r7, r1
 8003f72:	2200      	movs	r2, #0
 8003f74:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003f76:	187b      	adds	r3, r7, r1
 8003f78:	2200      	movs	r2, #0
 8003f7a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003f7c:	187b      	adds	r3, r7, r1
 8003f7e:	2200      	movs	r2, #0
 8003f80:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003f82:	1879      	adds	r1, r7, r1
 8003f84:	4b28      	ldr	r3, [pc, #160]	; (8004028 <MX_RTC_Init+0x140>)
 8003f86:	2201      	movs	r2, #1
 8003f88:	0018      	movs	r0, r3
 8003f8a:	f003 fe31 	bl	8007bf0 <HAL_RTC_SetTime>
 8003f8e:	1e03      	subs	r3, r0, #0
 8003f90:	d001      	beq.n	8003f96 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8003f92:	f7ff ffa3 	bl	8003edc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003f96:	2128      	movs	r1, #40	; 0x28
 8003f98:	187b      	adds	r3, r7, r1
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003f9e:	187b      	adds	r3, r7, r1
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8003fa4:	187b      	adds	r3, r7, r1
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8003faa:	187b      	adds	r3, r7, r1
 8003fac:	2200      	movs	r2, #0
 8003fae:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003fb0:	1879      	adds	r1, r7, r1
 8003fb2:	4b1d      	ldr	r3, [pc, #116]	; (8004028 <MX_RTC_Init+0x140>)
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	0018      	movs	r0, r3
 8003fb8:	f003 fec2 	bl	8007d40 <HAL_RTC_SetDate>
 8003fbc:	1e03      	subs	r3, r0, #0
 8003fbe:	d001      	beq.n	8003fc4 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8003fc0:	f7ff ff8c 	bl	8003edc <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8003fc4:	003b      	movs	r3, r7
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8003fca:	003b      	movs	r3, r7
 8003fcc:	2200      	movs	r2, #0
 8003fce:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8003fd0:	003b      	movs	r3, r7
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8003fd6:	003b      	movs	r3, r7
 8003fd8:	2200      	movs	r2, #0
 8003fda:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003fdc:	003b      	movs	r3, r7
 8003fde:	2200      	movs	r2, #0
 8003fe0:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003fe2:	003b      	movs	r3, r7
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003fe8:	003b      	movs	r3, r7
 8003fea:	2200      	movs	r2, #0
 8003fec:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003fee:	003b      	movs	r3, r7
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003ff4:	003b      	movs	r3, r7
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8003ffa:	003b      	movs	r3, r7
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	2101      	movs	r1, #1
 8004000:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8004002:	003b      	movs	r3, r7
 8004004:	2280      	movs	r2, #128	; 0x80
 8004006:	0052      	lsls	r2, r2, #1
 8004008:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800400a:	0039      	movs	r1, r7
 800400c:	4b06      	ldr	r3, [pc, #24]	; (8004028 <MX_RTC_Init+0x140>)
 800400e:	2201      	movs	r2, #1
 8004010:	0018      	movs	r0, r3
 8004012:	f003 ff27 	bl	8007e64 <HAL_RTC_SetAlarm_IT>
 8004016:	1e03      	subs	r3, r0, #0
 8004018:	d001      	beq.n	800401e <MX_RTC_Init+0x136>
  {
    Error_Handler();
 800401a:	f7ff ff5f 	bl	8003edc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800401e:	46c0      	nop			; (mov r8, r8)
 8004020:	46bd      	mov	sp, r7
 8004022:	b010      	add	sp, #64	; 0x40
 8004024:	bd80      	pop	{r7, pc}
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	20000374 	.word	0x20000374
 800402c:	40002800 	.word	0x40002800

08004030 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004030:	b590      	push	{r4, r7, lr}
 8004032:	b091      	sub	sp, #68	; 0x44
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004038:	240c      	movs	r4, #12
 800403a:	193b      	adds	r3, r7, r4
 800403c:	0018      	movs	r0, r3
 800403e:	2334      	movs	r3, #52	; 0x34
 8004040:	001a      	movs	r2, r3
 8004042:	2100      	movs	r1, #0
 8004044:	f006 fded 	bl	800ac22 <memset>
  if(rtcHandle->Instance==RTC)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a19      	ldr	r2, [pc, #100]	; (80040b4 <HAL_RTC_MspInit+0x84>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d12c      	bne.n	80040ac <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004052:	193b      	adds	r3, r7, r4
 8004054:	2280      	movs	r2, #128	; 0x80
 8004056:	0292      	lsls	r2, r2, #10
 8004058:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800405a:	193b      	adds	r3, r7, r4
 800405c:	2280      	movs	r2, #128	; 0x80
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004062:	193b      	adds	r3, r7, r4
 8004064:	0018      	movs	r0, r3
 8004066:	f003 fb69 	bl	800773c <HAL_RCCEx_PeriphCLKConfig>
 800406a:	1e03      	subs	r3, r0, #0
 800406c:	d001      	beq.n	8004072 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800406e:	f7ff ff35 	bl	8003edc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004072:	4b11      	ldr	r3, [pc, #68]	; (80040b8 <HAL_RTC_MspInit+0x88>)
 8004074:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004076:	4b10      	ldr	r3, [pc, #64]	; (80040b8 <HAL_RTC_MspInit+0x88>)
 8004078:	2180      	movs	r1, #128	; 0x80
 800407a:	0209      	lsls	r1, r1, #8
 800407c:	430a      	orrs	r2, r1
 800407e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004080:	4b0d      	ldr	r3, [pc, #52]	; (80040b8 <HAL_RTC_MspInit+0x88>)
 8004082:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004084:	4b0c      	ldr	r3, [pc, #48]	; (80040b8 <HAL_RTC_MspInit+0x88>)
 8004086:	2180      	movs	r1, #128	; 0x80
 8004088:	00c9      	lsls	r1, r1, #3
 800408a:	430a      	orrs	r2, r1
 800408c:	63da      	str	r2, [r3, #60]	; 0x3c
 800408e:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <HAL_RTC_MspInit+0x88>)
 8004090:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004092:	2380      	movs	r3, #128	; 0x80
 8004094:	00db      	lsls	r3, r3, #3
 8004096:	4013      	ands	r3, r2
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	68bb      	ldr	r3, [r7, #8]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 800409c:	2200      	movs	r2, #0
 800409e:	2100      	movs	r1, #0
 80040a0:	2002      	movs	r0, #2
 80040a2:	f001 ff61 	bl	8005f68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80040a6:	2002      	movs	r0, #2
 80040a8:	f001 ff73 	bl	8005f92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80040ac:	46c0      	nop			; (mov r8, r8)
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b011      	add	sp, #68	; 0x44
 80040b2:	bd90      	pop	{r4, r7, pc}
 80040b4:	40002800 	.word	0x40002800
 80040b8:	40021000 	.word	0x40021000

080040bc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80040c0:	46c0      	nop			; (mov r8, r8)
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
	...

080040c8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af04      	add	r7, sp, #16
 80040ce:	0002      	movs	r2, r0
 80040d0:	1dfb      	adds	r3, r7, #7
 80040d2:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80040d4:	4808      	ldr	r0, [pc, #32]	; (80040f8 <ssd1306_WriteCommand+0x30>)
 80040d6:	2301      	movs	r3, #1
 80040d8:	425b      	negs	r3, r3
 80040da:	9302      	str	r3, [sp, #8]
 80040dc:	2301      	movs	r3, #1
 80040de:	9301      	str	r3, [sp, #4]
 80040e0:	1dfb      	adds	r3, r7, #7
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	2301      	movs	r3, #1
 80040e6:	2200      	movs	r2, #0
 80040e8:	2178      	movs	r1, #120	; 0x78
 80040ea:	f002 f9d7 	bl	800649c <HAL_I2C_Mem_Write>
}
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	46bd      	mov	sp, r7
 80040f2:	b002      	add	sp, #8
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	200002f8 	.word	0x200002f8

080040fc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af04      	add	r7, sp, #16
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	b29b      	uxth	r3, r3
 800410a:	4808      	ldr	r0, [pc, #32]	; (800412c <ssd1306_WriteData+0x30>)
 800410c:	2201      	movs	r2, #1
 800410e:	4252      	negs	r2, r2
 8004110:	9202      	str	r2, [sp, #8]
 8004112:	9301      	str	r3, [sp, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	2301      	movs	r3, #1
 800411a:	2240      	movs	r2, #64	; 0x40
 800411c:	2178      	movs	r1, #120	; 0x78
 800411e:	f002 f9bd 	bl	800649c <HAL_I2C_Mem_Write>
}
 8004122:	46c0      	nop			; (mov r8, r8)
 8004124:	46bd      	mov	sp, r7
 8004126:	b002      	add	sp, #8
 8004128:	bd80      	pop	{r7, pc}
 800412a:	46c0      	nop			; (mov r8, r8)
 800412c:	200002f8 	.word	0x200002f8

08004130 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8004134:	f7ff ffc2 	bl	80040bc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8004138:	2064      	movs	r0, #100	; 0x64
 800413a:	f001 f81b 	bl	8005174 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800413e:	2000      	movs	r0, #0
 8004140:	f000 fb22 	bl	8004788 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8004144:	2020      	movs	r0, #32
 8004146:	f7ff ffbf 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800414a:	2000      	movs	r0, #0
 800414c:	f7ff ffbc 	bl	80040c8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004150:	20b0      	movs	r0, #176	; 0xb0
 8004152:	f7ff ffb9 	bl	80040c8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8004156:	20c8      	movs	r0, #200	; 0xc8
 8004158:	f7ff ffb6 	bl	80040c8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800415c:	2000      	movs	r0, #0
 800415e:	f7ff ffb3 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8004162:	2010      	movs	r0, #16
 8004164:	f7ff ffb0 	bl	80040c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8004168:	2040      	movs	r0, #64	; 0x40
 800416a:	f7ff ffad 	bl	80040c8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800416e:	20ff      	movs	r0, #255	; 0xff
 8004170:	f000 faf1 	bl	8004756 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004174:	20a1      	movs	r0, #161	; 0xa1
 8004176:	f7ff ffa7 	bl	80040c8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800417a:	20a6      	movs	r0, #166	; 0xa6
 800417c:	f7ff ffa4 	bl	80040c8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8004180:	20a8      	movs	r0, #168	; 0xa8
 8004182:	f7ff ffa1 	bl	80040c8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8004186:	203f      	movs	r0, #63	; 0x3f
 8004188:	f7ff ff9e 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800418c:	20a4      	movs	r0, #164	; 0xa4
 800418e:	f7ff ff9b 	bl	80040c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8004192:	20d3      	movs	r0, #211	; 0xd3
 8004194:	f7ff ff98 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8004198:	2000      	movs	r0, #0
 800419a:	f7ff ff95 	bl	80040c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800419e:	20d5      	movs	r0, #213	; 0xd5
 80041a0:	f7ff ff92 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80041a4:	20f0      	movs	r0, #240	; 0xf0
 80041a6:	f7ff ff8f 	bl	80040c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80041aa:	20d9      	movs	r0, #217	; 0xd9
 80041ac:	f7ff ff8c 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80041b0:	2022      	movs	r0, #34	; 0x22
 80041b2:	f7ff ff89 	bl	80040c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80041b6:	20da      	movs	r0, #218	; 0xda
 80041b8:	f7ff ff86 	bl	80040c8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80041bc:	2012      	movs	r0, #18
 80041be:	f7ff ff83 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80041c2:	20db      	movs	r0, #219	; 0xdb
 80041c4:	f7ff ff80 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80041c8:	2020      	movs	r0, #32
 80041ca:	f7ff ff7d 	bl	80040c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80041ce:	208d      	movs	r0, #141	; 0x8d
 80041d0:	f7ff ff7a 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80041d4:	2014      	movs	r0, #20
 80041d6:	f7ff ff77 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80041da:	2001      	movs	r0, #1
 80041dc:	f000 fad4 	bl	8004788 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80041e0:	2000      	movs	r0, #0
 80041e2:	f000 f811 	bl	8004208 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80041e6:	f000 f833 	bl	8004250 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80041ea:	4b06      	ldr	r3, [pc, #24]	; (8004204 <ssd1306_Init+0xd4>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80041f0:	4b04      	ldr	r3, [pc, #16]	; (8004204 <ssd1306_Init+0xd4>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80041f6:	4b03      	ldr	r3, [pc, #12]	; (8004204 <ssd1306_Init+0xd4>)
 80041f8:	2201      	movs	r2, #1
 80041fa:	711a      	strb	r2, [r3, #4]
}
 80041fc:	46c0      	nop			; (mov r8, r8)
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	46c0      	nop			; (mov r8, r8)
 8004204:	200007a0 	.word	0x200007a0

08004208 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	0002      	movs	r2, r0
 8004210:	1dfb      	adds	r3, r7, #7
 8004212:	701a      	strb	r2, [r3, #0]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8004214:	2300      	movs	r3, #0
 8004216:	60fb      	str	r3, [r7, #12]
 8004218:	e00e      	b.n	8004238 <ssd1306_Fill+0x30>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800421a:	1dfb      	adds	r3, r7, #7
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <ssd1306_Fill+0x1e>
 8004222:	2100      	movs	r1, #0
 8004224:	e000      	b.n	8004228 <ssd1306_Fill+0x20>
 8004226:	21ff      	movs	r1, #255	; 0xff
 8004228:	4a08      	ldr	r2, [pc, #32]	; (800424c <ssd1306_Fill+0x44>)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	18d3      	adds	r3, r2, r3
 800422e:	1c0a      	adds	r2, r1, #0
 8004230:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	3301      	adds	r3, #1
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	2380      	movs	r3, #128	; 0x80
 800423c:	00db      	lsls	r3, r3, #3
 800423e:	429a      	cmp	r2, r3
 8004240:	d3eb      	bcc.n	800421a <ssd1306_Fill+0x12>
    }
}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	46c0      	nop			; (mov r8, r8)
 8004246:	46bd      	mov	sp, r7
 8004248:	b004      	add	sp, #16
 800424a:	bd80      	pop	{r7, pc}
 800424c:	200003a0 	.word	0x200003a0

08004250 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004256:	1dfb      	adds	r3, r7, #7
 8004258:	2200      	movs	r2, #0
 800425a:	701a      	strb	r2, [r3, #0]
 800425c:	e01a      	b.n	8004294 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800425e:	1dfb      	adds	r3, r7, #7
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	3b50      	subs	r3, #80	; 0x50
 8004264:	b2db      	uxtb	r3, r3
 8004266:	0018      	movs	r0, r3
 8004268:	f7ff ff2e 	bl	80040c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800426c:	2000      	movs	r0, #0
 800426e:	f7ff ff2b 	bl	80040c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004272:	2010      	movs	r0, #16
 8004274:	f7ff ff28 	bl	80040c8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8004278:	1dfb      	adds	r3, r7, #7
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	01da      	lsls	r2, r3, #7
 800427e:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <ssd1306_UpdateScreen+0x58>)
 8004280:	18d3      	adds	r3, r2, r3
 8004282:	2180      	movs	r1, #128	; 0x80
 8004284:	0018      	movs	r0, r3
 8004286:	f7ff ff39 	bl	80040fc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800428a:	1dfb      	adds	r3, r7, #7
 800428c:	781a      	ldrb	r2, [r3, #0]
 800428e:	1dfb      	adds	r3, r7, #7
 8004290:	3201      	adds	r2, #1
 8004292:	701a      	strb	r2, [r3, #0]
 8004294:	1dfb      	adds	r3, r7, #7
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b07      	cmp	r3, #7
 800429a:	d9e0      	bls.n	800425e <ssd1306_UpdateScreen+0xe>
    }
}
 800429c:	46c0      	nop			; (mov r8, r8)
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	46bd      	mov	sp, r7
 80042a2:	b002      	add	sp, #8
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	46c0      	nop			; (mov r8, r8)
 80042a8:	200003a0 	.word	0x200003a0

080042ac <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80042ac:	b590      	push	{r4, r7, lr}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	0004      	movs	r4, r0
 80042b4:	0008      	movs	r0, r1
 80042b6:	0011      	movs	r1, r2
 80042b8:	1dfb      	adds	r3, r7, #7
 80042ba:	1c22      	adds	r2, r4, #0
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	1dbb      	adds	r3, r7, #6
 80042c0:	1c02      	adds	r2, r0, #0
 80042c2:	701a      	strb	r2, [r3, #0]
 80042c4:	1d7b      	adds	r3, r7, #5
 80042c6:	1c0a      	adds	r2, r1, #0
 80042c8:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80042ca:	1dfb      	adds	r3, r7, #7
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	b25b      	sxtb	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	db47      	blt.n	8004364 <ssd1306_DrawPixel+0xb8>
 80042d4:	1dbb      	adds	r3, r7, #6
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	2b3f      	cmp	r3, #63	; 0x3f
 80042da:	d843      	bhi.n	8004364 <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80042dc:	1d7b      	adds	r3, r7, #5
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d11e      	bne.n	8004322 <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80042e4:	1dfb      	adds	r3, r7, #7
 80042e6:	781a      	ldrb	r2, [r3, #0]
 80042e8:	1dbb      	adds	r3, r7, #6
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	08db      	lsrs	r3, r3, #3
 80042ee:	b2d8      	uxtb	r0, r3
 80042f0:	0003      	movs	r3, r0
 80042f2:	01db      	lsls	r3, r3, #7
 80042f4:	18d3      	adds	r3, r2, r3
 80042f6:	4a1d      	ldr	r2, [pc, #116]	; (800436c <ssd1306_DrawPixel+0xc0>)
 80042f8:	5cd3      	ldrb	r3, [r2, r3]
 80042fa:	b25a      	sxtb	r2, r3
 80042fc:	1dbb      	adds	r3, r7, #6
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	2107      	movs	r1, #7
 8004302:	400b      	ands	r3, r1
 8004304:	2101      	movs	r1, #1
 8004306:	4099      	lsls	r1, r3
 8004308:	000b      	movs	r3, r1
 800430a:	b25b      	sxtb	r3, r3
 800430c:	4313      	orrs	r3, r2
 800430e:	b259      	sxtb	r1, r3
 8004310:	1dfb      	adds	r3, r7, #7
 8004312:	781a      	ldrb	r2, [r3, #0]
 8004314:	0003      	movs	r3, r0
 8004316:	01db      	lsls	r3, r3, #7
 8004318:	18d3      	adds	r3, r2, r3
 800431a:	b2c9      	uxtb	r1, r1
 800431c:	4a13      	ldr	r2, [pc, #76]	; (800436c <ssd1306_DrawPixel+0xc0>)
 800431e:	54d1      	strb	r1, [r2, r3]
 8004320:	e021      	b.n	8004366 <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004322:	1dfb      	adds	r3, r7, #7
 8004324:	781a      	ldrb	r2, [r3, #0]
 8004326:	1dbb      	adds	r3, r7, #6
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	08db      	lsrs	r3, r3, #3
 800432c:	b2d8      	uxtb	r0, r3
 800432e:	0003      	movs	r3, r0
 8004330:	01db      	lsls	r3, r3, #7
 8004332:	18d3      	adds	r3, r2, r3
 8004334:	4a0d      	ldr	r2, [pc, #52]	; (800436c <ssd1306_DrawPixel+0xc0>)
 8004336:	5cd3      	ldrb	r3, [r2, r3]
 8004338:	b25b      	sxtb	r3, r3
 800433a:	1dba      	adds	r2, r7, #6
 800433c:	7812      	ldrb	r2, [r2, #0]
 800433e:	2107      	movs	r1, #7
 8004340:	400a      	ands	r2, r1
 8004342:	2101      	movs	r1, #1
 8004344:	4091      	lsls	r1, r2
 8004346:	000a      	movs	r2, r1
 8004348:	b252      	sxtb	r2, r2
 800434a:	43d2      	mvns	r2, r2
 800434c:	b252      	sxtb	r2, r2
 800434e:	4013      	ands	r3, r2
 8004350:	b259      	sxtb	r1, r3
 8004352:	1dfb      	adds	r3, r7, #7
 8004354:	781a      	ldrb	r2, [r3, #0]
 8004356:	0003      	movs	r3, r0
 8004358:	01db      	lsls	r3, r3, #7
 800435a:	18d3      	adds	r3, r2, r3
 800435c:	b2c9      	uxtb	r1, r1
 800435e:	4a03      	ldr	r2, [pc, #12]	; (800436c <ssd1306_DrawPixel+0xc0>)
 8004360:	54d1      	strb	r1, [r2, r3]
 8004362:	e000      	b.n	8004366 <ssd1306_DrawPixel+0xba>
        return;
 8004364:	46c0      	nop			; (mov r8, r8)
    }
}
 8004366:	46bd      	mov	sp, r7
 8004368:	b003      	add	sp, #12
 800436a:	bd90      	pop	{r4, r7, pc}
 800436c:	200003a0 	.word	0x200003a0

08004370 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8004370:	b590      	push	{r4, r7, lr}
 8004372:	b089      	sub	sp, #36	; 0x24
 8004374:	af00      	add	r7, sp, #0
 8004376:	0004      	movs	r4, r0
 8004378:	1d38      	adds	r0, r7, #4
 800437a:	6001      	str	r1, [r0, #0]
 800437c:	6042      	str	r2, [r0, #4]
 800437e:	0019      	movs	r1, r3
 8004380:	200f      	movs	r0, #15
 8004382:	183b      	adds	r3, r7, r0
 8004384:	1c22      	adds	r2, r4, #0
 8004386:	701a      	strb	r2, [r3, #0]
 8004388:	230e      	movs	r3, #14
 800438a:	18fb      	adds	r3, r7, r3
 800438c:	1c0a      	adds	r2, r1, #0
 800438e:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004390:	183b      	adds	r3, r7, r0
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	2b1f      	cmp	r3, #31
 8004396:	d903      	bls.n	80043a0 <ssd1306_WriteChar+0x30>
 8004398:	183b      	adds	r3, r7, r0
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b7e      	cmp	r3, #126	; 0x7e
 800439e:	d901      	bls.n	80043a4 <ssd1306_WriteChar+0x34>
        return 0;
 80043a0:	2300      	movs	r3, #0
 80043a2:	e078      	b.n	8004496 <ssd1306_WriteChar+0x126>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80043a4:	4b3e      	ldr	r3, [pc, #248]	; (80044a0 <ssd1306_WriteChar+0x130>)
 80043a6:	881b      	ldrh	r3, [r3, #0]
 80043a8:	001a      	movs	r2, r3
 80043aa:	1d3b      	adds	r3, r7, #4
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	18d3      	adds	r3, r2, r3
 80043b0:	2b80      	cmp	r3, #128	; 0x80
 80043b2:	dc07      	bgt.n	80043c4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80043b4:	4b3a      	ldr	r3, [pc, #232]	; (80044a0 <ssd1306_WriteChar+0x130>)
 80043b6:	885b      	ldrh	r3, [r3, #2]
 80043b8:	001a      	movs	r2, r3
 80043ba:	1d3b      	adds	r3, r7, #4
 80043bc:	785b      	ldrb	r3, [r3, #1]
 80043be:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80043c0:	2b40      	cmp	r3, #64	; 0x40
 80043c2:	dd01      	ble.n	80043c8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80043c4:	2300      	movs	r3, #0
 80043c6:	e066      	b.n	8004496 <ssd1306_WriteChar+0x126>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80043c8:	2300      	movs	r3, #0
 80043ca:	61fb      	str	r3, [r7, #28]
 80043cc:	e051      	b.n	8004472 <ssd1306_WriteChar+0x102>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80043ce:	1d3b      	adds	r3, r7, #4
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	230f      	movs	r3, #15
 80043d4:	18fb      	adds	r3, r7, r3
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	3b20      	subs	r3, #32
 80043da:	1d39      	adds	r1, r7, #4
 80043dc:	7849      	ldrb	r1, [r1, #1]
 80043de:	434b      	muls	r3, r1
 80043e0:	0019      	movs	r1, r3
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	18cb      	adds	r3, r1, r3
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	18d3      	adds	r3, r2, r3
 80043ea:	881b      	ldrh	r3, [r3, #0]
 80043ec:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80043ee:	2300      	movs	r3, #0
 80043f0:	61bb      	str	r3, [r7, #24]
 80043f2:	e035      	b.n	8004460 <ssd1306_WriteChar+0xf0>
            if((b << j) & 0x8000)  {
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	409a      	lsls	r2, r3
 80043fa:	2380      	movs	r3, #128	; 0x80
 80043fc:	021b      	lsls	r3, r3, #8
 80043fe:	4013      	ands	r3, r2
 8004400:	d014      	beq.n	800442c <ssd1306_WriteChar+0xbc>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004402:	4b27      	ldr	r3, [pc, #156]	; (80044a0 <ssd1306_WriteChar+0x130>)
 8004404:	881b      	ldrh	r3, [r3, #0]
 8004406:	b2da      	uxtb	r2, r3
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	18d3      	adds	r3, r2, r3
 800440e:	b2d8      	uxtb	r0, r3
 8004410:	4b23      	ldr	r3, [pc, #140]	; (80044a0 <ssd1306_WriteChar+0x130>)
 8004412:	885b      	ldrh	r3, [r3, #2]
 8004414:	b2da      	uxtb	r2, r3
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	b2db      	uxtb	r3, r3
 800441a:	18d3      	adds	r3, r2, r3
 800441c:	b2d9      	uxtb	r1, r3
 800441e:	230e      	movs	r3, #14
 8004420:	18fb      	adds	r3, r7, r3
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	001a      	movs	r2, r3
 8004426:	f7ff ff41 	bl	80042ac <ssd1306_DrawPixel>
 800442a:	e016      	b.n	800445a <ssd1306_WriteChar+0xea>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800442c:	4b1c      	ldr	r3, [pc, #112]	; (80044a0 <ssd1306_WriteChar+0x130>)
 800442e:	881b      	ldrh	r3, [r3, #0]
 8004430:	b2da      	uxtb	r2, r3
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	b2db      	uxtb	r3, r3
 8004436:	18d3      	adds	r3, r2, r3
 8004438:	b2d8      	uxtb	r0, r3
 800443a:	4b19      	ldr	r3, [pc, #100]	; (80044a0 <ssd1306_WriteChar+0x130>)
 800443c:	885b      	ldrh	r3, [r3, #2]
 800443e:	b2da      	uxtb	r2, r3
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	b2db      	uxtb	r3, r3
 8004444:	18d3      	adds	r3, r2, r3
 8004446:	b2d9      	uxtb	r1, r3
 8004448:	230e      	movs	r3, #14
 800444a:	18fb      	adds	r3, r7, r3
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	425a      	negs	r2, r3
 8004450:	4153      	adcs	r3, r2
 8004452:	b2db      	uxtb	r3, r3
 8004454:	001a      	movs	r2, r3
 8004456:	f7ff ff29 	bl	80042ac <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	3301      	adds	r3, #1
 800445e:	61bb      	str	r3, [r7, #24]
 8004460:	1d3b      	adds	r3, r7, #4
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	001a      	movs	r2, r3
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	4293      	cmp	r3, r2
 800446a:	d3c3      	bcc.n	80043f4 <ssd1306_WriteChar+0x84>
    for(i = 0; i < Font.FontHeight; i++) {
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	3301      	adds	r3, #1
 8004470:	61fb      	str	r3, [r7, #28]
 8004472:	1d3b      	adds	r3, r7, #4
 8004474:	785b      	ldrb	r3, [r3, #1]
 8004476:	001a      	movs	r2, r3
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	4293      	cmp	r3, r2
 800447c:	d3a7      	bcc.n	80043ce <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800447e:	4b08      	ldr	r3, [pc, #32]	; (80044a0 <ssd1306_WriteChar+0x130>)
 8004480:	881a      	ldrh	r2, [r3, #0]
 8004482:	1d3b      	adds	r3, r7, #4
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	b29b      	uxth	r3, r3
 8004488:	18d3      	adds	r3, r2, r3
 800448a:	b29a      	uxth	r2, r3
 800448c:	4b04      	ldr	r3, [pc, #16]	; (80044a0 <ssd1306_WriteChar+0x130>)
 800448e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8004490:	230f      	movs	r3, #15
 8004492:	18fb      	adds	r3, r7, r3
 8004494:	781b      	ldrb	r3, [r3, #0]
}
 8004496:	0018      	movs	r0, r3
 8004498:	46bd      	mov	sp, r7
 800449a:	b009      	add	sp, #36	; 0x24
 800449c:	bd90      	pop	{r4, r7, pc}
 800449e:	46c0      	nop			; (mov r8, r8)
 80044a0:	200007a0 	.word	0x200007a0

080044a4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	1d38      	adds	r0, r7, #4
 80044ae:	6001      	str	r1, [r0, #0]
 80044b0:	6042      	str	r2, [r0, #4]
 80044b2:	001a      	movs	r2, r3
 80044b4:	1cfb      	adds	r3, r7, #3
 80044b6:	701a      	strb	r2, [r3, #0]
    while (*str) {
 80044b8:	e014      	b.n	80044e4 <ssd1306_WriteString+0x40>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	7818      	ldrb	r0, [r3, #0]
 80044be:	1cfb      	adds	r3, r7, #3
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	1d3a      	adds	r2, r7, #4
 80044c4:	6811      	ldr	r1, [r2, #0]
 80044c6:	6852      	ldr	r2, [r2, #4]
 80044c8:	f7ff ff52 	bl	8004370 <ssd1306_WriteChar>
 80044cc:	0003      	movs	r3, r0
 80044ce:	001a      	movs	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d002      	beq.n	80044de <ssd1306_WriteString+0x3a>
            // Char could not be written
            return *str;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	e008      	b.n	80044f0 <ssd1306_WriteString+0x4c>
        }
        str++;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	3301      	adds	r3, #1
 80044e2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e6      	bne.n	80044ba <ssd1306_WriteString+0x16>
    }
    
    // Everything ok
    return *str;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	781b      	ldrb	r3, [r3, #0]
}
 80044f0:	0018      	movs	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	b004      	add	sp, #16
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	0002      	movs	r2, r0
 8004500:	1dfb      	adds	r3, r7, #7
 8004502:	701a      	strb	r2, [r3, #0]
 8004504:	1dbb      	adds	r3, r7, #6
 8004506:	1c0a      	adds	r2, r1, #0
 8004508:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
 800450a:	1dfb      	adds	r3, r7, #7
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	b29a      	uxth	r2, r3
 8004510:	4b05      	ldr	r3, [pc, #20]	; (8004528 <ssd1306_SetCursor+0x30>)
 8004512:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8004514:	1dbb      	adds	r3, r7, #6
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	b29a      	uxth	r2, r3
 800451a:	4b03      	ldr	r3, [pc, #12]	; (8004528 <ssd1306_SetCursor+0x30>)
 800451c:	805a      	strh	r2, [r3, #2]
}
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	46bd      	mov	sp, r7
 8004522:	b002      	add	sp, #8
 8004524:	bd80      	pop	{r7, pc}
 8004526:	46c0      	nop			; (mov r8, r8)
 8004528:	200007a0 	.word	0x200007a0

0800452c <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800452c:	b5b0      	push	{r4, r5, r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	0005      	movs	r5, r0
 8004534:	000c      	movs	r4, r1
 8004536:	0010      	movs	r0, r2
 8004538:	0019      	movs	r1, r3
 800453a:	1dfb      	adds	r3, r7, #7
 800453c:	1c2a      	adds	r2, r5, #0
 800453e:	701a      	strb	r2, [r3, #0]
 8004540:	1dbb      	adds	r3, r7, #6
 8004542:	1c22      	adds	r2, r4, #0
 8004544:	701a      	strb	r2, [r3, #0]
 8004546:	1d7b      	adds	r3, r7, #5
 8004548:	1c02      	adds	r2, r0, #0
 800454a:	701a      	strb	r2, [r3, #0]
 800454c:	1d3b      	adds	r3, r7, #4
 800454e:	1c0a      	adds	r2, r1, #0
 8004550:	701a      	strb	r2, [r3, #0]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8004552:	230d      	movs	r3, #13
 8004554:	18fa      	adds	r2, r7, r3
 8004556:	1dfb      	adds	r3, r7, #7
 8004558:	1d79      	adds	r1, r7, #5
 800455a:	780c      	ldrb	r4, [r1, #0]
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	b2d8      	uxtb	r0, r3
 8004560:	b2e1      	uxtb	r1, r4
 8004562:	4288      	cmp	r0, r1
 8004564:	d900      	bls.n	8004568 <ssd1306_FillRectangle+0x3c>
 8004566:	1c23      	adds	r3, r4, #0
 8004568:	7013      	strb	r3, [r2, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 800456a:	230c      	movs	r3, #12
 800456c:	18fa      	adds	r2, r7, r3
 800456e:	1d7b      	adds	r3, r7, #5
 8004570:	1df9      	adds	r1, r7, #7
 8004572:	780c      	ldrb	r4, [r1, #0]
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	b2d8      	uxtb	r0, r3
 8004578:	b2e1      	uxtb	r1, r4
 800457a:	4288      	cmp	r0, r1
 800457c:	d200      	bcs.n	8004580 <ssd1306_FillRectangle+0x54>
 800457e:	1c23      	adds	r3, r4, #0
 8004580:	7013      	strb	r3, [r2, #0]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8004582:	230b      	movs	r3, #11
 8004584:	18fa      	adds	r2, r7, r3
 8004586:	1dbb      	adds	r3, r7, #6
 8004588:	1d39      	adds	r1, r7, #4
 800458a:	780c      	ldrb	r4, [r1, #0]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	b2d8      	uxtb	r0, r3
 8004590:	b2e1      	uxtb	r1, r4
 8004592:	4288      	cmp	r0, r1
 8004594:	d900      	bls.n	8004598 <ssd1306_FillRectangle+0x6c>
 8004596:	1c23      	adds	r3, r4, #0
 8004598:	7013      	strb	r3, [r2, #0]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 800459a:	230a      	movs	r3, #10
 800459c:	18fa      	adds	r2, r7, r3
 800459e:	1d3b      	adds	r3, r7, #4
 80045a0:	1db9      	adds	r1, r7, #6
 80045a2:	780c      	ldrb	r4, [r1, #0]
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	b2d8      	uxtb	r0, r3
 80045a8:	b2e1      	uxtb	r1, r4
 80045aa:	4288      	cmp	r0, r1
 80045ac:	d200      	bcs.n	80045b0 <ssd1306_FillRectangle+0x84>
 80045ae:	1c23      	adds	r3, r4, #0
 80045b0:	7013      	strb	r3, [r2, #0]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 80045b2:	230f      	movs	r3, #15
 80045b4:	18fb      	adds	r3, r7, r3
 80045b6:	220b      	movs	r2, #11
 80045b8:	18ba      	adds	r2, r7, r2
 80045ba:	7812      	ldrb	r2, [r2, #0]
 80045bc:	701a      	strb	r2, [r3, #0]
 80045be:	e02b      	b.n	8004618 <ssd1306_FillRectangle+0xec>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80045c0:	230e      	movs	r3, #14
 80045c2:	18fb      	adds	r3, r7, r3
 80045c4:	220d      	movs	r2, #13
 80045c6:	18ba      	adds	r2, r7, r2
 80045c8:	7812      	ldrb	r2, [r2, #0]
 80045ca:	701a      	strb	r2, [r3, #0]
 80045cc:	e011      	b.n	80045f2 <ssd1306_FillRectangle+0xc6>
            ssd1306_DrawPixel(x, y, color);
 80045ce:	2320      	movs	r3, #32
 80045d0:	18fb      	adds	r3, r7, r3
 80045d2:	781a      	ldrb	r2, [r3, #0]
 80045d4:	230f      	movs	r3, #15
 80045d6:	18fb      	adds	r3, r7, r3
 80045d8:	7819      	ldrb	r1, [r3, #0]
 80045da:	240e      	movs	r4, #14
 80045dc:	193b      	adds	r3, r7, r4
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	0018      	movs	r0, r3
 80045e2:	f7ff fe63 	bl	80042ac <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 80045e6:	0021      	movs	r1, r4
 80045e8:	187b      	adds	r3, r7, r1
 80045ea:	781a      	ldrb	r2, [r3, #0]
 80045ec:	187b      	adds	r3, r7, r1
 80045ee:	3201      	adds	r2, #1
 80045f0:	701a      	strb	r2, [r3, #0]
 80045f2:	210e      	movs	r1, #14
 80045f4:	187a      	adds	r2, r7, r1
 80045f6:	230c      	movs	r3, #12
 80045f8:	18fb      	adds	r3, r7, r3
 80045fa:	7812      	ldrb	r2, [r2, #0]
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d804      	bhi.n	800460c <ssd1306_FillRectangle+0xe0>
 8004602:	187b      	adds	r3, r7, r1
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	b25b      	sxtb	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	dae0      	bge.n	80045ce <ssd1306_FillRectangle+0xa2>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800460c:	210f      	movs	r1, #15
 800460e:	187b      	adds	r3, r7, r1
 8004610:	781a      	ldrb	r2, [r3, #0]
 8004612:	187b      	adds	r3, r7, r1
 8004614:	3201      	adds	r2, #1
 8004616:	701a      	strb	r2, [r3, #0]
 8004618:	210f      	movs	r1, #15
 800461a:	187a      	adds	r2, r7, r1
 800461c:	230a      	movs	r3, #10
 800461e:	18fb      	adds	r3, r7, r3
 8004620:	7812      	ldrb	r2, [r2, #0]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	429a      	cmp	r2, r3
 8004626:	d804      	bhi.n	8004632 <ssd1306_FillRectangle+0x106>
 8004628:	187b      	adds	r3, r7, r1
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	2b3f      	cmp	r3, #63	; 0x3f
 800462e:	d9c7      	bls.n	80045c0 <ssd1306_FillRectangle+0x94>
        }
    }
    return;
 8004630:	46c0      	nop			; (mov r8, r8)
 8004632:	46c0      	nop			; (mov r8, r8)
}
 8004634:	46bd      	mov	sp, r7
 8004636:	b004      	add	sp, #16
 8004638:	bdb0      	pop	{r4, r5, r7, pc}

0800463a <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800463a:	b590      	push	{r4, r7, lr}
 800463c:	b085      	sub	sp, #20
 800463e:	af00      	add	r7, sp, #0
 8004640:	0004      	movs	r4, r0
 8004642:	0008      	movs	r0, r1
 8004644:	603a      	str	r2, [r7, #0]
 8004646:	0019      	movs	r1, r3
 8004648:	1dfb      	adds	r3, r7, #7
 800464a:	1c22      	adds	r2, r4, #0
 800464c:	701a      	strb	r2, [r3, #0]
 800464e:	1dbb      	adds	r3, r7, #6
 8004650:	1c02      	adds	r2, r0, #0
 8004652:	701a      	strb	r2, [r3, #0]
 8004654:	1d7b      	adds	r3, r7, #5
 8004656:	1c0a      	adds	r2, r1, #0
 8004658:	701a      	strb	r2, [r3, #0]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800465a:	1d7b      	adds	r3, r7, #5
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	3307      	adds	r3, #7
 8004660:	2b00      	cmp	r3, #0
 8004662:	da00      	bge.n	8004666 <ssd1306_DrawBitmap+0x2c>
 8004664:	3307      	adds	r3, #7
 8004666:	10db      	asrs	r3, r3, #3
 8004668:	001a      	movs	r2, r3
 800466a:	230a      	movs	r3, #10
 800466c:	18fb      	adds	r3, r7, r3
 800466e:	801a      	strh	r2, [r3, #0]
    uint8_t byte = 0;
 8004670:	230f      	movs	r3, #15
 8004672:	18fb      	adds	r3, r7, r3
 8004674:	2200      	movs	r2, #0
 8004676:	701a      	strb	r2, [r3, #0]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004678:	1dfb      	adds	r3, r7, #7
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	b25b      	sxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	db65      	blt.n	800474e <ssd1306_DrawBitmap+0x114>
 8004682:	1dbb      	adds	r3, r7, #6
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	2b3f      	cmp	r3, #63	; 0x3f
 8004688:	d861      	bhi.n	800474e <ssd1306_DrawBitmap+0x114>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800468a:	230e      	movs	r3, #14
 800468c:	18fb      	adds	r3, r7, r3
 800468e:	2200      	movs	r2, #0
 8004690:	701a      	strb	r2, [r3, #0]
 8004692:	e053      	b.n	800473c <ssd1306_DrawBitmap+0x102>
        for (uint8_t i = 0; i < w; i++) {
 8004694:	230d      	movs	r3, #13
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	2200      	movs	r2, #0
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	e03c      	b.n	8004718 <ssd1306_DrawBitmap+0xde>
            if (i & 7) {
 800469e:	230d      	movs	r3, #13
 80046a0:	18fb      	adds	r3, r7, r3
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2207      	movs	r2, #7
 80046a6:	4013      	ands	r3, r2
 80046a8:	d006      	beq.n	80046b8 <ssd1306_DrawBitmap+0x7e>
                byte <<= 1;
 80046aa:	230f      	movs	r3, #15
 80046ac:	18fa      	adds	r2, r7, r3
 80046ae:	18fb      	adds	r3, r7, r3
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	18db      	adds	r3, r3, r3
 80046b4:	7013      	strb	r3, [r2, #0]
 80046b6:	e014      	b.n	80046e2 <ssd1306_DrawBitmap+0xa8>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80046b8:	230e      	movs	r3, #14
 80046ba:	18fb      	adds	r3, r7, r3
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	220a      	movs	r2, #10
 80046c0:	18ba      	adds	r2, r7, r2
 80046c2:	2100      	movs	r1, #0
 80046c4:	5e52      	ldrsh	r2, [r2, r1]
 80046c6:	4353      	muls	r3, r2
 80046c8:	220d      	movs	r2, #13
 80046ca:	18ba      	adds	r2, r7, r2
 80046cc:	7812      	ldrb	r2, [r2, #0]
 80046ce:	08d2      	lsrs	r2, r2, #3
 80046d0:	b2d2      	uxtb	r2, r2
 80046d2:	189b      	adds	r3, r3, r2
 80046d4:	001a      	movs	r2, r3
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	189a      	adds	r2, r3, r2
 80046da:	230f      	movs	r3, #15
 80046dc:	18fb      	adds	r3, r7, r3
 80046de:	7812      	ldrb	r2, [r2, #0]
 80046e0:	701a      	strb	r2, [r3, #0]
            }

            if (byte & 0x80) {
 80046e2:	230f      	movs	r3, #15
 80046e4:	18fb      	adds	r3, r7, r3
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	b25b      	sxtb	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	da0e      	bge.n	800470c <ssd1306_DrawBitmap+0xd2>
                ssd1306_DrawPixel(x + i, y, color);
 80046ee:	1dfa      	adds	r2, r7, #7
 80046f0:	230d      	movs	r3, #13
 80046f2:	18fb      	adds	r3, r7, r3
 80046f4:	7812      	ldrb	r2, [r2, #0]
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	18d3      	adds	r3, r2, r3
 80046fa:	b2d8      	uxtb	r0, r3
 80046fc:	2324      	movs	r3, #36	; 0x24
 80046fe:	18fb      	adds	r3, r7, r3
 8004700:	781a      	ldrb	r2, [r3, #0]
 8004702:	1dbb      	adds	r3, r7, #6
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	0019      	movs	r1, r3
 8004708:	f7ff fdd0 	bl	80042ac <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800470c:	210d      	movs	r1, #13
 800470e:	187b      	adds	r3, r7, r1
 8004710:	781a      	ldrb	r2, [r3, #0]
 8004712:	187b      	adds	r3, r7, r1
 8004714:	3201      	adds	r2, #1
 8004716:	701a      	strb	r2, [r3, #0]
 8004718:	230d      	movs	r3, #13
 800471a:	18fa      	adds	r2, r7, r3
 800471c:	1d7b      	adds	r3, r7, #5
 800471e:	7812      	ldrb	r2, [r2, #0]
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	429a      	cmp	r2, r3
 8004724:	d3bb      	bcc.n	800469e <ssd1306_DrawBitmap+0x64>
    for (uint8_t j = 0; j < h; j++, y++) {
 8004726:	210e      	movs	r1, #14
 8004728:	187b      	adds	r3, r7, r1
 800472a:	781a      	ldrb	r2, [r3, #0]
 800472c:	187b      	adds	r3, r7, r1
 800472e:	3201      	adds	r2, #1
 8004730:	701a      	strb	r2, [r3, #0]
 8004732:	1dbb      	adds	r3, r7, #6
 8004734:	781a      	ldrb	r2, [r3, #0]
 8004736:	1dbb      	adds	r3, r7, #6
 8004738:	3201      	adds	r2, #1
 800473a:	701a      	strb	r2, [r3, #0]
 800473c:	230e      	movs	r3, #14
 800473e:	18fa      	adds	r2, r7, r3
 8004740:	2320      	movs	r3, #32
 8004742:	18fb      	adds	r3, r7, r3
 8004744:	7812      	ldrb	r2, [r2, #0]
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	429a      	cmp	r2, r3
 800474a:	d3a3      	bcc.n	8004694 <ssd1306_DrawBitmap+0x5a>
            }
        }
    }
    return;
 800474c:	e000      	b.n	8004750 <ssd1306_DrawBitmap+0x116>
        return;
 800474e:	46c0      	nop			; (mov r8, r8)
}
 8004750:	46bd      	mov	sp, r7
 8004752:	b005      	add	sp, #20
 8004754:	bd90      	pop	{r4, r7, pc}

08004756 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8004756:	b580      	push	{r7, lr}
 8004758:	b084      	sub	sp, #16
 800475a:	af00      	add	r7, sp, #0
 800475c:	0002      	movs	r2, r0
 800475e:	1dfb      	adds	r3, r7, #7
 8004760:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004762:	210f      	movs	r1, #15
 8004764:	187b      	adds	r3, r7, r1
 8004766:	2281      	movs	r2, #129	; 0x81
 8004768:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800476a:	187b      	adds	r3, r7, r1
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	0018      	movs	r0, r3
 8004770:	f7ff fcaa 	bl	80040c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004774:	1dfb      	adds	r3, r7, #7
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	0018      	movs	r0, r3
 800477a:	f7ff fca5 	bl	80040c8 <ssd1306_WriteCommand>
}
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	46bd      	mov	sp, r7
 8004782:	b004      	add	sp, #16
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	0002      	movs	r2, r0
 8004790:	1dfb      	adds	r3, r7, #7
 8004792:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 8004794:	1dfb      	adds	r3, r7, #7
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d007      	beq.n	80047ac <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 800479c:	230f      	movs	r3, #15
 800479e:	18fb      	adds	r3, r7, r3
 80047a0:	22af      	movs	r2, #175	; 0xaf
 80047a2:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 80047a4:	4b0a      	ldr	r3, [pc, #40]	; (80047d0 <ssd1306_SetDisplayOn+0x48>)
 80047a6:	2201      	movs	r2, #1
 80047a8:	715a      	strb	r2, [r3, #5]
 80047aa:	e006      	b.n	80047ba <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 80047ac:	230f      	movs	r3, #15
 80047ae:	18fb      	adds	r3, r7, r3
 80047b0:	22ae      	movs	r2, #174	; 0xae
 80047b2:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 80047b4:	4b06      	ldr	r3, [pc, #24]	; (80047d0 <ssd1306_SetDisplayOn+0x48>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80047ba:	230f      	movs	r3, #15
 80047bc:	18fb      	adds	r3, r7, r3
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	0018      	movs	r0, r3
 80047c2:	f7ff fc81 	bl	80040c8 <ssd1306_WriteCommand>
}
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	46bd      	mov	sp, r7
 80047ca:	b004      	add	sp, #16
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	200007a0 	.word	0x200007a0

080047d4 <ssd1306_DrawDashboard>:
    ssd1306_UpdateScreen();
    HAL_Delay(3000);

}
void ssd1306_DrawDashboard()
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af02      	add	r7, sp, #8
    ssd1306_Fill(White);
 80047da:	2001      	movs	r0, #1
 80047dc:	f7ff fd14 	bl	8004208 <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,dashboard,128,64,Black);
 80047e0:	4a09      	ldr	r2, [pc, #36]	; (8004808 <ssd1306_DrawDashboard+0x34>)
 80047e2:	2300      	movs	r3, #0
 80047e4:	9301      	str	r3, [sp, #4]
 80047e6:	2340      	movs	r3, #64	; 0x40
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	2380      	movs	r3, #128	; 0x80
 80047ec:	2100      	movs	r1, #0
 80047ee:	2000      	movs	r0, #0
 80047f0:	f7ff ff23 	bl	800463a <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 80047f4:	f7ff fd2c 	bl	8004250 <ssd1306_UpdateScreen>
    HAL_Delay(3000);
 80047f8:	4b04      	ldr	r3, [pc, #16]	; (800480c <ssd1306_DrawDashboard+0x38>)
 80047fa:	0018      	movs	r0, r3
 80047fc:	f000 fcba 	bl	8005174 <HAL_Delay>

}
 8004800:	46c0      	nop			; (mov r8, r8)
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	0800f7f4 	.word	0x0800f7f4
 800480c:	00000bb8 	.word	0x00000bb8

08004810 <ssd1306_DrawMenu>:
void ssd1306_DrawMenu(uint8_t index)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af02      	add	r7, sp, #8
 8004816:	0002      	movs	r2, r0
 8004818:	1dfb      	adds	r3, r7, #7
 800481a:	701a      	strb	r2, [r3, #0]
    ssd1306_Fill(White);
 800481c:	2001      	movs	r0, #1
 800481e:	f7ff fcf3 	bl	8004208 <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,menuAllArray[index],128,64,Black);
 8004822:	1dfb      	adds	r3, r7, #7
 8004824:	781a      	ldrb	r2, [r3, #0]
 8004826:	4b09      	ldr	r3, [pc, #36]	; (800484c <ssd1306_DrawMenu+0x3c>)
 8004828:	0092      	lsls	r2, r2, #2
 800482a:	58d2      	ldr	r2, [r2, r3]
 800482c:	2300      	movs	r3, #0
 800482e:	9301      	str	r3, [sp, #4]
 8004830:	2340      	movs	r3, #64	; 0x40
 8004832:	9300      	str	r3, [sp, #0]
 8004834:	2380      	movs	r3, #128	; 0x80
 8004836:	2100      	movs	r1, #0
 8004838:	2000      	movs	r0, #0
 800483a:	f7ff fefe 	bl	800463a <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 800483e:	f7ff fd07 	bl	8004250 <ssd1306_UpdateScreen>

}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	46bd      	mov	sp, r7
 8004846:	b002      	add	sp, #8
 8004848:	bd80      	pop	{r7, pc}
 800484a:	46c0      	nop			; (mov r8, r8)
 800484c:	20000094 	.word	0x20000094

08004850 <ssd1306_DrawTempIcon>:
void ssd1306_DrawTempIcon(uint8_t index)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af02      	add	r7, sp, #8
 8004856:	0002      	movs	r2, r0
 8004858:	1dfb      	adds	r3, r7, #7
 800485a:	701a      	strb	r2, [r3, #0]

    ssd1306_FillRectangle(41, 3, 56, 18, Black);
 800485c:	2300      	movs	r3, #0
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	2312      	movs	r3, #18
 8004862:	2238      	movs	r2, #56	; 0x38
 8004864:	2103      	movs	r1, #3
 8004866:	2029      	movs	r0, #41	; 0x29
 8004868:	f7ff fe60 	bl	800452c <ssd1306_FillRectangle>

    ssd1306_DrawBitmap(41,3,Temp_icon[index],16,16,White);
 800486c:	1dfb      	adds	r3, r7, #7
 800486e:	781a      	ldrb	r2, [r3, #0]
 8004870:	4b08      	ldr	r3, [pc, #32]	; (8004894 <ssd1306_DrawTempIcon+0x44>)
 8004872:	0092      	lsls	r2, r2, #2
 8004874:	58d2      	ldr	r2, [r2, r3]
 8004876:	2301      	movs	r3, #1
 8004878:	9301      	str	r3, [sp, #4]
 800487a:	2310      	movs	r3, #16
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	2310      	movs	r3, #16
 8004880:	2103      	movs	r1, #3
 8004882:	2029      	movs	r0, #41	; 0x29
 8004884:	f7ff fed9 	bl	800463a <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8004888:	f7ff fce2 	bl	8004250 <ssd1306_UpdateScreen>

}
 800488c:	46c0      	nop			; (mov r8, r8)
 800488e:	46bd      	mov	sp, r7
 8004890:	b002      	add	sp, #8
 8004892:	bd80      	pop	{r7, pc}
 8004894:	2000007c 	.word	0x2000007c

08004898 <ssd1306_DrawLedStatus>:

void ssd1306_DrawLedStatus(uint8_t index){
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af02      	add	r7, sp, #8
 800489e:	0002      	movs	r2, r0
 80048a0:	1dfb      	adds	r3, r7, #7
 80048a2:	701a      	strb	r2, [r3, #0]
	ssd1306_Fill(White);
 80048a4:	2001      	movs	r0, #1
 80048a6:	f7ff fcaf 	bl	8004208 <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,ledAll[index],128,64,Black);
 80048aa:	1dfb      	adds	r3, r7, #7
 80048ac:	781a      	ldrb	r2, [r3, #0]
 80048ae:	4b09      	ldr	r3, [pc, #36]	; (80048d4 <ssd1306_DrawLedStatus+0x3c>)
 80048b0:	0092      	lsls	r2, r2, #2
 80048b2:	58d2      	ldr	r2, [r2, r3]
 80048b4:	2300      	movs	r3, #0
 80048b6:	9301      	str	r3, [sp, #4]
 80048b8:	2340      	movs	r3, #64	; 0x40
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	2380      	movs	r3, #128	; 0x80
 80048be:	2100      	movs	r1, #0
 80048c0:	2000      	movs	r0, #0
 80048c2:	f7ff feba 	bl	800463a <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80048c6:	f7ff fcc3 	bl	8004250 <ssd1306_UpdateScreen>
}
 80048ca:	46c0      	nop			; (mov r8, r8)
 80048cc:	46bd      	mov	sp, r7
 80048ce:	b002      	add	sp, #8
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	46c0      	nop			; (mov r8, r8)
 80048d4:	2000008c 	.word	0x2000008c

080048d8 <ssd1306_DrawVolumeStatus>:

void ssd1306_DrawVolumeStatus(char * vol){
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af02      	add	r7, sp, #8
 80048de:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(White);
 80048e0:	2001      	movs	r0, #1
 80048e2:	f7ff fc91 	bl	8004208 <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,volume,128,64,Black);
 80048e6:	4a0d      	ldr	r2, [pc, #52]	; (800491c <ssd1306_DrawVolumeStatus+0x44>)
 80048e8:	2300      	movs	r3, #0
 80048ea:	9301      	str	r3, [sp, #4]
 80048ec:	2340      	movs	r3, #64	; 0x40
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	2380      	movs	r3, #128	; 0x80
 80048f2:	2100      	movs	r1, #0
 80048f4:	2000      	movs	r0, #0
 80048f6:	f7ff fea0 	bl	800463a <ssd1306_DrawBitmap>
	ssd1306_SetCursor(85, 20);
 80048fa:	2114      	movs	r1, #20
 80048fc:	2055      	movs	r0, #85	; 0x55
 80048fe:	f7ff fdfb 	bl	80044f8 <ssd1306_SetCursor>
	ssd1306_WriteString(vol, Font_7x10, Black);
 8004902:	4a07      	ldr	r2, [pc, #28]	; (8004920 <ssd1306_DrawVolumeStatus+0x48>)
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	2300      	movs	r3, #0
 8004908:	6811      	ldr	r1, [r2, #0]
 800490a:	6852      	ldr	r2, [r2, #4]
 800490c:	f7ff fdca 	bl	80044a4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8004910:	f7ff fc9e 	bl	8004250 <ssd1306_UpdateScreen>
}
 8004914:	46c0      	nop			; (mov r8, r8)
 8004916:	46bd      	mov	sp, r7
 8004918:	b002      	add	sp, #8
 800491a:	bd80      	pop	{r7, pc}
 800491c:	0800f3f4 	.word	0x0800f3f4
 8004920:	20000074 	.word	0x20000074

08004924 <ssd1306_DrawIntervalStatus>:

void ssd1306_DrawIntervalStatus(char * vol){
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af02      	add	r7, sp, #8
 800492a:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(White);
 800492c:	2001      	movs	r0, #1
 800492e:	f7ff fc6b 	bl	8004208 <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,interval,128,64,Black);
 8004932:	4a0d      	ldr	r2, [pc, #52]	; (8004968 <ssd1306_DrawIntervalStatus+0x44>)
 8004934:	2300      	movs	r3, #0
 8004936:	9301      	str	r3, [sp, #4]
 8004938:	2340      	movs	r3, #64	; 0x40
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	2380      	movs	r3, #128	; 0x80
 800493e:	2100      	movs	r1, #0
 8004940:	2000      	movs	r0, #0
 8004942:	f7ff fe7a 	bl	800463a <ssd1306_DrawBitmap>
	ssd1306_SetCursor(85, 20);
 8004946:	2114      	movs	r1, #20
 8004948:	2055      	movs	r0, #85	; 0x55
 800494a:	f7ff fdd5 	bl	80044f8 <ssd1306_SetCursor>
	ssd1306_WriteString(vol, Font_7x10, Black);
 800494e:	4a07      	ldr	r2, [pc, #28]	; (800496c <ssd1306_DrawIntervalStatus+0x48>)
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	2300      	movs	r3, #0
 8004954:	6811      	ldr	r1, [r2, #0]
 8004956:	6852      	ldr	r2, [r2, #4]
 8004958:	f7ff fda4 	bl	80044a4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800495c:	f7ff fc78 	bl	8004250 <ssd1306_UpdateScreen>
}
 8004960:	46c0      	nop			; (mov r8, r8)
 8004962:	46bd      	mov	sp, r7
 8004964:	b002      	add	sp, #8
 8004966:	bd80      	pop	{r7, pc}
 8004968:	0800eff4 	.word	0x0800eff4
 800496c:	20000074 	.word	0x20000074

08004970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004976:	4b0f      	ldr	r3, [pc, #60]	; (80049b4 <HAL_MspInit+0x44>)
 8004978:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800497a:	4b0e      	ldr	r3, [pc, #56]	; (80049b4 <HAL_MspInit+0x44>)
 800497c:	2101      	movs	r1, #1
 800497e:	430a      	orrs	r2, r1
 8004980:	641a      	str	r2, [r3, #64]	; 0x40
 8004982:	4b0c      	ldr	r3, [pc, #48]	; (80049b4 <HAL_MspInit+0x44>)
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	2201      	movs	r2, #1
 8004988:	4013      	ands	r3, r2
 800498a:	607b      	str	r3, [r7, #4]
 800498c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800498e:	4b09      	ldr	r3, [pc, #36]	; (80049b4 <HAL_MspInit+0x44>)
 8004990:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004992:	4b08      	ldr	r3, [pc, #32]	; (80049b4 <HAL_MspInit+0x44>)
 8004994:	2180      	movs	r1, #128	; 0x80
 8004996:	0549      	lsls	r1, r1, #21
 8004998:	430a      	orrs	r2, r1
 800499a:	63da      	str	r2, [r3, #60]	; 0x3c
 800499c:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <HAL_MspInit+0x44>)
 800499e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049a0:	2380      	movs	r3, #128	; 0x80
 80049a2:	055b      	lsls	r3, r3, #21
 80049a4:	4013      	ands	r3, r2
 80049a6:	603b      	str	r3, [r7, #0]
 80049a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	46bd      	mov	sp, r7
 80049ae:	b002      	add	sp, #8
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	46c0      	nop			; (mov r8, r8)
 80049b4:	40021000 	.word	0x40021000

080049b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80049bc:	e7fe      	b.n	80049bc <NMI_Handler+0x4>

080049be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049c2:	e7fe      	b.n	80049c2 <HardFault_Handler+0x4>

080049c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80049c8:	46c0      	nop			; (mov r8, r8)
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049d2:	46c0      	nop			; (mov r8, r8)
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	i++;
 80049dc:	4b24      	ldr	r3, [pc, #144]	; (8004a70 <SysTick_Handler+0x98>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	4b23      	ldr	r3, [pc, #140]	; (8004a70 <SysTick_Handler+0x98>)
 80049e4:	601a      	str	r2, [r3, #0]
	  if (i==100)
 80049e6:	4b22      	ldr	r3, [pc, #136]	; (8004a70 <SysTick_Handler+0x98>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2b64      	cmp	r3, #100	; 0x64
 80049ec:	d13b      	bne.n	8004a66 <SysTick_Handler+0x8e>
	  {
		  Flow = (pulse) *2.25*60/1000*20;
 80049ee:	4b21      	ldr	r3, [pc, #132]	; (8004a74 <SysTick_Handler+0x9c>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	0018      	movs	r0, r3
 80049f4:	f7fe f9c0 	bl	8002d78 <__aeabi_i2d>
 80049f8:	2200      	movs	r2, #0
 80049fa:	4b1f      	ldr	r3, [pc, #124]	; (8004a78 <SysTick_Handler+0xa0>)
 80049fc:	f7fd fb24 	bl	8002048 <__aeabi_dmul>
 8004a00:	0002      	movs	r2, r0
 8004a02:	000b      	movs	r3, r1
 8004a04:	0010      	movs	r0, r2
 8004a06:	0019      	movs	r1, r3
 8004a08:	2200      	movs	r2, #0
 8004a0a:	4b1c      	ldr	r3, [pc, #112]	; (8004a7c <SysTick_Handler+0xa4>)
 8004a0c:	f7fd fb1c 	bl	8002048 <__aeabi_dmul>
 8004a10:	0002      	movs	r2, r0
 8004a12:	000b      	movs	r3, r1
 8004a14:	0010      	movs	r0, r2
 8004a16:	0019      	movs	r1, r3
 8004a18:	2200      	movs	r2, #0
 8004a1a:	4b19      	ldr	r3, [pc, #100]	; (8004a80 <SysTick_Handler+0xa8>)
 8004a1c:	f7fc ff1a 	bl	8001854 <__aeabi_ddiv>
 8004a20:	0002      	movs	r2, r0
 8004a22:	000b      	movs	r3, r1
 8004a24:	0010      	movs	r0, r2
 8004a26:	0019      	movs	r1, r3
 8004a28:	2200      	movs	r2, #0
 8004a2a:	4b16      	ldr	r3, [pc, #88]	; (8004a84 <SysTick_Handler+0xac>)
 8004a2c:	f7fd fb0c 	bl	8002048 <__aeabi_dmul>
 8004a30:	0002      	movs	r2, r0
 8004a32:	000b      	movs	r3, r1
 8004a34:	0010      	movs	r0, r2
 8004a36:	0019      	movs	r1, r3
 8004a38:	f7fe fa3c 	bl	8002eb4 <__aeabi_d2f>
 8004a3c:	1c02      	adds	r2, r0, #0
 8004a3e:	4b12      	ldr	r3, [pc, #72]	; (8004a88 <SysTick_Handler+0xb0>)
 8004a40:	601a      	str	r2, [r3, #0]
		  /*if (Flow > 0.136){
			  water+=Flow;
		  }*/
		  water+=Flow;
 8004a42:	4b12      	ldr	r3, [pc, #72]	; (8004a8c <SysTick_Handler+0xb4>)
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	4b10      	ldr	r3, [pc, #64]	; (8004a88 <SysTick_Handler+0xb0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	1c19      	adds	r1, r3, #0
 8004a4c:	1c10      	adds	r0, r2, #0
 8004a4e:	f7fb fe4f 	bl	80006f0 <__aeabi_fadd>
 8004a52:	1c03      	adds	r3, r0, #0
 8004a54:	1c1a      	adds	r2, r3, #0
 8004a56:	4b0d      	ldr	r3, [pc, #52]	; (8004a8c <SysTick_Handler+0xb4>)
 8004a58:	601a      	str	r2, [r3, #0]

		  i = 0;
 8004a5a:	4b05      	ldr	r3, [pc, #20]	; (8004a70 <SysTick_Handler+0x98>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]
		  pulse = 0;
 8004a60:	4b04      	ldr	r3, [pc, #16]	; (8004a74 <SysTick_Handler+0x9c>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	601a      	str	r2, [r3, #0]
	  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a66:	f000 fb69 	bl	800513c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a6a:	46c0      	nop			; (mov r8, r8)
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	200007ac 	.word	0x200007ac
 8004a74:	200007a8 	.word	0x200007a8
 8004a78:	40020000 	.word	0x40020000
 8004a7c:	404e0000 	.word	0x404e0000
 8004a80:	408f4000 	.word	0x408f4000
 8004a84:	40340000 	.word	0x40340000
 8004a88:	20000350 	.word	0x20000350
 8004a8c:	20000354 	.word	0x20000354

08004a90 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004a94:	4b03      	ldr	r3, [pc, #12]	; (8004aa4 <RTC_TAMP_IRQHandler+0x14>)
 8004a96:	0018      	movs	r0, r3
 8004a98:	f003 fb24 	bl	80080e4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8004a9c:	46c0      	nop			; (mov r8, r8)
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	46c0      	nop			; (mov r8, r8)
 8004aa4:	20000374 	.word	0x20000374

08004aa8 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)){
 8004aac:	23a0      	movs	r3, #160	; 0xa0
 8004aae:	05db      	lsls	r3, r3, #23
 8004ab0:	2140      	movs	r1, #64	; 0x40
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	f001 fbee 	bl	8006294 <HAL_GPIO_ReadPin>
 8004ab8:	1e03      	subs	r3, r0, #0
 8004aba:	d004      	beq.n	8004ac6 <EXTI4_15_IRQHandler+0x1e>
		  pulse++;
 8004abc:	4b07      	ldr	r3, [pc, #28]	; (8004adc <EXTI4_15_IRQHandler+0x34>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	4b06      	ldr	r3, [pc, #24]	; (8004adc <EXTI4_15_IRQHandler+0x34>)
 8004ac4:	601a      	str	r2, [r3, #0]
	  }
  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FLOW_Pin);
 8004ac6:	2040      	movs	r0, #64	; 0x40
 8004ac8:	f001 fc1e 	bl	8006308 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8004acc:	2380      	movs	r3, #128	; 0x80
 8004ace:	011b      	lsls	r3, r3, #4
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	f001 fc19 	bl	8006308 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004ad6:	46c0      	nop			; (mov r8, r8)
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	200007a8 	.word	0x200007a8

08004ae0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0
  return 1;
 8004ae4:	2301      	movs	r3, #1
}
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <_kill>:

int _kill(int pid, int sig)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004af6:	f006 f8ef 	bl	800acd8 <__errno>
 8004afa:	0003      	movs	r3, r0
 8004afc:	2216      	movs	r2, #22
 8004afe:	601a      	str	r2, [r3, #0]
  return -1;
 8004b00:	2301      	movs	r3, #1
 8004b02:	425b      	negs	r3, r3
}
 8004b04:	0018      	movs	r0, r3
 8004b06:	46bd      	mov	sp, r7
 8004b08:	b002      	add	sp, #8
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <_exit>:

void _exit (int status)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004b14:	2301      	movs	r3, #1
 8004b16:	425a      	negs	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	0011      	movs	r1, r2
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	f7ff ffe5 	bl	8004aec <_kill>
  while (1) {}    /* Make sure we hang here */
 8004b22:	e7fe      	b.n	8004b22 <_exit+0x16>

08004b24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
 8004b34:	e00a      	b.n	8004b4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004b36:	e000      	b.n	8004b3a <_read+0x16>
 8004b38:	bf00      	nop
 8004b3a:	0001      	movs	r1, r0
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	60ba      	str	r2, [r7, #8]
 8004b42:	b2ca      	uxtb	r2, r1
 8004b44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	dbf0      	blt.n	8004b36 <_read+0x12>
  }

  return len;
 8004b54:	687b      	ldr	r3, [r7, #4]
}
 8004b56:	0018      	movs	r0, r3
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	b006      	add	sp, #24
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b086      	sub	sp, #24
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	60f8      	str	r0, [r7, #12]
 8004b66:	60b9      	str	r1, [r7, #8]
 8004b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]
 8004b6e:	e009      	b.n	8004b84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	1c5a      	adds	r2, r3, #1
 8004b74:	60ba      	str	r2, [r7, #8]
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	0018      	movs	r0, r3
 8004b7a:	e000      	b.n	8004b7e <_write+0x20>
 8004b7c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	3301      	adds	r3, #1
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	dbf1      	blt.n	8004b70 <_write+0x12>
  }
  return len;
 8004b8c:	687b      	ldr	r3, [r7, #4]
}
 8004b8e:	0018      	movs	r0, r3
 8004b90:	46bd      	mov	sp, r7
 8004b92:	b006      	add	sp, #24
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <_close>:

int _close(int file)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b082      	sub	sp, #8
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	425b      	negs	r3, r3
}
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	b002      	add	sp, #8
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b082      	sub	sp, #8
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
 8004bb2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	2280      	movs	r2, #128	; 0x80
 8004bb8:	0192      	lsls	r2, r2, #6
 8004bba:	605a      	str	r2, [r3, #4]
  return 0;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	b002      	add	sp, #8
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <_isatty>:

int _isatty(int file)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b082      	sub	sp, #8
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004bce:	2301      	movs	r3, #1
}
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	b002      	add	sp, #8
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	0018      	movs	r0, r3
 8004be8:	46bd      	mov	sp, r7
 8004bea:	b004      	add	sp, #16
 8004bec:	bd80      	pop	{r7, pc}
	...

08004bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004bf8:	4a14      	ldr	r2, [pc, #80]	; (8004c4c <_sbrk+0x5c>)
 8004bfa:	4b15      	ldr	r3, [pc, #84]	; (8004c50 <_sbrk+0x60>)
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c04:	4b13      	ldr	r3, [pc, #76]	; (8004c54 <_sbrk+0x64>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d102      	bne.n	8004c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c0c:	4b11      	ldr	r3, [pc, #68]	; (8004c54 <_sbrk+0x64>)
 8004c0e:	4a12      	ldr	r2, [pc, #72]	; (8004c58 <_sbrk+0x68>)
 8004c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c12:	4b10      	ldr	r3, [pc, #64]	; (8004c54 <_sbrk+0x64>)
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	18d3      	adds	r3, r2, r3
 8004c1a:	693a      	ldr	r2, [r7, #16]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d207      	bcs.n	8004c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c20:	f006 f85a 	bl	800acd8 <__errno>
 8004c24:	0003      	movs	r3, r0
 8004c26:	220c      	movs	r2, #12
 8004c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	425b      	negs	r3, r3
 8004c2e:	e009      	b.n	8004c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c30:	4b08      	ldr	r3, [pc, #32]	; (8004c54 <_sbrk+0x64>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c36:	4b07      	ldr	r3, [pc, #28]	; (8004c54 <_sbrk+0x64>)
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	18d2      	adds	r2, r2, r3
 8004c3e:	4b05      	ldr	r3, [pc, #20]	; (8004c54 <_sbrk+0x64>)
 8004c40:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004c42:	68fb      	ldr	r3, [r7, #12]
}
 8004c44:	0018      	movs	r0, r3
 8004c46:	46bd      	mov	sp, r7
 8004c48:	b006      	add	sp, #24
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	20009000 	.word	0x20009000
 8004c50:	00000400 	.word	0x00000400
 8004c54:	200007b0 	.word	0x200007b0
 8004c58:	20000a30 	.word	0x20000a30

08004c5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c60:	46c0      	nop			; (mov r8, r8)
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
	...

08004c68 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b08e      	sub	sp, #56	; 0x38
 8004c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c6e:	2328      	movs	r3, #40	; 0x28
 8004c70:	18fb      	adds	r3, r7, r3
 8004c72:	0018      	movs	r0, r3
 8004c74:	2310      	movs	r3, #16
 8004c76:	001a      	movs	r2, r3
 8004c78:	2100      	movs	r1, #0
 8004c7a:	f005 ffd2 	bl	800ac22 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c7e:	231c      	movs	r3, #28
 8004c80:	18fb      	adds	r3, r7, r3
 8004c82:	0018      	movs	r0, r3
 8004c84:	230c      	movs	r3, #12
 8004c86:	001a      	movs	r2, r3
 8004c88:	2100      	movs	r1, #0
 8004c8a:	f005 ffca 	bl	800ac22 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c8e:	003b      	movs	r3, r7
 8004c90:	0018      	movs	r0, r3
 8004c92:	231c      	movs	r3, #28
 8004c94:	001a      	movs	r2, r3
 8004c96:	2100      	movs	r1, #0
 8004c98:	f005 ffc3 	bl	800ac22 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004c9c:	4b30      	ldr	r3, [pc, #192]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004c9e:	2280      	movs	r2, #128	; 0x80
 8004ca0:	05d2      	lsls	r2, r2, #23
 8004ca2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3200-1;
 8004ca4:	4b2e      	ldr	r3, [pc, #184]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004ca6:	4a2f      	ldr	r2, [pc, #188]	; (8004d64 <MX_TIM2_Init+0xfc>)
 8004ca8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004caa:	4b2d      	ldr	r3, [pc, #180]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8004cb0:	4b2b      	ldr	r3, [pc, #172]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cb6:	4b2a      	ldr	r3, [pc, #168]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cbc:	4b28      	ldr	r3, [pc, #160]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004cc2:	4b27      	ldr	r3, [pc, #156]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f003 fb29 	bl	800831c <HAL_TIM_Base_Init>
 8004cca:	1e03      	subs	r3, r0, #0
 8004ccc:	d001      	beq.n	8004cd2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004cce:	f7ff f905 	bl	8003edc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004cd2:	2128      	movs	r1, #40	; 0x28
 8004cd4:	187b      	adds	r3, r7, r1
 8004cd6:	2280      	movs	r2, #128	; 0x80
 8004cd8:	0152      	lsls	r2, r2, #5
 8004cda:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004cdc:	187a      	adds	r2, r7, r1
 8004cde:	4b20      	ldr	r3, [pc, #128]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004ce0:	0011      	movs	r1, r2
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	f003 fe9c 	bl	8008a20 <HAL_TIM_ConfigClockSource>
 8004ce8:	1e03      	subs	r3, r0, #0
 8004cea:	d001      	beq.n	8004cf0 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8004cec:	f7ff f8f6 	bl	8003edc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004cf0:	4b1b      	ldr	r3, [pc, #108]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	f003 fbbe 	bl	8008474 <HAL_TIM_PWM_Init>
 8004cf8:	1e03      	subs	r3, r0, #0
 8004cfa:	d001      	beq.n	8004d00 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8004cfc:	f7ff f8ee 	bl	8003edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d00:	211c      	movs	r1, #28
 8004d02:	187b      	adds	r3, r7, r1
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d08:	187b      	adds	r3, r7, r1
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004d0e:	187a      	adds	r2, r7, r1
 8004d10:	4b13      	ldr	r3, [pc, #76]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004d12:	0011      	movs	r1, r2
 8004d14:	0018      	movs	r0, r3
 8004d16:	f004 fb5d 	bl	80093d4 <HAL_TIMEx_MasterConfigSynchronization>
 8004d1a:	1e03      	subs	r3, r0, #0
 8004d1c:	d001      	beq.n	8004d22 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8004d1e:	f7ff f8dd 	bl	8003edc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d22:	003b      	movs	r3, r7
 8004d24:	2260      	movs	r2, #96	; 0x60
 8004d26:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004d28:	003b      	movs	r3, r7
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d2e:	003b      	movs	r3, r7
 8004d30:	2200      	movs	r2, #0
 8004d32:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d34:	003b      	movs	r3, r7
 8004d36:	2200      	movs	r2, #0
 8004d38:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004d3a:	0039      	movs	r1, r7
 8004d3c:	4b08      	ldr	r3, [pc, #32]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004d3e:	2200      	movs	r2, #0
 8004d40:	0018      	movs	r0, r3
 8004d42:	f003 fd6d 	bl	8008820 <HAL_TIM_PWM_ConfigChannel>
 8004d46:	1e03      	subs	r3, r0, #0
 8004d48:	d001      	beq.n	8004d4e <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8004d4a:	f7ff f8c7 	bl	8003edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004d4e:	4b04      	ldr	r3, [pc, #16]	; (8004d60 <MX_TIM2_Init+0xf8>)
 8004d50:	0018      	movs	r0, r3
 8004d52:	f000 f875 	bl	8004e40 <HAL_TIM_MspPostInit>

}
 8004d56:	46c0      	nop			; (mov r8, r8)
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	b00e      	add	sp, #56	; 0x38
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	46c0      	nop			; (mov r8, r8)
 8004d60:	200007b4 	.word	0x200007b4
 8004d64:	00000c7f 	.word	0x00000c7f

08004d68 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d6e:	1d3b      	adds	r3, r7, #4
 8004d70:	0018      	movs	r0, r3
 8004d72:	230c      	movs	r3, #12
 8004d74:	001a      	movs	r2, r3
 8004d76:	2100      	movs	r1, #0
 8004d78:	f005 ff53 	bl	800ac22 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004d7c:	4b15      	ldr	r3, [pc, #84]	; (8004dd4 <MX_TIM6_Init+0x6c>)
 8004d7e:	4a16      	ldr	r2, [pc, #88]	; (8004dd8 <MX_TIM6_Init+0x70>)
 8004d80:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63;
 8004d82:	4b14      	ldr	r3, [pc, #80]	; (8004dd4 <MX_TIM6_Init+0x6c>)
 8004d84:	223f      	movs	r2, #63	; 0x3f
 8004d86:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d88:	4b12      	ldr	r3, [pc, #72]	; (8004dd4 <MX_TIM6_Init+0x6c>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8004d8e:	4b11      	ldr	r3, [pc, #68]	; (8004dd4 <MX_TIM6_Init+0x6c>)
 8004d90:	4a12      	ldr	r2, [pc, #72]	; (8004ddc <MX_TIM6_Init+0x74>)
 8004d92:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d94:	4b0f      	ldr	r3, [pc, #60]	; (8004dd4 <MX_TIM6_Init+0x6c>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004d9a:	4b0e      	ldr	r3, [pc, #56]	; (8004dd4 <MX_TIM6_Init+0x6c>)
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	f003 fabd 	bl	800831c <HAL_TIM_Base_Init>
 8004da2:	1e03      	subs	r3, r0, #0
 8004da4:	d001      	beq.n	8004daa <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8004da6:	f7ff f899 	bl	8003edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004daa:	1d3b      	adds	r3, r7, #4
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004db0:	1d3b      	adds	r3, r7, #4
 8004db2:	2200      	movs	r2, #0
 8004db4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004db6:	1d3a      	adds	r2, r7, #4
 8004db8:	4b06      	ldr	r3, [pc, #24]	; (8004dd4 <MX_TIM6_Init+0x6c>)
 8004dba:	0011      	movs	r1, r2
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	f004 fb09 	bl	80093d4 <HAL_TIMEx_MasterConfigSynchronization>
 8004dc2:	1e03      	subs	r3, r0, #0
 8004dc4:	d001      	beq.n	8004dca <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8004dc6:	f7ff f889 	bl	8003edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b004      	add	sp, #16
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	46c0      	nop			; (mov r8, r8)
 8004dd4:	20000800 	.word	0x20000800
 8004dd8:	40001000 	.word	0x40001000
 8004ddc:	0000ffff 	.word	0x0000ffff

08004de0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	2380      	movs	r3, #128	; 0x80
 8004dee:	05db      	lsls	r3, r3, #23
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d10c      	bne.n	8004e0e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004df4:	4b10      	ldr	r3, [pc, #64]	; (8004e38 <HAL_TIM_Base_MspInit+0x58>)
 8004df6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004df8:	4b0f      	ldr	r3, [pc, #60]	; (8004e38 <HAL_TIM_Base_MspInit+0x58>)
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	63da      	str	r2, [r3, #60]	; 0x3c
 8004e00:	4b0d      	ldr	r3, [pc, #52]	; (8004e38 <HAL_TIM_Base_MspInit+0x58>)
 8004e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e04:	2201      	movs	r2, #1
 8004e06:	4013      	ands	r3, r2
 8004e08:	60fb      	str	r3, [r7, #12]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8004e0c:	e010      	b.n	8004e30 <HAL_TIM_Base_MspInit+0x50>
  else if(tim_baseHandle->Instance==TIM6)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a0a      	ldr	r2, [pc, #40]	; (8004e3c <HAL_TIM_Base_MspInit+0x5c>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d10b      	bne.n	8004e30 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e18:	4b07      	ldr	r3, [pc, #28]	; (8004e38 <HAL_TIM_Base_MspInit+0x58>)
 8004e1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e1c:	4b06      	ldr	r3, [pc, #24]	; (8004e38 <HAL_TIM_Base_MspInit+0x58>)
 8004e1e:	2110      	movs	r1, #16
 8004e20:	430a      	orrs	r2, r1
 8004e22:	63da      	str	r2, [r3, #60]	; 0x3c
 8004e24:	4b04      	ldr	r3, [pc, #16]	; (8004e38 <HAL_TIM_Base_MspInit+0x58>)
 8004e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e28:	2210      	movs	r2, #16
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	60bb      	str	r3, [r7, #8]
 8004e2e:	68bb      	ldr	r3, [r7, #8]
}
 8004e30:	46c0      	nop			; (mov r8, r8)
 8004e32:	46bd      	mov	sp, r7
 8004e34:	b004      	add	sp, #16
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	40001000 	.word	0x40001000

08004e40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004e40:	b590      	push	{r4, r7, lr}
 8004e42:	b089      	sub	sp, #36	; 0x24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e48:	240c      	movs	r4, #12
 8004e4a:	193b      	adds	r3, r7, r4
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	2314      	movs	r3, #20
 8004e50:	001a      	movs	r2, r3
 8004e52:	2100      	movs	r1, #0
 8004e54:	f005 fee5 	bl	800ac22 <memset>
  if(timHandle->Instance==TIM2)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	2380      	movs	r3, #128	; 0x80
 8004e5e:	05db      	lsls	r3, r3, #23
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d122      	bne.n	8004eaa <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e64:	4b13      	ldr	r3, [pc, #76]	; (8004eb4 <HAL_TIM_MspPostInit+0x74>)
 8004e66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e68:	4b12      	ldr	r3, [pc, #72]	; (8004eb4 <HAL_TIM_MspPostInit+0x74>)
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	635a      	str	r2, [r3, #52]	; 0x34
 8004e70:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <HAL_TIM_MspPostInit+0x74>)
 8004e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e74:	2201      	movs	r2, #1
 8004e76:	4013      	ands	r3, r2
 8004e78:	60bb      	str	r3, [r7, #8]
 8004e7a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004e7c:	0021      	movs	r1, r4
 8004e7e:	187b      	adds	r3, r7, r1
 8004e80:	2220      	movs	r2, #32
 8004e82:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e84:	187b      	adds	r3, r7, r1
 8004e86:	2202      	movs	r2, #2
 8004e88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e8a:	187b      	adds	r3, r7, r1
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e90:	187b      	adds	r3, r7, r1
 8004e92:	2200      	movs	r2, #0
 8004e94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8004e96:	187b      	adds	r3, r7, r1
 8004e98:	2202      	movs	r2, #2
 8004e9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e9c:	187a      	adds	r2, r7, r1
 8004e9e:	23a0      	movs	r3, #160	; 0xa0
 8004ea0:	05db      	lsls	r3, r3, #23
 8004ea2:	0011      	movs	r1, r2
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	f001 f891 	bl	8005fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004eaa:	46c0      	nop			; (mov r8, r8)
 8004eac:	46bd      	mov	sp, r7
 8004eae:	b009      	add	sp, #36	; 0x24
 8004eb0:	bd90      	pop	{r4, r7, pc}
 8004eb2:	46c0      	nop			; (mov r8, r8)
 8004eb4:	40021000 	.word	0x40021000

08004eb8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004ebc:	4b23      	ldr	r3, [pc, #140]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ebe:	4a24      	ldr	r2, [pc, #144]	; (8004f50 <MX_USART2_UART_Init+0x98>)
 8004ec0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004ec2:	4b22      	ldr	r3, [pc, #136]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ec4:	22e1      	movs	r2, #225	; 0xe1
 8004ec6:	0252      	lsls	r2, r2, #9
 8004ec8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004eca:	4b20      	ldr	r3, [pc, #128]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004ed0:	4b1e      	ldr	r3, [pc, #120]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004ed6:	4b1d      	ldr	r3, [pc, #116]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ed8:	2200      	movs	r2, #0
 8004eda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004edc:	4b1b      	ldr	r3, [pc, #108]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ede:	220c      	movs	r2, #12
 8004ee0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ee2:	4b1a      	ldr	r3, [pc, #104]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ee8:	4b18      	ldr	r3, [pc, #96]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004eee:	4b17      	ldr	r3, [pc, #92]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004ef4:	4b15      	ldr	r3, [pc, #84]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004efa:	4b14      	ldr	r3, [pc, #80]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004f00:	4b12      	ldr	r3, [pc, #72]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004f02:	0018      	movs	r0, r3
 8004f04:	f004 fad4 	bl	80094b0 <HAL_UART_Init>
 8004f08:	1e03      	subs	r3, r0, #0
 8004f0a:	d001      	beq.n	8004f10 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004f0c:	f7fe ffe6 	bl	8003edc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004f10:	4b0e      	ldr	r3, [pc, #56]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004f12:	2100      	movs	r1, #0
 8004f14:	0018      	movs	r0, r3
 8004f16:	f004 ffe3 	bl	8009ee0 <HAL_UARTEx_SetTxFifoThreshold>
 8004f1a:	1e03      	subs	r3, r0, #0
 8004f1c:	d001      	beq.n	8004f22 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004f1e:	f7fe ffdd 	bl	8003edc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004f22:	4b0a      	ldr	r3, [pc, #40]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004f24:	2100      	movs	r1, #0
 8004f26:	0018      	movs	r0, r3
 8004f28:	f005 f81a 	bl	8009f60 <HAL_UARTEx_SetRxFifoThreshold>
 8004f2c:	1e03      	subs	r3, r0, #0
 8004f2e:	d001      	beq.n	8004f34 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004f30:	f7fe ffd4 	bl	8003edc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004f34:	4b05      	ldr	r3, [pc, #20]	; (8004f4c <MX_USART2_UART_Init+0x94>)
 8004f36:	0018      	movs	r0, r3
 8004f38:	f004 ff98 	bl	8009e6c <HAL_UARTEx_DisableFifoMode>
 8004f3c:	1e03      	subs	r3, r0, #0
 8004f3e:	d001      	beq.n	8004f44 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004f40:	f7fe ffcc 	bl	8003edc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004f44:	46c0      	nop			; (mov r8, r8)
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	46c0      	nop			; (mov r8, r8)
 8004f4c:	2000084c 	.word	0x2000084c
 8004f50:	40004400 	.word	0x40004400

08004f54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004f54:	b590      	push	{r4, r7, lr}
 8004f56:	b097      	sub	sp, #92	; 0x5c
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f5c:	2344      	movs	r3, #68	; 0x44
 8004f5e:	18fb      	adds	r3, r7, r3
 8004f60:	0018      	movs	r0, r3
 8004f62:	2314      	movs	r3, #20
 8004f64:	001a      	movs	r2, r3
 8004f66:	2100      	movs	r1, #0
 8004f68:	f005 fe5b 	bl	800ac22 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f6c:	2410      	movs	r4, #16
 8004f6e:	193b      	adds	r3, r7, r4
 8004f70:	0018      	movs	r0, r3
 8004f72:	2334      	movs	r3, #52	; 0x34
 8004f74:	001a      	movs	r2, r3
 8004f76:	2100      	movs	r1, #0
 8004f78:	f005 fe53 	bl	800ac22 <memset>
  if(uartHandle->Instance==USART2)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a22      	ldr	r2, [pc, #136]	; (800500c <HAL_UART_MspInit+0xb8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d13e      	bne.n	8005004 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004f86:	193b      	adds	r3, r7, r4
 8004f88:	2202      	movs	r2, #2
 8004f8a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004f8c:	193b      	adds	r3, r7, r4
 8004f8e:	2200      	movs	r2, #0
 8004f90:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f92:	193b      	adds	r3, r7, r4
 8004f94:	0018      	movs	r0, r3
 8004f96:	f002 fbd1 	bl	800773c <HAL_RCCEx_PeriphCLKConfig>
 8004f9a:	1e03      	subs	r3, r0, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004f9e:	f7fe ff9d 	bl	8003edc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004fa2:	4b1b      	ldr	r3, [pc, #108]	; (8005010 <HAL_UART_MspInit+0xbc>)
 8004fa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fa6:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <HAL_UART_MspInit+0xbc>)
 8004fa8:	2180      	movs	r1, #128	; 0x80
 8004faa:	0289      	lsls	r1, r1, #10
 8004fac:	430a      	orrs	r2, r1
 8004fae:	63da      	str	r2, [r3, #60]	; 0x3c
 8004fb0:	4b17      	ldr	r3, [pc, #92]	; (8005010 <HAL_UART_MspInit+0xbc>)
 8004fb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	029b      	lsls	r3, r3, #10
 8004fb8:	4013      	ands	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fbe:	4b14      	ldr	r3, [pc, #80]	; (8005010 <HAL_UART_MspInit+0xbc>)
 8004fc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fc2:	4b13      	ldr	r3, [pc, #76]	; (8005010 <HAL_UART_MspInit+0xbc>)
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	635a      	str	r2, [r3, #52]	; 0x34
 8004fca:	4b11      	ldr	r3, [pc, #68]	; (8005010 <HAL_UART_MspInit+0xbc>)
 8004fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fce:	2201      	movs	r2, #1
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	60bb      	str	r3, [r7, #8]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8004fd6:	2144      	movs	r1, #68	; 0x44
 8004fd8:	187b      	adds	r3, r7, r1
 8004fda:	220c      	movs	r2, #12
 8004fdc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fde:	187b      	adds	r3, r7, r1
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004fe4:	187b      	adds	r3, r7, r1
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fea:	187b      	adds	r3, r7, r1
 8004fec:	2200      	movs	r2, #0
 8004fee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004ff0:	187b      	adds	r3, r7, r1
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ff6:	187a      	adds	r2, r7, r1
 8004ff8:	23a0      	movs	r3, #160	; 0xa0
 8004ffa:	05db      	lsls	r3, r3, #23
 8004ffc:	0011      	movs	r1, r2
 8004ffe:	0018      	movs	r0, r3
 8005000:	f000 ffe4 	bl	8005fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005004:	46c0      	nop			; (mov r8, r8)
 8005006:	46bd      	mov	sp, r7
 8005008:	b017      	add	sp, #92	; 0x5c
 800500a:	bd90      	pop	{r4, r7, pc}
 800500c:	40004400 	.word	0x40004400
 8005010:	40021000 	.word	0x40021000

08005014 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005014:	480d      	ldr	r0, [pc, #52]	; (800504c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005016:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005018:	f7ff fe20 	bl	8004c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800501c:	480c      	ldr	r0, [pc, #48]	; (8005050 <LoopForever+0x6>)
  ldr r1, =_edata
 800501e:	490d      	ldr	r1, [pc, #52]	; (8005054 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005020:	4a0d      	ldr	r2, [pc, #52]	; (8005058 <LoopForever+0xe>)
  movs r3, #0
 8005022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005024:	e002      	b.n	800502c <LoopCopyDataInit>

08005026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800502a:	3304      	adds	r3, #4

0800502c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800502c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800502e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005030:	d3f9      	bcc.n	8005026 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005032:	4a0a      	ldr	r2, [pc, #40]	; (800505c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005034:	4c0a      	ldr	r4, [pc, #40]	; (8005060 <LoopForever+0x16>)
  movs r3, #0
 8005036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005038:	e001      	b.n	800503e <LoopFillZerobss>

0800503a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800503a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800503c:	3204      	adds	r2, #4

0800503e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800503e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005040:	d3fb      	bcc.n	800503a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005042:	f005 fe4f 	bl	800ace4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005046:	f7fe fd53 	bl	8003af0 <main>

0800504a <LoopForever>:

LoopForever:
  b LoopForever
 800504a:	e7fe      	b.n	800504a <LoopForever>
  ldr   r0, =_estack
 800504c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8005050:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005054:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8005058:	08010054 	.word	0x08010054
  ldr r2, =_sbss
 800505c:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8005060:	20000a30 	.word	0x20000a30

08005064 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005064:	e7fe      	b.n	8005064 <ADC1_COMP_IRQHandler>
	...

08005068 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800506e:	1dfb      	adds	r3, r7, #7
 8005070:	2200      	movs	r2, #0
 8005072:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005074:	4b0b      	ldr	r3, [pc, #44]	; (80050a4 <HAL_Init+0x3c>)
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	4b0a      	ldr	r3, [pc, #40]	; (80050a4 <HAL_Init+0x3c>)
 800507a:	2180      	movs	r1, #128	; 0x80
 800507c:	0049      	lsls	r1, r1, #1
 800507e:	430a      	orrs	r2, r1
 8005080:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005082:	2000      	movs	r0, #0
 8005084:	f000 f810 	bl	80050a8 <HAL_InitTick>
 8005088:	1e03      	subs	r3, r0, #0
 800508a:	d003      	beq.n	8005094 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800508c:	1dfb      	adds	r3, r7, #7
 800508e:	2201      	movs	r2, #1
 8005090:	701a      	strb	r2, [r3, #0]
 8005092:	e001      	b.n	8005098 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005094:	f7ff fc6c 	bl	8004970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005098:	1dfb      	adds	r3, r7, #7
 800509a:	781b      	ldrb	r3, [r3, #0]
}
 800509c:	0018      	movs	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	b002      	add	sp, #8
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40022000 	.word	0x40022000

080050a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050a8:	b590      	push	{r4, r7, lr}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80050b0:	230f      	movs	r3, #15
 80050b2:	18fb      	adds	r3, r7, r3
 80050b4:	2200      	movs	r2, #0
 80050b6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80050b8:	4b1d      	ldr	r3, [pc, #116]	; (8005130 <HAL_InitTick+0x88>)
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d02b      	beq.n	8005118 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80050c0:	4b1c      	ldr	r3, [pc, #112]	; (8005134 <HAL_InitTick+0x8c>)
 80050c2:	681c      	ldr	r4, [r3, #0]
 80050c4:	4b1a      	ldr	r3, [pc, #104]	; (8005130 <HAL_InitTick+0x88>)
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	0019      	movs	r1, r3
 80050ca:	23fa      	movs	r3, #250	; 0xfa
 80050cc:	0098      	lsls	r0, r3, #2
 80050ce:	f7fb f835 	bl	800013c <__udivsi3>
 80050d2:	0003      	movs	r3, r0
 80050d4:	0019      	movs	r1, r3
 80050d6:	0020      	movs	r0, r4
 80050d8:	f7fb f830 	bl	800013c <__udivsi3>
 80050dc:	0003      	movs	r3, r0
 80050de:	0018      	movs	r0, r3
 80050e0:	f000 ff67 	bl	8005fb2 <HAL_SYSTICK_Config>
 80050e4:	1e03      	subs	r3, r0, #0
 80050e6:	d112      	bne.n	800510e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b03      	cmp	r3, #3
 80050ec:	d80a      	bhi.n	8005104 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050ee:	6879      	ldr	r1, [r7, #4]
 80050f0:	2301      	movs	r3, #1
 80050f2:	425b      	negs	r3, r3
 80050f4:	2200      	movs	r2, #0
 80050f6:	0018      	movs	r0, r3
 80050f8:	f000 ff36 	bl	8005f68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80050fc:	4b0e      	ldr	r3, [pc, #56]	; (8005138 <HAL_InitTick+0x90>)
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e00d      	b.n	8005120 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005104:	230f      	movs	r3, #15
 8005106:	18fb      	adds	r3, r7, r3
 8005108:	2201      	movs	r2, #1
 800510a:	701a      	strb	r2, [r3, #0]
 800510c:	e008      	b.n	8005120 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800510e:	230f      	movs	r3, #15
 8005110:	18fb      	adds	r3, r7, r3
 8005112:	2201      	movs	r2, #1
 8005114:	701a      	strb	r2, [r3, #0]
 8005116:	e003      	b.n	8005120 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005118:	230f      	movs	r3, #15
 800511a:	18fb      	adds	r3, r7, r3
 800511c:	2201      	movs	r2, #1
 800511e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005120:	230f      	movs	r3, #15
 8005122:	18fb      	adds	r3, r7, r3
 8005124:	781b      	ldrb	r3, [r3, #0]
}
 8005126:	0018      	movs	r0, r3
 8005128:	46bd      	mov	sp, r7
 800512a:	b005      	add	sp, #20
 800512c:	bd90      	pop	{r4, r7, pc}
 800512e:	46c0      	nop			; (mov r8, r8)
 8005130:	200000ac 	.word	0x200000ac
 8005134:	200000a4 	.word	0x200000a4
 8005138:	200000a8 	.word	0x200000a8

0800513c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005140:	4b05      	ldr	r3, [pc, #20]	; (8005158 <HAL_IncTick+0x1c>)
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	001a      	movs	r2, r3
 8005146:	4b05      	ldr	r3, [pc, #20]	; (800515c <HAL_IncTick+0x20>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	18d2      	adds	r2, r2, r3
 800514c:	4b03      	ldr	r3, [pc, #12]	; (800515c <HAL_IncTick+0x20>)
 800514e:	601a      	str	r2, [r3, #0]
}
 8005150:	46c0      	nop			; (mov r8, r8)
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	46c0      	nop			; (mov r8, r8)
 8005158:	200000ac 	.word	0x200000ac
 800515c:	200008e0 	.word	0x200008e0

08005160 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  return uwTick;
 8005164:	4b02      	ldr	r3, [pc, #8]	; (8005170 <HAL_GetTick+0x10>)
 8005166:	681b      	ldr	r3, [r3, #0]
}
 8005168:	0018      	movs	r0, r3
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	46c0      	nop			; (mov r8, r8)
 8005170:	200008e0 	.word	0x200008e0

08005174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800517c:	f7ff fff0 	bl	8005160 <HAL_GetTick>
 8005180:	0003      	movs	r3, r0
 8005182:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	3301      	adds	r3, #1
 800518c:	d005      	beq.n	800519a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800518e:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <HAL_Delay+0x44>)
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	001a      	movs	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	189b      	adds	r3, r3, r2
 8005198:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	f7ff ffe0 	bl	8005160 <HAL_GetTick>
 80051a0:	0002      	movs	r2, r0
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d8f7      	bhi.n	800519c <HAL_Delay+0x28>
  {
  }
}
 80051ac:	46c0      	nop			; (mov r8, r8)
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	46bd      	mov	sp, r7
 80051b2:	b004      	add	sp, #16
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	46c0      	nop			; (mov r8, r8)
 80051b8:	200000ac 	.word	0x200000ac

080051bc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a05      	ldr	r2, [pc, #20]	; (80051e0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80051cc:	401a      	ands	r2, r3
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	431a      	orrs	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	601a      	str	r2, [r3, #0]
}
 80051d6:	46c0      	nop			; (mov r8, r8)
 80051d8:	46bd      	mov	sp, r7
 80051da:	b002      	add	sp, #8
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	46c0      	nop			; (mov r8, r8)
 80051e0:	fe3fffff 	.word	0xfe3fffff

080051e4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	23e0      	movs	r3, #224	; 0xe0
 80051f2:	045b      	lsls	r3, r3, #17
 80051f4:	4013      	ands	r3, r2
}
 80051f6:	0018      	movs	r0, r3
 80051f8:	46bd      	mov	sp, r7
 80051fa:	b002      	add	sp, #8
 80051fc:	bd80      	pop	{r7, pc}

080051fe <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b084      	sub	sp, #16
 8005202:	af00      	add	r7, sp, #0
 8005204:	60f8      	str	r0, [r7, #12]
 8005206:	60b9      	str	r1, [r7, #8]
 8005208:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	2104      	movs	r1, #4
 8005212:	400a      	ands	r2, r1
 8005214:	2107      	movs	r1, #7
 8005216:	4091      	lsls	r1, r2
 8005218:	000a      	movs	r2, r1
 800521a:	43d2      	mvns	r2, r2
 800521c:	401a      	ands	r2, r3
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2104      	movs	r1, #4
 8005222:	400b      	ands	r3, r1
 8005224:	6879      	ldr	r1, [r7, #4]
 8005226:	4099      	lsls	r1, r3
 8005228:	000b      	movs	r3, r1
 800522a:	431a      	orrs	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46bd      	mov	sp, r7
 8005234:	b004      	add	sp, #16
 8005236:	bd80      	pop	{r7, pc}

08005238 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	683a      	ldr	r2, [r7, #0]
 8005248:	2104      	movs	r1, #4
 800524a:	400a      	ands	r2, r1
 800524c:	2107      	movs	r1, #7
 800524e:	4091      	lsls	r1, r2
 8005250:	000a      	movs	r2, r1
 8005252:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	2104      	movs	r1, #4
 8005258:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800525a:	40da      	lsrs	r2, r3
 800525c:	0013      	movs	r3, r2
}
 800525e:	0018      	movs	r0, r3
 8005260:	46bd      	mov	sp, r7
 8005262:	b002      	add	sp, #8
 8005264:	bd80      	pop	{r7, pc}

08005266 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	b082      	sub	sp, #8
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	68da      	ldr	r2, [r3, #12]
 8005272:	23c0      	movs	r3, #192	; 0xc0
 8005274:	011b      	lsls	r3, r3, #4
 8005276:	4013      	ands	r3, r2
 8005278:	d101      	bne.n	800527e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800527a:	2301      	movs	r3, #1
 800527c:	e000      	b.n	8005280 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800527e:	2300      	movs	r3, #0
}
 8005280:	0018      	movs	r0, r3
 8005282:	46bd      	mov	sp, r7
 8005284:	b002      	add	sp, #8
 8005286:	bd80      	pop	{r7, pc}

08005288 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	211f      	movs	r1, #31
 800529c:	400a      	ands	r2, r1
 800529e:	210f      	movs	r1, #15
 80052a0:	4091      	lsls	r1, r2
 80052a2:	000a      	movs	r2, r1
 80052a4:	43d2      	mvns	r2, r2
 80052a6:	401a      	ands	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	0e9b      	lsrs	r3, r3, #26
 80052ac:	210f      	movs	r1, #15
 80052ae:	4019      	ands	r1, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	201f      	movs	r0, #31
 80052b4:	4003      	ands	r3, r0
 80052b6:	4099      	lsls	r1, r3
 80052b8:	000b      	movs	r3, r1
 80052ba:	431a      	orrs	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80052c0:	46c0      	nop			; (mov r8, r8)
 80052c2:	46bd      	mov	sp, r7
 80052c4:	b004      	add	sp, #16
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	035b      	lsls	r3, r3, #13
 80052da:	0b5b      	lsrs	r3, r3, #13
 80052dc:	431a      	orrs	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80052e2:	46c0      	nop			; (mov r8, r8)
 80052e4:	46bd      	mov	sp, r7
 80052e6:	b002      	add	sp, #8
 80052e8:	bd80      	pop	{r7, pc}

080052ea <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b082      	sub	sp, #8
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	683a      	ldr	r2, [r7, #0]
 80052fa:	0352      	lsls	r2, r2, #13
 80052fc:	0b52      	lsrs	r2, r2, #13
 80052fe:	43d2      	mvns	r2, r2
 8005300:	401a      	ands	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005306:	46c0      	nop			; (mov r8, r8)
 8005308:	46bd      	mov	sp, r7
 800530a:	b002      	add	sp, #8
 800530c:	bd80      	pop	{r7, pc}
	...

08005310 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	0212      	lsls	r2, r2, #8
 8005324:	43d2      	mvns	r2, r2
 8005326:	401a      	ands	r2, r3
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	400b      	ands	r3, r1
 8005330:	4904      	ldr	r1, [pc, #16]	; (8005344 <LL_ADC_SetChannelSamplingTime+0x34>)
 8005332:	400b      	ands	r3, r1
 8005334:	431a      	orrs	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800533a:	46c0      	nop			; (mov r8, r8)
 800533c:	46bd      	mov	sp, r7
 800533e:	b004      	add	sp, #16
 8005340:	bd80      	pop	{r7, pc}
 8005342:	46c0      	nop			; (mov r8, r8)
 8005344:	07ffff00 	.word	0x07ffff00

08005348 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	4a05      	ldr	r2, [pc, #20]	; (800536c <LL_ADC_EnableInternalRegulator+0x24>)
 8005356:	4013      	ands	r3, r2
 8005358:	2280      	movs	r2, #128	; 0x80
 800535a:	0552      	lsls	r2, r2, #21
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005362:	46c0      	nop			; (mov r8, r8)
 8005364:	46bd      	mov	sp, r7
 8005366:	b002      	add	sp, #8
 8005368:	bd80      	pop	{r7, pc}
 800536a:	46c0      	nop			; (mov r8, r8)
 800536c:	6fffffe8 	.word	0x6fffffe8

08005370 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689a      	ldr	r2, [r3, #8]
 800537c:	2380      	movs	r3, #128	; 0x80
 800537e:	055b      	lsls	r3, r3, #21
 8005380:	401a      	ands	r2, r3
 8005382:	2380      	movs	r3, #128	; 0x80
 8005384:	055b      	lsls	r3, r3, #21
 8005386:	429a      	cmp	r2, r3
 8005388:	d101      	bne.n	800538e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800538e:	2300      	movs	r3, #0
}
 8005390:	0018      	movs	r0, r3
 8005392:	46bd      	mov	sp, r7
 8005394:	b002      	add	sp, #8
 8005396:	bd80      	pop	{r7, pc}

08005398 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	4a04      	ldr	r2, [pc, #16]	; (80053b8 <LL_ADC_Enable+0x20>)
 80053a6:	4013      	ands	r3, r2
 80053a8:	2201      	movs	r2, #1
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80053b0:	46c0      	nop			; (mov r8, r8)
 80053b2:	46bd      	mov	sp, r7
 80053b4:	b002      	add	sp, #8
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	7fffffe8 	.word	0x7fffffe8

080053bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	2201      	movs	r2, #1
 80053ca:	4013      	ands	r3, r2
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d101      	bne.n	80053d4 <LL_ADC_IsEnabled+0x18>
 80053d0:	2301      	movs	r3, #1
 80053d2:	e000      	b.n	80053d6 <LL_ADC_IsEnabled+0x1a>
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	0018      	movs	r0, r3
 80053d8:	46bd      	mov	sp, r7
 80053da:	b002      	add	sp, #8
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	4a04      	ldr	r2, [pc, #16]	; (8005400 <LL_ADC_REG_StartConversion+0x20>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	2204      	movs	r2, #4
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80053f8:	46c0      	nop			; (mov r8, r8)
 80053fa:	46bd      	mov	sp, r7
 80053fc:	b002      	add	sp, #8
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	7fffffe8 	.word	0x7fffffe8

08005404 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	2204      	movs	r2, #4
 8005412:	4013      	ands	r3, r2
 8005414:	2b04      	cmp	r3, #4
 8005416:	d101      	bne.n	800541c <LL_ADC_REG_IsConversionOngoing+0x18>
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800541c:	2300      	movs	r3, #0
}
 800541e:	0018      	movs	r0, r3
 8005420:	46bd      	mov	sp, r7
 8005422:	b002      	add	sp, #8
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005430:	231f      	movs	r3, #31
 8005432:	18fb      	adds	r3, r7, r3
 8005434:	2200      	movs	r2, #0
 8005436:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8005438:	2300      	movs	r3, #0
 800543a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e17f      	b.n	800574e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005452:	2b00      	cmp	r3, #0
 8005454:	d10a      	bne.n	800546c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	0018      	movs	r0, r3
 800545a:	f7fd fe41 	bl	80030e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2254      	movs	r2, #84	; 0x54
 8005468:	2100      	movs	r1, #0
 800546a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	0018      	movs	r0, r3
 8005472:	f7ff ff7d 	bl	8005370 <LL_ADC_IsInternalRegulatorEnabled>
 8005476:	1e03      	subs	r3, r0, #0
 8005478:	d115      	bne.n	80054a6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	0018      	movs	r0, r3
 8005480:	f7ff ff62 	bl	8005348 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005484:	4bb4      	ldr	r3, [pc, #720]	; (8005758 <HAL_ADC_Init+0x330>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	49b4      	ldr	r1, [pc, #720]	; (800575c <HAL_ADC_Init+0x334>)
 800548a:	0018      	movs	r0, r3
 800548c:	f7fa fe56 	bl	800013c <__udivsi3>
 8005490:	0003      	movs	r3, r0
 8005492:	3301      	adds	r3, #1
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005498:	e002      	b.n	80054a0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3b01      	subs	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1f9      	bne.n	800549a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	0018      	movs	r0, r3
 80054ac:	f7ff ff60 	bl	8005370 <LL_ADC_IsInternalRegulatorEnabled>
 80054b0:	1e03      	subs	r3, r0, #0
 80054b2:	d10f      	bne.n	80054d4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b8:	2210      	movs	r2, #16
 80054ba:	431a      	orrs	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c4:	2201      	movs	r2, #1
 80054c6:	431a      	orrs	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80054cc:	231f      	movs	r3, #31
 80054ce:	18fb      	adds	r3, r7, r3
 80054d0:	2201      	movs	r2, #1
 80054d2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	0018      	movs	r0, r3
 80054da:	f7ff ff93 	bl	8005404 <LL_ADC_REG_IsConversionOngoing>
 80054de:	0003      	movs	r3, r0
 80054e0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e6:	2210      	movs	r2, #16
 80054e8:	4013      	ands	r3, r2
 80054ea:	d000      	beq.n	80054ee <HAL_ADC_Init+0xc6>
 80054ec:	e122      	b.n	8005734 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d000      	beq.n	80054f6 <HAL_ADC_Init+0xce>
 80054f4:	e11e      	b.n	8005734 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fa:	4a99      	ldr	r2, [pc, #612]	; (8005760 <HAL_ADC_Init+0x338>)
 80054fc:	4013      	ands	r3, r2
 80054fe:	2202      	movs	r2, #2
 8005500:	431a      	orrs	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	0018      	movs	r0, r3
 800550c:	f7ff ff56 	bl	80053bc <LL_ADC_IsEnabled>
 8005510:	1e03      	subs	r3, r0, #0
 8005512:	d000      	beq.n	8005516 <HAL_ADC_Init+0xee>
 8005514:	e0ad      	b.n	8005672 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	7e1b      	ldrb	r3, [r3, #24]
 800551e:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005520:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	7e5b      	ldrb	r3, [r3, #25]
 8005526:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005528:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	7e9b      	ldrb	r3, [r3, #26]
 800552e:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005530:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <HAL_ADC_Init+0x118>
 800553a:	2380      	movs	r3, #128	; 0x80
 800553c:	015b      	lsls	r3, r3, #5
 800553e:	e000      	b.n	8005542 <HAL_ADC_Init+0x11a>
 8005540:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005542:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005548:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	2b00      	cmp	r3, #0
 8005550:	da04      	bge.n	800555c <HAL_ADC_Init+0x134>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	085b      	lsrs	r3, r3, #1
 800555a:	e001      	b.n	8005560 <HAL_ADC_Init+0x138>
 800555c:	2380      	movs	r3, #128	; 0x80
 800555e:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8005560:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	212c      	movs	r1, #44	; 0x2c
 8005566:	5c5b      	ldrb	r3, [r3, r1]
 8005568:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800556a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	4313      	orrs	r3, r2
 8005570:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2220      	movs	r2, #32
 8005576:	5c9b      	ldrb	r3, [r3, r2]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d115      	bne.n	80055a8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	7e9b      	ldrb	r3, [r3, #26]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d105      	bne.n	8005590 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	2280      	movs	r2, #128	; 0x80
 8005588:	0252      	lsls	r2, r2, #9
 800558a:	4313      	orrs	r3, r2
 800558c:	61bb      	str	r3, [r7, #24]
 800558e:	e00b      	b.n	80055a8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005594:	2220      	movs	r2, #32
 8005596:	431a      	orrs	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a0:	2201      	movs	r2, #1
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00a      	beq.n	80055c6 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055b4:	23e0      	movs	r3, #224	; 0xe0
 80055b6:	005b      	lsls	r3, r3, #1
 80055b8:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80055be:	4313      	orrs	r3, r2
 80055c0:	69ba      	ldr	r2, [r7, #24]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	4a65      	ldr	r2, [pc, #404]	; (8005764 <HAL_ADC_Init+0x33c>)
 80055ce:	4013      	ands	r3, r2
 80055d0:	0019      	movs	r1, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	430a      	orrs	r2, r1
 80055da:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	0f9b      	lsrs	r3, r3, #30
 80055e2:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80055e8:	4313      	orrs	r3, r2
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	223c      	movs	r2, #60	; 0x3c
 80055f4:	5c9b      	ldrb	r3, [r3, r2]
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d111      	bne.n	800561e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	0f9b      	lsrs	r3, r3, #30
 8005600:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005606:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 800560c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8005612:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	2201      	movs	r2, #1
 800561a:	4313      	orrs	r3, r2
 800561c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	4a50      	ldr	r2, [pc, #320]	; (8005768 <HAL_ADC_Init+0x340>)
 8005626:	4013      	ands	r3, r2
 8005628:	0019      	movs	r1, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	430a      	orrs	r2, r1
 8005632:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	23c0      	movs	r3, #192	; 0xc0
 800563a:	061b      	lsls	r3, r3, #24
 800563c:	429a      	cmp	r2, r3
 800563e:	d018      	beq.n	8005672 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005644:	2380      	movs	r3, #128	; 0x80
 8005646:	05db      	lsls	r3, r3, #23
 8005648:	429a      	cmp	r2, r3
 800564a:	d012      	beq.n	8005672 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005650:	2380      	movs	r3, #128	; 0x80
 8005652:	061b      	lsls	r3, r3, #24
 8005654:	429a      	cmp	r2, r3
 8005656:	d00c      	beq.n	8005672 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8005658:	4b44      	ldr	r3, [pc, #272]	; (800576c <HAL_ADC_Init+0x344>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a44      	ldr	r2, [pc, #272]	; (8005770 <HAL_ADC_Init+0x348>)
 800565e:	4013      	ands	r3, r2
 8005660:	0019      	movs	r1, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	23f0      	movs	r3, #240	; 0xf0
 8005668:	039b      	lsls	r3, r3, #14
 800566a:	401a      	ands	r2, r3
 800566c:	4b3f      	ldr	r3, [pc, #252]	; (800576c <HAL_ADC_Init+0x344>)
 800566e:	430a      	orrs	r2, r1
 8005670:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6818      	ldr	r0, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800567a:	001a      	movs	r2, r3
 800567c:	2100      	movs	r1, #0
 800567e:	f7ff fdbe 	bl	80051fe <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6818      	ldr	r0, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568a:	493a      	ldr	r1, [pc, #232]	; (8005774 <HAL_ADC_Init+0x34c>)
 800568c:	001a      	movs	r2, r3
 800568e:	f7ff fdb6 	bl	80051fe <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d109      	bne.n	80056ae <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2110      	movs	r1, #16
 80056a6:	4249      	negs	r1, r1
 80056a8:	430a      	orrs	r2, r1
 80056aa:	629a      	str	r2, [r3, #40]	; 0x28
 80056ac:	e018      	b.n	80056e0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691a      	ldr	r2, [r3, #16]
 80056b2:	2380      	movs	r3, #128	; 0x80
 80056b4:	039b      	lsls	r3, r3, #14
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d112      	bne.n	80056e0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	69db      	ldr	r3, [r3, #28]
 80056c4:	3b01      	subs	r3, #1
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	221c      	movs	r2, #28
 80056ca:	4013      	ands	r3, r2
 80056cc:	2210      	movs	r2, #16
 80056ce:	4252      	negs	r2, r2
 80056d0:	409a      	lsls	r2, r3
 80056d2:	0011      	movs	r1, r2
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2100      	movs	r1, #0
 80056e6:	0018      	movs	r0, r3
 80056e8:	f7ff fda6 	bl	8005238 <LL_ADC_GetSamplingTimeCommonChannels>
 80056ec:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d10b      	bne.n	800570e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005700:	2203      	movs	r2, #3
 8005702:	4393      	bics	r3, r2
 8005704:	2201      	movs	r2, #1
 8005706:	431a      	orrs	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800570c:	e01c      	b.n	8005748 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005712:	2212      	movs	r2, #18
 8005714:	4393      	bics	r3, r2
 8005716:	2210      	movs	r2, #16
 8005718:	431a      	orrs	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005722:	2201      	movs	r2, #1
 8005724:	431a      	orrs	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800572a:	231f      	movs	r3, #31
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	2201      	movs	r2, #1
 8005730:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005732:	e009      	b.n	8005748 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005738:	2210      	movs	r2, #16
 800573a:	431a      	orrs	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005740:	231f      	movs	r3, #31
 8005742:	18fb      	adds	r3, r7, r3
 8005744:	2201      	movs	r2, #1
 8005746:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8005748:	231f      	movs	r3, #31
 800574a:	18fb      	adds	r3, r7, r3
 800574c:	781b      	ldrb	r3, [r3, #0]
}
 800574e:	0018      	movs	r0, r3
 8005750:	46bd      	mov	sp, r7
 8005752:	b008      	add	sp, #32
 8005754:	bd80      	pop	{r7, pc}
 8005756:	46c0      	nop			; (mov r8, r8)
 8005758:	200000a4 	.word	0x200000a4
 800575c:	00030d40 	.word	0x00030d40
 8005760:	fffffefd 	.word	0xfffffefd
 8005764:	fffe0201 	.word	0xfffe0201
 8005768:	1ffffc02 	.word	0x1ffffc02
 800576c:	40012708 	.word	0x40012708
 8005770:	ffc3ffff 	.word	0xffc3ffff
 8005774:	07ffff04 	.word	0x07ffff04

08005778 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005778:	b5b0      	push	{r4, r5, r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	0018      	movs	r0, r3
 8005786:	f7ff fe3d 	bl	8005404 <LL_ADC_REG_IsConversionOngoing>
 800578a:	1e03      	subs	r3, r0, #0
 800578c:	d135      	bne.n	80057fa <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2254      	movs	r2, #84	; 0x54
 8005792:	5c9b      	ldrb	r3, [r3, r2]
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_ADC_Start+0x24>
 8005798:	2302      	movs	r3, #2
 800579a:	e035      	b.n	8005808 <HAL_ADC_Start+0x90>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2254      	movs	r2, #84	; 0x54
 80057a0:	2101      	movs	r1, #1
 80057a2:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80057a4:	250f      	movs	r5, #15
 80057a6:	197c      	adds	r4, r7, r5
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	0018      	movs	r0, r3
 80057ac:	f000 faaa 	bl	8005d04 <ADC_Enable>
 80057b0:	0003      	movs	r3, r0
 80057b2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80057b4:	197b      	adds	r3, r7, r5
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d119      	bne.n	80057f0 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c0:	4a13      	ldr	r2, [pc, #76]	; (8005810 <HAL_ADC_Start+0x98>)
 80057c2:	4013      	ands	r3, r2
 80057c4:	2280      	movs	r2, #128	; 0x80
 80057c6:	0052      	lsls	r2, r2, #1
 80057c8:	431a      	orrs	r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	221c      	movs	r2, #28
 80057da:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2254      	movs	r2, #84	; 0x54
 80057e0:	2100      	movs	r1, #0
 80057e2:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	0018      	movs	r0, r3
 80057ea:	f7ff fdf9 	bl	80053e0 <LL_ADC_REG_StartConversion>
 80057ee:	e008      	b.n	8005802 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2254      	movs	r2, #84	; 0x54
 80057f4:	2100      	movs	r1, #0
 80057f6:	5499      	strb	r1, [r3, r2]
 80057f8:	e003      	b.n	8005802 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80057fa:	230f      	movs	r3, #15
 80057fc:	18fb      	adds	r3, r7, r3
 80057fe:	2202      	movs	r2, #2
 8005800:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8005802:	230f      	movs	r3, #15
 8005804:	18fb      	adds	r3, r7, r3
 8005806:	781b      	ldrb	r3, [r3, #0]
}
 8005808:	0018      	movs	r0, r3
 800580a:	46bd      	mov	sp, r7
 800580c:	b004      	add	sp, #16
 800580e:	bdb0      	pop	{r4, r5, r7, pc}
 8005810:	fffff0fe 	.word	0xfffff0fe

08005814 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	2b08      	cmp	r3, #8
 8005824:	d102      	bne.n	800582c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8005826:	2308      	movs	r3, #8
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	e00f      	b.n	800584c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	2201      	movs	r2, #1
 8005834:	4013      	ands	r3, r2
 8005836:	d007      	beq.n	8005848 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800583c:	2220      	movs	r2, #32
 800583e:	431a      	orrs	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e072      	b.n	800592e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8005848:	2304      	movs	r3, #4
 800584a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800584c:	f7ff fc88 	bl	8005160 <HAL_GetTick>
 8005850:	0003      	movs	r3, r0
 8005852:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8005854:	e01f      	b.n	8005896 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	3301      	adds	r3, #1
 800585a:	d01c      	beq.n	8005896 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800585c:	f7ff fc80 	bl	8005160 <HAL_GetTick>
 8005860:	0002      	movs	r2, r0
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	683a      	ldr	r2, [r7, #0]
 8005868:	429a      	cmp	r2, r3
 800586a:	d302      	bcc.n	8005872 <HAL_ADC_PollForConversion+0x5e>
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d111      	bne.n	8005896 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	4013      	ands	r3, r2
 800587c:	d10b      	bne.n	8005896 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005882:	2204      	movs	r2, #4
 8005884:	431a      	orrs	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2254      	movs	r2, #84	; 0x54
 800588e:	2100      	movs	r1, #0
 8005890:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e04b      	b.n	800592e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	4013      	ands	r3, r2
 80058a0:	d0d9      	beq.n	8005856 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a6:	2280      	movs	r2, #128	; 0x80
 80058a8:	0092      	lsls	r2, r2, #2
 80058aa:	431a      	orrs	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	0018      	movs	r0, r3
 80058b6:	f7ff fcd6 	bl	8005266 <LL_ADC_REG_IsTriggerSourceSWStart>
 80058ba:	1e03      	subs	r3, r0, #0
 80058bc:	d02e      	beq.n	800591c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	7e9b      	ldrb	r3, [r3, #26]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d12a      	bne.n	800591c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2208      	movs	r2, #8
 80058ce:	4013      	ands	r3, r2
 80058d0:	2b08      	cmp	r3, #8
 80058d2:	d123      	bne.n	800591c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	0018      	movs	r0, r3
 80058da:	f7ff fd93 	bl	8005404 <LL_ADC_REG_IsConversionOngoing>
 80058de:	1e03      	subs	r3, r0, #0
 80058e0:	d110      	bne.n	8005904 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	210c      	movs	r1, #12
 80058ee:	438a      	bics	r2, r1
 80058f0:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f6:	4a10      	ldr	r2, [pc, #64]	; (8005938 <HAL_ADC_PollForConversion+0x124>)
 80058f8:	4013      	ands	r3, r2
 80058fa:	2201      	movs	r2, #1
 80058fc:	431a      	orrs	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	659a      	str	r2, [r3, #88]	; 0x58
 8005902:	e00b      	b.n	800591c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005908:	2220      	movs	r2, #32
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005914:	2201      	movs	r2, #1
 8005916:	431a      	orrs	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	7e1b      	ldrb	r3, [r3, #24]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d103      	bne.n	800592c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	220c      	movs	r2, #12
 800592a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	0018      	movs	r0, r3
 8005930:	46bd      	mov	sp, r7
 8005932:	b004      	add	sp, #16
 8005934:	bd80      	pop	{r7, pc}
 8005936:	46c0      	nop			; (mov r8, r8)
 8005938:	fffffefe 	.word	0xfffffefe

0800593c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800594a:	0018      	movs	r0, r3
 800594c:	46bd      	mov	sp, r7
 800594e:	b002      	add	sp, #8
 8005950:	bd80      	pop	{r7, pc}
	...

08005954 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b086      	sub	sp, #24
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800595e:	2317      	movs	r3, #23
 8005960:	18fb      	adds	r3, r7, r3
 8005962:	2200      	movs	r2, #0
 8005964:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005966:	2300      	movs	r3, #0
 8005968:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2254      	movs	r2, #84	; 0x54
 800596e:	5c9b      	ldrb	r3, [r3, r2]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d101      	bne.n	8005978 <HAL_ADC_ConfigChannel+0x24>
 8005974:	2302      	movs	r3, #2
 8005976:	e1c0      	b.n	8005cfa <HAL_ADC_ConfigChannel+0x3a6>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2254      	movs	r2, #84	; 0x54
 800597c:	2101      	movs	r1, #1
 800597e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	0018      	movs	r0, r3
 8005986:	f7ff fd3d 	bl	8005404 <LL_ADC_REG_IsConversionOngoing>
 800598a:	1e03      	subs	r3, r0, #0
 800598c:	d000      	beq.n	8005990 <HAL_ADC_ConfigChannel+0x3c>
 800598e:	e1a3      	b.n	8005cd8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	2b02      	cmp	r3, #2
 8005996:	d100      	bne.n	800599a <HAL_ADC_ConfigChannel+0x46>
 8005998:	e143      	b.n	8005c22 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691a      	ldr	r2, [r3, #16]
 800599e:	2380      	movs	r3, #128	; 0x80
 80059a0:	061b      	lsls	r3, r3, #24
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d004      	beq.n	80059b0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80059aa:	4ac1      	ldr	r2, [pc, #772]	; (8005cb0 <HAL_ADC_ConfigChannel+0x35c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d108      	bne.n	80059c2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	0019      	movs	r1, r3
 80059ba:	0010      	movs	r0, r2
 80059bc:	f7ff fc84 	bl	80052c8 <LL_ADC_REG_SetSequencerChAdd>
 80059c0:	e0c9      	b.n	8005b56 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	211f      	movs	r1, #31
 80059cc:	400b      	ands	r3, r1
 80059ce:	210f      	movs	r1, #15
 80059d0:	4099      	lsls	r1, r3
 80059d2:	000b      	movs	r3, r1
 80059d4:	43db      	mvns	r3, r3
 80059d6:	4013      	ands	r3, r2
 80059d8:	0019      	movs	r1, r3
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	035b      	lsls	r3, r3, #13
 80059e0:	0b5b      	lsrs	r3, r3, #13
 80059e2:	d105      	bne.n	80059f0 <HAL_ADC_ConfigChannel+0x9c>
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	0e9b      	lsrs	r3, r3, #26
 80059ea:	221f      	movs	r2, #31
 80059ec:	4013      	ands	r3, r2
 80059ee:	e098      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2201      	movs	r2, #1
 80059f6:	4013      	ands	r3, r2
 80059f8:	d000      	beq.n	80059fc <HAL_ADC_ConfigChannel+0xa8>
 80059fa:	e091      	b.n	8005b20 <HAL_ADC_ConfigChannel+0x1cc>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2202      	movs	r2, #2
 8005a02:	4013      	ands	r3, r2
 8005a04:	d000      	beq.n	8005a08 <HAL_ADC_ConfigChannel+0xb4>
 8005a06:	e089      	b.n	8005b1c <HAL_ADC_ConfigChannel+0x1c8>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2204      	movs	r2, #4
 8005a0e:	4013      	ands	r3, r2
 8005a10:	d000      	beq.n	8005a14 <HAL_ADC_ConfigChannel+0xc0>
 8005a12:	e081      	b.n	8005b18 <HAL_ADC_ConfigChannel+0x1c4>
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2208      	movs	r2, #8
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	d000      	beq.n	8005a20 <HAL_ADC_ConfigChannel+0xcc>
 8005a1e:	e079      	b.n	8005b14 <HAL_ADC_ConfigChannel+0x1c0>
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2210      	movs	r2, #16
 8005a26:	4013      	ands	r3, r2
 8005a28:	d000      	beq.n	8005a2c <HAL_ADC_ConfigChannel+0xd8>
 8005a2a:	e071      	b.n	8005b10 <HAL_ADC_ConfigChannel+0x1bc>
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2220      	movs	r2, #32
 8005a32:	4013      	ands	r3, r2
 8005a34:	d000      	beq.n	8005a38 <HAL_ADC_ConfigChannel+0xe4>
 8005a36:	e069      	b.n	8005b0c <HAL_ADC_ConfigChannel+0x1b8>
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2240      	movs	r2, #64	; 0x40
 8005a3e:	4013      	ands	r3, r2
 8005a40:	d000      	beq.n	8005a44 <HAL_ADC_ConfigChannel+0xf0>
 8005a42:	e061      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x1b4>
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2280      	movs	r2, #128	; 0x80
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	d000      	beq.n	8005a50 <HAL_ADC_ConfigChannel+0xfc>
 8005a4e:	e059      	b.n	8005b04 <HAL_ADC_ConfigChannel+0x1b0>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	2380      	movs	r3, #128	; 0x80
 8005a56:	005b      	lsls	r3, r3, #1
 8005a58:	4013      	ands	r3, r2
 8005a5a:	d151      	bne.n	8005b00 <HAL_ADC_ConfigChannel+0x1ac>
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	2380      	movs	r3, #128	; 0x80
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4013      	ands	r3, r2
 8005a66:	d149      	bne.n	8005afc <HAL_ADC_ConfigChannel+0x1a8>
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	2380      	movs	r3, #128	; 0x80
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	4013      	ands	r3, r2
 8005a72:	d141      	bne.n	8005af8 <HAL_ADC_ConfigChannel+0x1a4>
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	2380      	movs	r3, #128	; 0x80
 8005a7a:	011b      	lsls	r3, r3, #4
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	d139      	bne.n	8005af4 <HAL_ADC_ConfigChannel+0x1a0>
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	2380      	movs	r3, #128	; 0x80
 8005a86:	015b      	lsls	r3, r3, #5
 8005a88:	4013      	ands	r3, r2
 8005a8a:	d131      	bne.n	8005af0 <HAL_ADC_ConfigChannel+0x19c>
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	2380      	movs	r3, #128	; 0x80
 8005a92:	019b      	lsls	r3, r3, #6
 8005a94:	4013      	ands	r3, r2
 8005a96:	d129      	bne.n	8005aec <HAL_ADC_ConfigChannel+0x198>
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	2380      	movs	r3, #128	; 0x80
 8005a9e:	01db      	lsls	r3, r3, #7
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	d121      	bne.n	8005ae8 <HAL_ADC_ConfigChannel+0x194>
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	2380      	movs	r3, #128	; 0x80
 8005aaa:	021b      	lsls	r3, r3, #8
 8005aac:	4013      	ands	r3, r2
 8005aae:	d119      	bne.n	8005ae4 <HAL_ADC_ConfigChannel+0x190>
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	2380      	movs	r3, #128	; 0x80
 8005ab6:	025b      	lsls	r3, r3, #9
 8005ab8:	4013      	ands	r3, r2
 8005aba:	d111      	bne.n	8005ae0 <HAL_ADC_ConfigChannel+0x18c>
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	2380      	movs	r3, #128	; 0x80
 8005ac2:	029b      	lsls	r3, r3, #10
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	d109      	bne.n	8005adc <HAL_ADC_ConfigChannel+0x188>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	2380      	movs	r3, #128	; 0x80
 8005ace:	02db      	lsls	r3, r3, #11
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d001      	beq.n	8005ad8 <HAL_ADC_ConfigChannel+0x184>
 8005ad4:	2312      	movs	r3, #18
 8005ad6:	e024      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	e022      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005adc:	2311      	movs	r3, #17
 8005ade:	e020      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005ae0:	2310      	movs	r3, #16
 8005ae2:	e01e      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005ae4:	230f      	movs	r3, #15
 8005ae6:	e01c      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005ae8:	230e      	movs	r3, #14
 8005aea:	e01a      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005aec:	230d      	movs	r3, #13
 8005aee:	e018      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005af0:	230c      	movs	r3, #12
 8005af2:	e016      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005af4:	230b      	movs	r3, #11
 8005af6:	e014      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005af8:	230a      	movs	r3, #10
 8005afa:	e012      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005afc:	2309      	movs	r3, #9
 8005afe:	e010      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b00:	2308      	movs	r3, #8
 8005b02:	e00e      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b04:	2307      	movs	r3, #7
 8005b06:	e00c      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b08:	2306      	movs	r3, #6
 8005b0a:	e00a      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b0c:	2305      	movs	r3, #5
 8005b0e:	e008      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b10:	2304      	movs	r3, #4
 8005b12:	e006      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b14:	2303      	movs	r3, #3
 8005b16:	e004      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b18:	2302      	movs	r3, #2
 8005b1a:	e002      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e000      	b.n	8005b22 <HAL_ADC_ConfigChannel+0x1ce>
 8005b20:	2300      	movs	r3, #0
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	6852      	ldr	r2, [r2, #4]
 8005b26:	201f      	movs	r0, #31
 8005b28:	4002      	ands	r2, r0
 8005b2a:	4093      	lsls	r3, r2
 8005b2c:	000a      	movs	r2, r1
 8005b2e:	431a      	orrs	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	089b      	lsrs	r3, r3, #2
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	69db      	ldr	r3, [r3, #28]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d808      	bhi.n	8005b56 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6818      	ldr	r0, [r3, #0]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	6859      	ldr	r1, [r3, #4]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	001a      	movs	r2, r3
 8005b52:	f7ff fb99 	bl	8005288 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6818      	ldr	r0, [r3, #0]
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	6819      	ldr	r1, [r3, #0]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	001a      	movs	r2, r3
 8005b64:	f7ff fbd4 	bl	8005310 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	db00      	blt.n	8005b72 <HAL_ADC_ConfigChannel+0x21e>
 8005b70:	e0bc      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b72:	4b50      	ldr	r3, [pc, #320]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005b74:	0018      	movs	r0, r3
 8005b76:	f7ff fb35 	bl	80051e4 <LL_ADC_GetCommonPathInternalCh>
 8005b7a:	0003      	movs	r3, r0
 8005b7c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a4d      	ldr	r2, [pc, #308]	; (8005cb8 <HAL_ADC_ConfigChannel+0x364>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d122      	bne.n	8005bce <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	2380      	movs	r3, #128	; 0x80
 8005b8c:	041b      	lsls	r3, r3, #16
 8005b8e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005b90:	d11d      	bne.n	8005bce <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	2280      	movs	r2, #128	; 0x80
 8005b96:	0412      	lsls	r2, r2, #16
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	4a46      	ldr	r2, [pc, #280]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005b9c:	0019      	movs	r1, r3
 8005b9e:	0010      	movs	r0, r2
 8005ba0:	f7ff fb0c 	bl	80051bc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ba4:	4b45      	ldr	r3, [pc, #276]	; (8005cbc <HAL_ADC_ConfigChannel+0x368>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4945      	ldr	r1, [pc, #276]	; (8005cc0 <HAL_ADC_ConfigChannel+0x36c>)
 8005baa:	0018      	movs	r0, r3
 8005bac:	f7fa fac6 	bl	800013c <__udivsi3>
 8005bb0:	0003      	movs	r3, r0
 8005bb2:	1c5a      	adds	r2, r3, #1
 8005bb4:	0013      	movs	r3, r2
 8005bb6:	005b      	lsls	r3, r3, #1
 8005bb8:	189b      	adds	r3, r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005bbe:	e002      	b.n	8005bc6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d1f9      	bne.n	8005bc0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005bcc:	e08e      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a3c      	ldr	r2, [pc, #240]	; (8005cc4 <HAL_ADC_ConfigChannel+0x370>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d10e      	bne.n	8005bf6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	2380      	movs	r3, #128	; 0x80
 8005bdc:	045b      	lsls	r3, r3, #17
 8005bde:	4013      	ands	r3, r2
 8005be0:	d109      	bne.n	8005bf6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	2280      	movs	r2, #128	; 0x80
 8005be6:	0452      	lsls	r2, r2, #17
 8005be8:	4313      	orrs	r3, r2
 8005bea:	4a32      	ldr	r2, [pc, #200]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005bec:	0019      	movs	r1, r3
 8005bee:	0010      	movs	r0, r2
 8005bf0:	f7ff fae4 	bl	80051bc <LL_ADC_SetCommonPathInternalCh>
 8005bf4:	e07a      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a33      	ldr	r2, [pc, #204]	; (8005cc8 <HAL_ADC_ConfigChannel+0x374>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d000      	beq.n	8005c02 <HAL_ADC_ConfigChannel+0x2ae>
 8005c00:	e074      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	2380      	movs	r3, #128	; 0x80
 8005c06:	03db      	lsls	r3, r3, #15
 8005c08:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005c0a:	d000      	beq.n	8005c0e <HAL_ADC_ConfigChannel+0x2ba>
 8005c0c:	e06e      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	2280      	movs	r2, #128	; 0x80
 8005c12:	03d2      	lsls	r2, r2, #15
 8005c14:	4313      	orrs	r3, r2
 8005c16:	4a27      	ldr	r2, [pc, #156]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005c18:	0019      	movs	r1, r3
 8005c1a:	0010      	movs	r0, r2
 8005c1c:	f7ff face 	bl	80051bc <LL_ADC_SetCommonPathInternalCh>
 8005c20:	e064      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691a      	ldr	r2, [r3, #16]
 8005c26:	2380      	movs	r3, #128	; 0x80
 8005c28:	061b      	lsls	r3, r3, #24
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d004      	beq.n	8005c38 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005c32:	4a1f      	ldr	r2, [pc, #124]	; (8005cb0 <HAL_ADC_ConfigChannel+0x35c>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d107      	bne.n	8005c48 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	0019      	movs	r1, r3
 8005c42:	0010      	movs	r0, r2
 8005c44:	f7ff fb51 	bl	80052ea <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	da4d      	bge.n	8005cec <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c50:	4b18      	ldr	r3, [pc, #96]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005c52:	0018      	movs	r0, r3
 8005c54:	f7ff fac6 	bl	80051e4 <LL_ADC_GetCommonPathInternalCh>
 8005c58:	0003      	movs	r3, r0
 8005c5a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a15      	ldr	r2, [pc, #84]	; (8005cb8 <HAL_ADC_ConfigChannel+0x364>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d108      	bne.n	8005c78 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	4a18      	ldr	r2, [pc, #96]	; (8005ccc <HAL_ADC_ConfigChannel+0x378>)
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	4a11      	ldr	r2, [pc, #68]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005c6e:	0019      	movs	r1, r3
 8005c70:	0010      	movs	r0, r2
 8005c72:	f7ff faa3 	bl	80051bc <LL_ADC_SetCommonPathInternalCh>
 8005c76:	e039      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a11      	ldr	r2, [pc, #68]	; (8005cc4 <HAL_ADC_ConfigChannel+0x370>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d108      	bne.n	8005c94 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	4a12      	ldr	r2, [pc, #72]	; (8005cd0 <HAL_ADC_ConfigChannel+0x37c>)
 8005c86:	4013      	ands	r3, r2
 8005c88:	4a0a      	ldr	r2, [pc, #40]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005c8a:	0019      	movs	r1, r3
 8005c8c:	0010      	movs	r0, r2
 8005c8e:	f7ff fa95 	bl	80051bc <LL_ADC_SetCommonPathInternalCh>
 8005c92:	e02b      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a0b      	ldr	r2, [pc, #44]	; (8005cc8 <HAL_ADC_ConfigChannel+0x374>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d126      	bne.n	8005cec <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	4a0c      	ldr	r2, [pc, #48]	; (8005cd4 <HAL_ADC_ConfigChannel+0x380>)
 8005ca2:	4013      	ands	r3, r2
 8005ca4:	4a03      	ldr	r2, [pc, #12]	; (8005cb4 <HAL_ADC_ConfigChannel+0x360>)
 8005ca6:	0019      	movs	r1, r3
 8005ca8:	0010      	movs	r0, r2
 8005caa:	f7ff fa87 	bl	80051bc <LL_ADC_SetCommonPathInternalCh>
 8005cae:	e01d      	b.n	8005cec <HAL_ADC_ConfigChannel+0x398>
 8005cb0:	80000004 	.word	0x80000004
 8005cb4:	40012708 	.word	0x40012708
 8005cb8:	b0001000 	.word	0xb0001000
 8005cbc:	200000a4 	.word	0x200000a4
 8005cc0:	00030d40 	.word	0x00030d40
 8005cc4:	b8004000 	.word	0xb8004000
 8005cc8:	b4002000 	.word	0xb4002000
 8005ccc:	ff7fffff 	.word	0xff7fffff
 8005cd0:	feffffff 	.word	0xfeffffff
 8005cd4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cdc:	2220      	movs	r2, #32
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005ce4:	2317      	movs	r3, #23
 8005ce6:	18fb      	adds	r3, r7, r3
 8005ce8:	2201      	movs	r2, #1
 8005cea:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2254      	movs	r2, #84	; 0x54
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005cf4:	2317      	movs	r3, #23
 8005cf6:	18fb      	adds	r3, r7, r3
 8005cf8:	781b      	ldrb	r3, [r3, #0]
}
 8005cfa:	0018      	movs	r0, r3
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	b006      	add	sp, #24
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	46c0      	nop			; (mov r8, r8)

08005d04 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	0018      	movs	r0, r3
 8005d16:	f7ff fb51 	bl	80053bc <LL_ADC_IsEnabled>
 8005d1a:	1e03      	subs	r3, r0, #0
 8005d1c:	d000      	beq.n	8005d20 <ADC_Enable+0x1c>
 8005d1e:	e069      	b.n	8005df4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	4a36      	ldr	r2, [pc, #216]	; (8005e00 <ADC_Enable+0xfc>)
 8005d28:	4013      	ands	r3, r2
 8005d2a:	d00d      	beq.n	8005d48 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d30:	2210      	movs	r2, #16
 8005d32:	431a      	orrs	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e056      	b.n	8005df6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	0018      	movs	r0, r3
 8005d4e:	f7ff fb23 	bl	8005398 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8005d52:	4b2c      	ldr	r3, [pc, #176]	; (8005e04 <ADC_Enable+0x100>)
 8005d54:	0018      	movs	r0, r3
 8005d56:	f7ff fa45 	bl	80051e4 <LL_ADC_GetCommonPathInternalCh>
 8005d5a:	0002      	movs	r2, r0
 8005d5c:	2380      	movs	r3, #128	; 0x80
 8005d5e:	041b      	lsls	r3, r3, #16
 8005d60:	4013      	ands	r3, r2
 8005d62:	d00f      	beq.n	8005d84 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005d64:	4b28      	ldr	r3, [pc, #160]	; (8005e08 <ADC_Enable+0x104>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4928      	ldr	r1, [pc, #160]	; (8005e0c <ADC_Enable+0x108>)
 8005d6a:	0018      	movs	r0, r3
 8005d6c:	f7fa f9e6 	bl	800013c <__udivsi3>
 8005d70:	0003      	movs	r3, r0
 8005d72:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8005d74:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005d76:	e002      	b.n	8005d7e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1f9      	bne.n	8005d78 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	7e5b      	ldrb	r3, [r3, #25]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d033      	beq.n	8005df4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8005d8c:	f7ff f9e8 	bl	8005160 <HAL_GetTick>
 8005d90:	0003      	movs	r3, r0
 8005d92:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d94:	e027      	b.n	8005de6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	f7ff fb0e 	bl	80053bc <LL_ADC_IsEnabled>
 8005da0:	1e03      	subs	r3, r0, #0
 8005da2:	d104      	bne.n	8005dae <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	0018      	movs	r0, r3
 8005daa:	f7ff faf5 	bl	8005398 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005dae:	f7ff f9d7 	bl	8005160 <HAL_GetTick>
 8005db2:	0002      	movs	r2, r0
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d914      	bls.n	8005de6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d00d      	beq.n	8005de6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dce:	2210      	movs	r2, #16
 8005dd0:	431a      	orrs	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dda:	2201      	movs	r2, #1
 8005ddc:	431a      	orrs	r2, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e007      	b.n	8005df6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2201      	movs	r2, #1
 8005dee:	4013      	ands	r3, r2
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d1d0      	bne.n	8005d96 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	0018      	movs	r0, r3
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	b004      	add	sp, #16
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	46c0      	nop			; (mov r8, r8)
 8005e00:	80000017 	.word	0x80000017
 8005e04:	40012708 	.word	0x40012708
 8005e08:	200000a4 	.word	0x200000a4
 8005e0c:	00030d40 	.word	0x00030d40

08005e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	0002      	movs	r2, r0
 8005e18:	1dfb      	adds	r3, r7, #7
 8005e1a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005e1c:	1dfb      	adds	r3, r7, #7
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	2b7f      	cmp	r3, #127	; 0x7f
 8005e22:	d809      	bhi.n	8005e38 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e24:	1dfb      	adds	r3, r7, #7
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	001a      	movs	r2, r3
 8005e2a:	231f      	movs	r3, #31
 8005e2c:	401a      	ands	r2, r3
 8005e2e:	4b04      	ldr	r3, [pc, #16]	; (8005e40 <__NVIC_EnableIRQ+0x30>)
 8005e30:	2101      	movs	r1, #1
 8005e32:	4091      	lsls	r1, r2
 8005e34:	000a      	movs	r2, r1
 8005e36:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005e38:	46c0      	nop			; (mov r8, r8)
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	b002      	add	sp, #8
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	e000e100 	.word	0xe000e100

08005e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e44:	b590      	push	{r4, r7, lr}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	0002      	movs	r2, r0
 8005e4c:	6039      	str	r1, [r7, #0]
 8005e4e:	1dfb      	adds	r3, r7, #7
 8005e50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005e52:	1dfb      	adds	r3, r7, #7
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	2b7f      	cmp	r3, #127	; 0x7f
 8005e58:	d828      	bhi.n	8005eac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005e5a:	4a2f      	ldr	r2, [pc, #188]	; (8005f18 <__NVIC_SetPriority+0xd4>)
 8005e5c:	1dfb      	adds	r3, r7, #7
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	b25b      	sxtb	r3, r3
 8005e62:	089b      	lsrs	r3, r3, #2
 8005e64:	33c0      	adds	r3, #192	; 0xc0
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	589b      	ldr	r3, [r3, r2]
 8005e6a:	1dfa      	adds	r2, r7, #7
 8005e6c:	7812      	ldrb	r2, [r2, #0]
 8005e6e:	0011      	movs	r1, r2
 8005e70:	2203      	movs	r2, #3
 8005e72:	400a      	ands	r2, r1
 8005e74:	00d2      	lsls	r2, r2, #3
 8005e76:	21ff      	movs	r1, #255	; 0xff
 8005e78:	4091      	lsls	r1, r2
 8005e7a:	000a      	movs	r2, r1
 8005e7c:	43d2      	mvns	r2, r2
 8005e7e:	401a      	ands	r2, r3
 8005e80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	019b      	lsls	r3, r3, #6
 8005e86:	22ff      	movs	r2, #255	; 0xff
 8005e88:	401a      	ands	r2, r3
 8005e8a:	1dfb      	adds	r3, r7, #7
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	0018      	movs	r0, r3
 8005e90:	2303      	movs	r3, #3
 8005e92:	4003      	ands	r3, r0
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005e98:	481f      	ldr	r0, [pc, #124]	; (8005f18 <__NVIC_SetPriority+0xd4>)
 8005e9a:	1dfb      	adds	r3, r7, #7
 8005e9c:	781b      	ldrb	r3, [r3, #0]
 8005e9e:	b25b      	sxtb	r3, r3
 8005ea0:	089b      	lsrs	r3, r3, #2
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	33c0      	adds	r3, #192	; 0xc0
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005eaa:	e031      	b.n	8005f10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005eac:	4a1b      	ldr	r2, [pc, #108]	; (8005f1c <__NVIC_SetPriority+0xd8>)
 8005eae:	1dfb      	adds	r3, r7, #7
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	0019      	movs	r1, r3
 8005eb4:	230f      	movs	r3, #15
 8005eb6:	400b      	ands	r3, r1
 8005eb8:	3b08      	subs	r3, #8
 8005eba:	089b      	lsrs	r3, r3, #2
 8005ebc:	3306      	adds	r3, #6
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	18d3      	adds	r3, r2, r3
 8005ec2:	3304      	adds	r3, #4
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	1dfa      	adds	r2, r7, #7
 8005ec8:	7812      	ldrb	r2, [r2, #0]
 8005eca:	0011      	movs	r1, r2
 8005ecc:	2203      	movs	r2, #3
 8005ece:	400a      	ands	r2, r1
 8005ed0:	00d2      	lsls	r2, r2, #3
 8005ed2:	21ff      	movs	r1, #255	; 0xff
 8005ed4:	4091      	lsls	r1, r2
 8005ed6:	000a      	movs	r2, r1
 8005ed8:	43d2      	mvns	r2, r2
 8005eda:	401a      	ands	r2, r3
 8005edc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	019b      	lsls	r3, r3, #6
 8005ee2:	22ff      	movs	r2, #255	; 0xff
 8005ee4:	401a      	ands	r2, r3
 8005ee6:	1dfb      	adds	r3, r7, #7
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	0018      	movs	r0, r3
 8005eec:	2303      	movs	r3, #3
 8005eee:	4003      	ands	r3, r0
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ef4:	4809      	ldr	r0, [pc, #36]	; (8005f1c <__NVIC_SetPriority+0xd8>)
 8005ef6:	1dfb      	adds	r3, r7, #7
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	001c      	movs	r4, r3
 8005efc:	230f      	movs	r3, #15
 8005efe:	4023      	ands	r3, r4
 8005f00:	3b08      	subs	r3, #8
 8005f02:	089b      	lsrs	r3, r3, #2
 8005f04:	430a      	orrs	r2, r1
 8005f06:	3306      	adds	r3, #6
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	18c3      	adds	r3, r0, r3
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	601a      	str	r2, [r3, #0]
}
 8005f10:	46c0      	nop			; (mov r8, r8)
 8005f12:	46bd      	mov	sp, r7
 8005f14:	b003      	add	sp, #12
 8005f16:	bd90      	pop	{r4, r7, pc}
 8005f18:	e000e100 	.word	0xe000e100
 8005f1c:	e000ed00 	.word	0xe000ed00

08005f20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	1e5a      	subs	r2, r3, #1
 8005f2c:	2380      	movs	r3, #128	; 0x80
 8005f2e:	045b      	lsls	r3, r3, #17
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d301      	bcc.n	8005f38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f34:	2301      	movs	r3, #1
 8005f36:	e010      	b.n	8005f5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f38:	4b0a      	ldr	r3, [pc, #40]	; (8005f64 <SysTick_Config+0x44>)
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	3a01      	subs	r2, #1
 8005f3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f40:	2301      	movs	r3, #1
 8005f42:	425b      	negs	r3, r3
 8005f44:	2103      	movs	r1, #3
 8005f46:	0018      	movs	r0, r3
 8005f48:	f7ff ff7c 	bl	8005e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f4c:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <SysTick_Config+0x44>)
 8005f4e:	2200      	movs	r2, #0
 8005f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f52:	4b04      	ldr	r3, [pc, #16]	; (8005f64 <SysTick_Config+0x44>)
 8005f54:	2207      	movs	r2, #7
 8005f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	0018      	movs	r0, r3
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	b002      	add	sp, #8
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	46c0      	nop			; (mov r8, r8)
 8005f64:	e000e010 	.word	0xe000e010

08005f68 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60b9      	str	r1, [r7, #8]
 8005f70:	607a      	str	r2, [r7, #4]
 8005f72:	210f      	movs	r1, #15
 8005f74:	187b      	adds	r3, r7, r1
 8005f76:	1c02      	adds	r2, r0, #0
 8005f78:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	187b      	adds	r3, r7, r1
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	b25b      	sxtb	r3, r3
 8005f82:	0011      	movs	r1, r2
 8005f84:	0018      	movs	r0, r3
 8005f86:	f7ff ff5d 	bl	8005e44 <__NVIC_SetPriority>
}
 8005f8a:	46c0      	nop			; (mov r8, r8)
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	b004      	add	sp, #16
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b082      	sub	sp, #8
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	0002      	movs	r2, r0
 8005f9a:	1dfb      	adds	r3, r7, #7
 8005f9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f9e:	1dfb      	adds	r3, r7, #7
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	b25b      	sxtb	r3, r3
 8005fa4:	0018      	movs	r0, r3
 8005fa6:	f7ff ff33 	bl	8005e10 <__NVIC_EnableIRQ>
}
 8005faa:	46c0      	nop			; (mov r8, r8)
 8005fac:	46bd      	mov	sp, r7
 8005fae:	b002      	add	sp, #8
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b082      	sub	sp, #8
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	0018      	movs	r0, r3
 8005fbe:	f7ff ffaf 	bl	8005f20 <SysTick_Config>
 8005fc2:	0003      	movs	r3, r0
}
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	b002      	add	sp, #8
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b086      	sub	sp, #24
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005fda:	e147      	b.n	800626c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	4091      	lsls	r1, r2
 8005fe6:	000a      	movs	r2, r1
 8005fe8:	4013      	ands	r3, r2
 8005fea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d100      	bne.n	8005ff4 <HAL_GPIO_Init+0x28>
 8005ff2:	e138      	b.n	8006266 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	2203      	movs	r2, #3
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d005      	beq.n	800600c <HAL_GPIO_Init+0x40>
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	2203      	movs	r2, #3
 8006006:	4013      	ands	r3, r2
 8006008:	2b02      	cmp	r3, #2
 800600a:	d130      	bne.n	800606e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	005b      	lsls	r3, r3, #1
 8006016:	2203      	movs	r2, #3
 8006018:	409a      	lsls	r2, r3
 800601a:	0013      	movs	r3, r2
 800601c:	43da      	mvns	r2, r3
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	4013      	ands	r3, r2
 8006022:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	68da      	ldr	r2, [r3, #12]
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	005b      	lsls	r3, r3, #1
 800602c:	409a      	lsls	r2, r3
 800602e:	0013      	movs	r3, r2
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	4313      	orrs	r3, r2
 8006034:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006042:	2201      	movs	r2, #1
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	409a      	lsls	r2, r3
 8006048:	0013      	movs	r3, r2
 800604a:	43da      	mvns	r2, r3
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	4013      	ands	r3, r2
 8006050:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	091b      	lsrs	r3, r3, #4
 8006058:	2201      	movs	r2, #1
 800605a:	401a      	ands	r2, r3
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	409a      	lsls	r2, r3
 8006060:	0013      	movs	r3, r2
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	4313      	orrs	r3, r2
 8006066:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	2203      	movs	r2, #3
 8006074:	4013      	ands	r3, r2
 8006076:	2b03      	cmp	r3, #3
 8006078:	d017      	beq.n	80060aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	005b      	lsls	r3, r3, #1
 8006084:	2203      	movs	r2, #3
 8006086:	409a      	lsls	r2, r3
 8006088:	0013      	movs	r3, r2
 800608a:	43da      	mvns	r2, r3
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	4013      	ands	r3, r2
 8006090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	689a      	ldr	r2, [r3, #8]
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	005b      	lsls	r3, r3, #1
 800609a:	409a      	lsls	r2, r3
 800609c:	0013      	movs	r3, r2
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	2203      	movs	r2, #3
 80060b0:	4013      	ands	r3, r2
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d123      	bne.n	80060fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	08da      	lsrs	r2, r3, #3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	3208      	adds	r2, #8
 80060be:	0092      	lsls	r2, r2, #2
 80060c0:	58d3      	ldr	r3, [r2, r3]
 80060c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2207      	movs	r2, #7
 80060c8:	4013      	ands	r3, r2
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	220f      	movs	r2, #15
 80060ce:	409a      	lsls	r2, r3
 80060d0:	0013      	movs	r3, r2
 80060d2:	43da      	mvns	r2, r3
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	4013      	ands	r3, r2
 80060d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	691a      	ldr	r2, [r3, #16]
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2107      	movs	r1, #7
 80060e2:	400b      	ands	r3, r1
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	409a      	lsls	r2, r3
 80060e8:	0013      	movs	r3, r2
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	08da      	lsrs	r2, r3, #3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3208      	adds	r2, #8
 80060f8:	0092      	lsls	r2, r2, #2
 80060fa:	6939      	ldr	r1, [r7, #16]
 80060fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	2203      	movs	r2, #3
 800610a:	409a      	lsls	r2, r3
 800610c:	0013      	movs	r3, r2
 800610e:	43da      	mvns	r2, r3
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	4013      	ands	r3, r2
 8006114:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	2203      	movs	r2, #3
 800611c:	401a      	ands	r2, r3
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	005b      	lsls	r3, r3, #1
 8006122:	409a      	lsls	r2, r3
 8006124:	0013      	movs	r3, r2
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	685a      	ldr	r2, [r3, #4]
 8006136:	23c0      	movs	r3, #192	; 0xc0
 8006138:	029b      	lsls	r3, r3, #10
 800613a:	4013      	ands	r3, r2
 800613c:	d100      	bne.n	8006140 <HAL_GPIO_Init+0x174>
 800613e:	e092      	b.n	8006266 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006140:	4a50      	ldr	r2, [pc, #320]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	089b      	lsrs	r3, r3, #2
 8006146:	3318      	adds	r3, #24
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	589b      	ldr	r3, [r3, r2]
 800614c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	2203      	movs	r2, #3
 8006152:	4013      	ands	r3, r2
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	220f      	movs	r2, #15
 8006158:	409a      	lsls	r2, r3
 800615a:	0013      	movs	r3, r2
 800615c:	43da      	mvns	r2, r3
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	4013      	ands	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	23a0      	movs	r3, #160	; 0xa0
 8006168:	05db      	lsls	r3, r3, #23
 800616a:	429a      	cmp	r2, r3
 800616c:	d013      	beq.n	8006196 <HAL_GPIO_Init+0x1ca>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a45      	ldr	r2, [pc, #276]	; (8006288 <HAL_GPIO_Init+0x2bc>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d00d      	beq.n	8006192 <HAL_GPIO_Init+0x1c6>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a44      	ldr	r2, [pc, #272]	; (800628c <HAL_GPIO_Init+0x2c0>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d007      	beq.n	800618e <HAL_GPIO_Init+0x1c2>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a43      	ldr	r2, [pc, #268]	; (8006290 <HAL_GPIO_Init+0x2c4>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d101      	bne.n	800618a <HAL_GPIO_Init+0x1be>
 8006186:	2303      	movs	r3, #3
 8006188:	e006      	b.n	8006198 <HAL_GPIO_Init+0x1cc>
 800618a:	2305      	movs	r3, #5
 800618c:	e004      	b.n	8006198 <HAL_GPIO_Init+0x1cc>
 800618e:	2302      	movs	r3, #2
 8006190:	e002      	b.n	8006198 <HAL_GPIO_Init+0x1cc>
 8006192:	2301      	movs	r3, #1
 8006194:	e000      	b.n	8006198 <HAL_GPIO_Init+0x1cc>
 8006196:	2300      	movs	r3, #0
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	2103      	movs	r1, #3
 800619c:	400a      	ands	r2, r1
 800619e:	00d2      	lsls	r2, r2, #3
 80061a0:	4093      	lsls	r3, r2
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80061a8:	4936      	ldr	r1, [pc, #216]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	089b      	lsrs	r3, r3, #2
 80061ae:	3318      	adds	r3, #24
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80061b6:	4b33      	ldr	r3, [pc, #204]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	43da      	mvns	r2, r3
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	4013      	ands	r3, r2
 80061c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	2380      	movs	r3, #128	; 0x80
 80061cc:	035b      	lsls	r3, r3, #13
 80061ce:	4013      	ands	r3, r2
 80061d0:	d003      	beq.n	80061da <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80061da:	4b2a      	ldr	r3, [pc, #168]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80061e0:	4b28      	ldr	r3, [pc, #160]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	43da      	mvns	r2, r3
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4013      	ands	r3, r2
 80061ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	2380      	movs	r3, #128	; 0x80
 80061f6:	039b      	lsls	r3, r3, #14
 80061f8:	4013      	ands	r3, r2
 80061fa:	d003      	beq.n	8006204 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	4313      	orrs	r3, r2
 8006202:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006204:	4b1f      	ldr	r3, [pc, #124]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800620a:	4a1e      	ldr	r2, [pc, #120]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 800620c:	2384      	movs	r3, #132	; 0x84
 800620e:	58d3      	ldr	r3, [r2, r3]
 8006210:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	43da      	mvns	r2, r3
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	4013      	ands	r3, r2
 800621a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	685a      	ldr	r2, [r3, #4]
 8006220:	2380      	movs	r3, #128	; 0x80
 8006222:	029b      	lsls	r3, r3, #10
 8006224:	4013      	ands	r3, r2
 8006226:	d003      	beq.n	8006230 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	4313      	orrs	r3, r2
 800622e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006230:	4914      	ldr	r1, [pc, #80]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 8006232:	2284      	movs	r2, #132	; 0x84
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8006238:	4a12      	ldr	r2, [pc, #72]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 800623a:	2380      	movs	r3, #128	; 0x80
 800623c:	58d3      	ldr	r3, [r2, r3]
 800623e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	43da      	mvns	r2, r3
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	4013      	ands	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	685a      	ldr	r2, [r3, #4]
 800624e:	2380      	movs	r3, #128	; 0x80
 8006250:	025b      	lsls	r3, r3, #9
 8006252:	4013      	ands	r3, r2
 8006254:	d003      	beq.n	800625e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	4313      	orrs	r3, r2
 800625c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800625e:	4909      	ldr	r1, [pc, #36]	; (8006284 <HAL_GPIO_Init+0x2b8>)
 8006260:	2280      	movs	r2, #128	; 0x80
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	3301      	adds	r3, #1
 800626a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	40da      	lsrs	r2, r3
 8006274:	1e13      	subs	r3, r2, #0
 8006276:	d000      	beq.n	800627a <HAL_GPIO_Init+0x2ae>
 8006278:	e6b0      	b.n	8005fdc <HAL_GPIO_Init+0x10>
  }
}
 800627a:	46c0      	nop			; (mov r8, r8)
 800627c:	46c0      	nop			; (mov r8, r8)
 800627e:	46bd      	mov	sp, r7
 8006280:	b006      	add	sp, #24
 8006282:	bd80      	pop	{r7, pc}
 8006284:	40021800 	.word	0x40021800
 8006288:	50000400 	.word	0x50000400
 800628c:	50000800 	.word	0x50000800
 8006290:	50000c00 	.word	0x50000c00

08006294 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	000a      	movs	r2, r1
 800629e:	1cbb      	adds	r3, r7, #2
 80062a0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	1cba      	adds	r2, r7, #2
 80062a8:	8812      	ldrh	r2, [r2, #0]
 80062aa:	4013      	ands	r3, r2
 80062ac:	d004      	beq.n	80062b8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80062ae:	230f      	movs	r3, #15
 80062b0:	18fb      	adds	r3, r7, r3
 80062b2:	2201      	movs	r2, #1
 80062b4:	701a      	strb	r2, [r3, #0]
 80062b6:	e003      	b.n	80062c0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80062b8:	230f      	movs	r3, #15
 80062ba:	18fb      	adds	r3, r7, r3
 80062bc:	2200      	movs	r2, #0
 80062be:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80062c0:	230f      	movs	r3, #15
 80062c2:	18fb      	adds	r3, r7, r3
 80062c4:	781b      	ldrb	r3, [r3, #0]
}
 80062c6:	0018      	movs	r0, r3
 80062c8:	46bd      	mov	sp, r7
 80062ca:	b004      	add	sp, #16
 80062cc:	bd80      	pop	{r7, pc}

080062ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062ce:	b580      	push	{r7, lr}
 80062d0:	b082      	sub	sp, #8
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
 80062d6:	0008      	movs	r0, r1
 80062d8:	0011      	movs	r1, r2
 80062da:	1cbb      	adds	r3, r7, #2
 80062dc:	1c02      	adds	r2, r0, #0
 80062de:	801a      	strh	r2, [r3, #0]
 80062e0:	1c7b      	adds	r3, r7, #1
 80062e2:	1c0a      	adds	r2, r1, #0
 80062e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80062e6:	1c7b      	adds	r3, r7, #1
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d004      	beq.n	80062f8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80062ee:	1cbb      	adds	r3, r7, #2
 80062f0:	881a      	ldrh	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80062f6:	e003      	b.n	8006300 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80062f8:	1cbb      	adds	r3, r7, #2
 80062fa:	881a      	ldrh	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006300:	46c0      	nop			; (mov r8, r8)
 8006302:	46bd      	mov	sp, r7
 8006304:	b002      	add	sp, #8
 8006306:	bd80      	pop	{r7, pc}

08006308 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	0002      	movs	r2, r0
 8006310:	1dbb      	adds	r3, r7, #6
 8006312:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8006314:	4b10      	ldr	r3, [pc, #64]	; (8006358 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	1dba      	adds	r2, r7, #6
 800631a:	8812      	ldrh	r2, [r2, #0]
 800631c:	4013      	ands	r3, r2
 800631e:	d008      	beq.n	8006332 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8006320:	4b0d      	ldr	r3, [pc, #52]	; (8006358 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006322:	1dba      	adds	r2, r7, #6
 8006324:	8812      	ldrh	r2, [r2, #0]
 8006326:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8006328:	1dbb      	adds	r3, r7, #6
 800632a:	881b      	ldrh	r3, [r3, #0]
 800632c:	0018      	movs	r0, r3
 800632e:	f000 f815 	bl	800635c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8006332:	4b09      	ldr	r3, [pc, #36]	; (8006358 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	1dba      	adds	r2, r7, #6
 8006338:	8812      	ldrh	r2, [r2, #0]
 800633a:	4013      	ands	r3, r2
 800633c:	d008      	beq.n	8006350 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800633e:	4b06      	ldr	r3, [pc, #24]	; (8006358 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8006340:	1dba      	adds	r2, r7, #6
 8006342:	8812      	ldrh	r2, [r2, #0]
 8006344:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8006346:	1dbb      	adds	r3, r7, #6
 8006348:	881b      	ldrh	r3, [r3, #0]
 800634a:	0018      	movs	r0, r3
 800634c:	f7fd fd80 	bl	8003e50 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8006350:	46c0      	nop			; (mov r8, r8)
 8006352:	46bd      	mov	sp, r7
 8006354:	b002      	add	sp, #8
 8006356:	bd80      	pop	{r7, pc}
 8006358:	40021800 	.word	0x40021800

0800635c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b082      	sub	sp, #8
 8006360:	af00      	add	r7, sp, #0
 8006362:	0002      	movs	r2, r0
 8006364:	1dbb      	adds	r3, r7, #6
 8006366:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8006368:	46c0      	nop			; (mov r8, r8)
 800636a:	46bd      	mov	sp, r7
 800636c:	b002      	add	sp, #8
 800636e:	bd80      	pop	{r7, pc}

08006370 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d101      	bne.n	8006382 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e082      	b.n	8006488 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2241      	movs	r2, #65	; 0x41
 8006386:	5c9b      	ldrb	r3, [r3, r2]
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d107      	bne.n	800639e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2240      	movs	r2, #64	; 0x40
 8006392:	2100      	movs	r1, #0
 8006394:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	0018      	movs	r0, r3
 800639a:	f7fd f945 	bl	8003628 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2241      	movs	r2, #65	; 0x41
 80063a2:	2124      	movs	r1, #36	; 0x24
 80063a4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2101      	movs	r1, #1
 80063b2:	438a      	bics	r2, r1
 80063b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4934      	ldr	r1, [pc, #208]	; (8006490 <HAL_I2C_Init+0x120>)
 80063c0:	400a      	ands	r2, r1
 80063c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	689a      	ldr	r2, [r3, #8]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4931      	ldr	r1, [pc, #196]	; (8006494 <HAL_I2C_Init+0x124>)
 80063d0:	400a      	ands	r2, r1
 80063d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d108      	bne.n	80063ee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689a      	ldr	r2, [r3, #8]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2180      	movs	r1, #128	; 0x80
 80063e6:	0209      	lsls	r1, r1, #8
 80063e8:	430a      	orrs	r2, r1
 80063ea:	609a      	str	r2, [r3, #8]
 80063ec:	e007      	b.n	80063fe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689a      	ldr	r2, [r3, #8]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2184      	movs	r1, #132	; 0x84
 80063f8:	0209      	lsls	r1, r1, #8
 80063fa:	430a      	orrs	r2, r1
 80063fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	2b02      	cmp	r3, #2
 8006404:	d104      	bne.n	8006410 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2280      	movs	r2, #128	; 0x80
 800640c:	0112      	lsls	r2, r2, #4
 800640e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	685a      	ldr	r2, [r3, #4]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	491f      	ldr	r1, [pc, #124]	; (8006498 <HAL_I2C_Init+0x128>)
 800641c:	430a      	orrs	r2, r1
 800641e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68da      	ldr	r2, [r3, #12]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	491a      	ldr	r1, [pc, #104]	; (8006494 <HAL_I2C_Init+0x124>)
 800642c:	400a      	ands	r2, r1
 800642e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	691a      	ldr	r2, [r3, #16]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	431a      	orrs	r2, r3
 800643a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	69d9      	ldr	r1, [r3, #28]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1a      	ldr	r2, [r3, #32]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2101      	movs	r1, #1
 8006466:	430a      	orrs	r2, r1
 8006468:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2241      	movs	r2, #65	; 0x41
 8006474:	2120      	movs	r1, #32
 8006476:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2242      	movs	r2, #66	; 0x42
 8006482:	2100      	movs	r1, #0
 8006484:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006486:	2300      	movs	r3, #0
}
 8006488:	0018      	movs	r0, r3
 800648a:	46bd      	mov	sp, r7
 800648c:	b002      	add	sp, #8
 800648e:	bd80      	pop	{r7, pc}
 8006490:	f0ffffff 	.word	0xf0ffffff
 8006494:	ffff7fff 	.word	0xffff7fff
 8006498:	02008000 	.word	0x02008000

0800649c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800649c:	b590      	push	{r4, r7, lr}
 800649e:	b089      	sub	sp, #36	; 0x24
 80064a0:	af02      	add	r7, sp, #8
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	000c      	movs	r4, r1
 80064a6:	0010      	movs	r0, r2
 80064a8:	0019      	movs	r1, r3
 80064aa:	230a      	movs	r3, #10
 80064ac:	18fb      	adds	r3, r7, r3
 80064ae:	1c22      	adds	r2, r4, #0
 80064b0:	801a      	strh	r2, [r3, #0]
 80064b2:	2308      	movs	r3, #8
 80064b4:	18fb      	adds	r3, r7, r3
 80064b6:	1c02      	adds	r2, r0, #0
 80064b8:	801a      	strh	r2, [r3, #0]
 80064ba:	1dbb      	adds	r3, r7, #6
 80064bc:	1c0a      	adds	r2, r1, #0
 80064be:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2241      	movs	r2, #65	; 0x41
 80064c4:	5c9b      	ldrb	r3, [r3, r2]
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	2b20      	cmp	r3, #32
 80064ca:	d000      	beq.n	80064ce <HAL_I2C_Mem_Write+0x32>
 80064cc:	e10c      	b.n	80066e8 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80064ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d004      	beq.n	80064de <HAL_I2C_Mem_Write+0x42>
 80064d4:	232c      	movs	r3, #44	; 0x2c
 80064d6:	18fb      	adds	r3, r7, r3
 80064d8:	881b      	ldrh	r3, [r3, #0]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d105      	bne.n	80064ea <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2280      	movs	r2, #128	; 0x80
 80064e2:	0092      	lsls	r2, r2, #2
 80064e4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e0ff      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2240      	movs	r2, #64	; 0x40
 80064ee:	5c9b      	ldrb	r3, [r3, r2]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d101      	bne.n	80064f8 <HAL_I2C_Mem_Write+0x5c>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e0f8      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2240      	movs	r2, #64	; 0x40
 80064fc:	2101      	movs	r1, #1
 80064fe:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006500:	f7fe fe2e 	bl	8005160 <HAL_GetTick>
 8006504:	0003      	movs	r3, r0
 8006506:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006508:	2380      	movs	r3, #128	; 0x80
 800650a:	0219      	lsls	r1, r3, #8
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	2319      	movs	r3, #25
 8006514:	2201      	movs	r2, #1
 8006516:	f000 f975 	bl	8006804 <I2C_WaitOnFlagUntilTimeout>
 800651a:	1e03      	subs	r3, r0, #0
 800651c:	d001      	beq.n	8006522 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e0e3      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2241      	movs	r2, #65	; 0x41
 8006526:	2121      	movs	r1, #33	; 0x21
 8006528:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2242      	movs	r2, #66	; 0x42
 800652e:	2140      	movs	r1, #64	; 0x40
 8006530:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800653c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	222c      	movs	r2, #44	; 0x2c
 8006542:	18ba      	adds	r2, r7, r2
 8006544:	8812      	ldrh	r2, [r2, #0]
 8006546:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800654e:	1dbb      	adds	r3, r7, #6
 8006550:	881c      	ldrh	r4, [r3, #0]
 8006552:	2308      	movs	r3, #8
 8006554:	18fb      	adds	r3, r7, r3
 8006556:	881a      	ldrh	r2, [r3, #0]
 8006558:	230a      	movs	r3, #10
 800655a:	18fb      	adds	r3, r7, r3
 800655c:	8819      	ldrh	r1, [r3, #0]
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	9301      	str	r3, [sp, #4]
 8006564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006566:	9300      	str	r3, [sp, #0]
 8006568:	0023      	movs	r3, r4
 800656a:	f000 f8c5 	bl	80066f8 <I2C_RequestMemoryWrite>
 800656e:	1e03      	subs	r3, r0, #0
 8006570:	d005      	beq.n	800657e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2240      	movs	r2, #64	; 0x40
 8006576:	2100      	movs	r1, #0
 8006578:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e0b5      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006582:	b29b      	uxth	r3, r3
 8006584:	2bff      	cmp	r3, #255	; 0xff
 8006586:	d911      	bls.n	80065ac <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	22ff      	movs	r2, #255	; 0xff
 800658c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006592:	b2da      	uxtb	r2, r3
 8006594:	2380      	movs	r3, #128	; 0x80
 8006596:	045c      	lsls	r4, r3, #17
 8006598:	230a      	movs	r3, #10
 800659a:	18fb      	adds	r3, r7, r3
 800659c:	8819      	ldrh	r1, [r3, #0]
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	2300      	movs	r3, #0
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	0023      	movs	r3, r4
 80065a6:	f000 fae7 	bl	8006b78 <I2C_TransferConfig>
 80065aa:	e012      	b.n	80065d2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ba:	b2da      	uxtb	r2, r3
 80065bc:	2380      	movs	r3, #128	; 0x80
 80065be:	049c      	lsls	r4, r3, #18
 80065c0:	230a      	movs	r3, #10
 80065c2:	18fb      	adds	r3, r7, r3
 80065c4:	8819      	ldrh	r1, [r3, #0]
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	2300      	movs	r3, #0
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	0023      	movs	r3, r4
 80065ce:	f000 fad3 	bl	8006b78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	0018      	movs	r0, r3
 80065da:	f000 f952 	bl	8006882 <I2C_WaitOnTXISFlagUntilTimeout>
 80065de:	1e03      	subs	r3, r0, #0
 80065e0:	d001      	beq.n	80065e6 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e081      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	781a      	ldrb	r2, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f6:	1c5a      	adds	r2, r3, #1
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006600:	b29b      	uxth	r3, r3
 8006602:	3b01      	subs	r3, #1
 8006604:	b29a      	uxth	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800660e:	3b01      	subs	r3, #1
 8006610:	b29a      	uxth	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800661a:	b29b      	uxth	r3, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	d03a      	beq.n	8006696 <HAL_I2C_Mem_Write+0x1fa>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006624:	2b00      	cmp	r3, #0
 8006626:	d136      	bne.n	8006696 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	0013      	movs	r3, r2
 8006632:	2200      	movs	r2, #0
 8006634:	2180      	movs	r1, #128	; 0x80
 8006636:	f000 f8e5 	bl	8006804 <I2C_WaitOnFlagUntilTimeout>
 800663a:	1e03      	subs	r3, r0, #0
 800663c:	d001      	beq.n	8006642 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e053      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006646:	b29b      	uxth	r3, r3
 8006648:	2bff      	cmp	r3, #255	; 0xff
 800664a:	d911      	bls.n	8006670 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	22ff      	movs	r2, #255	; 0xff
 8006650:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006656:	b2da      	uxtb	r2, r3
 8006658:	2380      	movs	r3, #128	; 0x80
 800665a:	045c      	lsls	r4, r3, #17
 800665c:	230a      	movs	r3, #10
 800665e:	18fb      	adds	r3, r7, r3
 8006660:	8819      	ldrh	r1, [r3, #0]
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	2300      	movs	r3, #0
 8006666:	9300      	str	r3, [sp, #0]
 8006668:	0023      	movs	r3, r4
 800666a:	f000 fa85 	bl	8006b78 <I2C_TransferConfig>
 800666e:	e012      	b.n	8006696 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006674:	b29a      	uxth	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800667e:	b2da      	uxtb	r2, r3
 8006680:	2380      	movs	r3, #128	; 0x80
 8006682:	049c      	lsls	r4, r3, #18
 8006684:	230a      	movs	r3, #10
 8006686:	18fb      	adds	r3, r7, r3
 8006688:	8819      	ldrh	r1, [r3, #0]
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	2300      	movs	r3, #0
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	0023      	movs	r3, r4
 8006692:	f000 fa71 	bl	8006b78 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800669a:	b29b      	uxth	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	d198      	bne.n	80065d2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	0018      	movs	r0, r3
 80066a8:	f000 f92a 	bl	8006900 <I2C_WaitOnSTOPFlagUntilTimeout>
 80066ac:	1e03      	subs	r3, r0, #0
 80066ae:	d001      	beq.n	80066b4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e01a      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2220      	movs	r2, #32
 80066ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685a      	ldr	r2, [r3, #4]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	490b      	ldr	r1, [pc, #44]	; (80066f4 <HAL_I2C_Mem_Write+0x258>)
 80066c8:	400a      	ands	r2, r1
 80066ca:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2241      	movs	r2, #65	; 0x41
 80066d0:	2120      	movs	r1, #32
 80066d2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2242      	movs	r2, #66	; 0x42
 80066d8:	2100      	movs	r1, #0
 80066da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2240      	movs	r2, #64	; 0x40
 80066e0:	2100      	movs	r1, #0
 80066e2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80066e4:	2300      	movs	r3, #0
 80066e6:	e000      	b.n	80066ea <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80066e8:	2302      	movs	r3, #2
  }
}
 80066ea:	0018      	movs	r0, r3
 80066ec:	46bd      	mov	sp, r7
 80066ee:	b007      	add	sp, #28
 80066f0:	bd90      	pop	{r4, r7, pc}
 80066f2:	46c0      	nop			; (mov r8, r8)
 80066f4:	fe00e800 	.word	0xfe00e800

080066f8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80066f8:	b5b0      	push	{r4, r5, r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af02      	add	r7, sp, #8
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	000c      	movs	r4, r1
 8006702:	0010      	movs	r0, r2
 8006704:	0019      	movs	r1, r3
 8006706:	250a      	movs	r5, #10
 8006708:	197b      	adds	r3, r7, r5
 800670a:	1c22      	adds	r2, r4, #0
 800670c:	801a      	strh	r2, [r3, #0]
 800670e:	2308      	movs	r3, #8
 8006710:	18fb      	adds	r3, r7, r3
 8006712:	1c02      	adds	r2, r0, #0
 8006714:	801a      	strh	r2, [r3, #0]
 8006716:	1dbb      	adds	r3, r7, #6
 8006718:	1c0a      	adds	r2, r1, #0
 800671a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800671c:	1dbb      	adds	r3, r7, #6
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	b2da      	uxtb	r2, r3
 8006722:	2380      	movs	r3, #128	; 0x80
 8006724:	045c      	lsls	r4, r3, #17
 8006726:	197b      	adds	r3, r7, r5
 8006728:	8819      	ldrh	r1, [r3, #0]
 800672a:	68f8      	ldr	r0, [r7, #12]
 800672c:	4b23      	ldr	r3, [pc, #140]	; (80067bc <I2C_RequestMemoryWrite+0xc4>)
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	0023      	movs	r3, r4
 8006732:	f000 fa21 	bl	8006b78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006738:	6a39      	ldr	r1, [r7, #32]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	0018      	movs	r0, r3
 800673e:	f000 f8a0 	bl	8006882 <I2C_WaitOnTXISFlagUntilTimeout>
 8006742:	1e03      	subs	r3, r0, #0
 8006744:	d001      	beq.n	800674a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e033      	b.n	80067b2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800674a:	1dbb      	adds	r3, r7, #6
 800674c:	881b      	ldrh	r3, [r3, #0]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d107      	bne.n	8006762 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006752:	2308      	movs	r3, #8
 8006754:	18fb      	adds	r3, r7, r3
 8006756:	881b      	ldrh	r3, [r3, #0]
 8006758:	b2da      	uxtb	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	629a      	str	r2, [r3, #40]	; 0x28
 8006760:	e019      	b.n	8006796 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006762:	2308      	movs	r3, #8
 8006764:	18fb      	adds	r3, r7, r3
 8006766:	881b      	ldrh	r3, [r3, #0]
 8006768:	0a1b      	lsrs	r3, r3, #8
 800676a:	b29b      	uxth	r3, r3
 800676c:	b2da      	uxtb	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006776:	6a39      	ldr	r1, [r7, #32]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	0018      	movs	r0, r3
 800677c:	f000 f881 	bl	8006882 <I2C_WaitOnTXISFlagUntilTimeout>
 8006780:	1e03      	subs	r3, r0, #0
 8006782:	d001      	beq.n	8006788 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e014      	b.n	80067b2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006788:	2308      	movs	r3, #8
 800678a:	18fb      	adds	r3, r7, r3
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	b2da      	uxtb	r2, r3
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006796:	6a3a      	ldr	r2, [r7, #32]
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	0013      	movs	r3, r2
 80067a0:	2200      	movs	r2, #0
 80067a2:	2180      	movs	r1, #128	; 0x80
 80067a4:	f000 f82e 	bl	8006804 <I2C_WaitOnFlagUntilTimeout>
 80067a8:	1e03      	subs	r3, r0, #0
 80067aa:	d001      	beq.n	80067b0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	e000      	b.n	80067b2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	0018      	movs	r0, r3
 80067b4:	46bd      	mov	sp, r7
 80067b6:	b004      	add	sp, #16
 80067b8:	bdb0      	pop	{r4, r5, r7, pc}
 80067ba:	46c0      	nop			; (mov r8, r8)
 80067bc:	80002000 	.word	0x80002000

080067c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	2202      	movs	r2, #2
 80067d0:	4013      	ands	r3, r2
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d103      	bne.n	80067de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2200      	movs	r2, #0
 80067dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	2201      	movs	r2, #1
 80067e6:	4013      	ands	r3, r2
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d007      	beq.n	80067fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	699a      	ldr	r2, [r3, #24]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2101      	movs	r1, #1
 80067f8:	430a      	orrs	r2, r1
 80067fa:	619a      	str	r2, [r3, #24]
  }
}
 80067fc:	46c0      	nop			; (mov r8, r8)
 80067fe:	46bd      	mov	sp, r7
 8006800:	b002      	add	sp, #8
 8006802:	bd80      	pop	{r7, pc}

08006804 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	603b      	str	r3, [r7, #0]
 8006810:	1dfb      	adds	r3, r7, #7
 8006812:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006814:	e021      	b.n	800685a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	3301      	adds	r3, #1
 800681a:	d01e      	beq.n	800685a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800681c:	f7fe fca0 	bl	8005160 <HAL_GetTick>
 8006820:	0002      	movs	r2, r0
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	429a      	cmp	r2, r3
 800682a:	d302      	bcc.n	8006832 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d113      	bne.n	800685a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006836:	2220      	movs	r2, #32
 8006838:	431a      	orrs	r2, r3
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2241      	movs	r2, #65	; 0x41
 8006842:	2120      	movs	r1, #32
 8006844:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2242      	movs	r2, #66	; 0x42
 800684a:	2100      	movs	r1, #0
 800684c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2240      	movs	r2, #64	; 0x40
 8006852:	2100      	movs	r1, #0
 8006854:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e00f      	b.n	800687a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	4013      	ands	r3, r2
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	425a      	negs	r2, r3
 800686a:	4153      	adcs	r3, r2
 800686c:	b2db      	uxtb	r3, r3
 800686e:	001a      	movs	r2, r3
 8006870:	1dfb      	adds	r3, r7, #7
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	429a      	cmp	r2, r3
 8006876:	d0ce      	beq.n	8006816 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	0018      	movs	r0, r3
 800687c:	46bd      	mov	sp, r7
 800687e:	b004      	add	sp, #16
 8006880:	bd80      	pop	{r7, pc}

08006882 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b084      	sub	sp, #16
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800688e:	e02b      	b.n	80068e8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	68b9      	ldr	r1, [r7, #8]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	0018      	movs	r0, r3
 8006898:	f000 f86e 	bl	8006978 <I2C_IsErrorOccurred>
 800689c:	1e03      	subs	r3, r0, #0
 800689e:	d001      	beq.n	80068a4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e029      	b.n	80068f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	3301      	adds	r3, #1
 80068a8:	d01e      	beq.n	80068e8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068aa:	f7fe fc59 	bl	8005160 <HAL_GetTick>
 80068ae:	0002      	movs	r2, r0
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	68ba      	ldr	r2, [r7, #8]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d302      	bcc.n	80068c0 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d113      	bne.n	80068e8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068c4:	2220      	movs	r2, #32
 80068c6:	431a      	orrs	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2241      	movs	r2, #65	; 0x41
 80068d0:	2120      	movs	r1, #32
 80068d2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2242      	movs	r2, #66	; 0x42
 80068d8:	2100      	movs	r1, #0
 80068da:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2240      	movs	r2, #64	; 0x40
 80068e0:	2100      	movs	r1, #0
 80068e2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e007      	b.n	80068f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	2202      	movs	r2, #2
 80068f0:	4013      	ands	r3, r2
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d1cc      	bne.n	8006890 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	0018      	movs	r0, r3
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b004      	add	sp, #16
 80068fe:	bd80      	pop	{r7, pc}

08006900 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800690c:	e028      	b.n	8006960 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	68b9      	ldr	r1, [r7, #8]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	0018      	movs	r0, r3
 8006916:	f000 f82f 	bl	8006978 <I2C_IsErrorOccurred>
 800691a:	1e03      	subs	r3, r0, #0
 800691c:	d001      	beq.n	8006922 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e026      	b.n	8006970 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006922:	f7fe fc1d 	bl	8005160 <HAL_GetTick>
 8006926:	0002      	movs	r2, r0
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	429a      	cmp	r2, r3
 8006930:	d302      	bcc.n	8006938 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d113      	bne.n	8006960 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800693c:	2220      	movs	r2, #32
 800693e:	431a      	orrs	r2, r3
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2241      	movs	r2, #65	; 0x41
 8006948:	2120      	movs	r1, #32
 800694a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2242      	movs	r2, #66	; 0x42
 8006950:	2100      	movs	r1, #0
 8006952:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2240      	movs	r2, #64	; 0x40
 8006958:	2100      	movs	r1, #0
 800695a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e007      	b.n	8006970 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	2220      	movs	r2, #32
 8006968:	4013      	ands	r3, r2
 800696a:	2b20      	cmp	r3, #32
 800696c:	d1cf      	bne.n	800690e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	0018      	movs	r0, r3
 8006972:	46bd      	mov	sp, r7
 8006974:	b004      	add	sp, #16
 8006976:	bd80      	pop	{r7, pc}

08006978 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006978:	b590      	push	{r4, r7, lr}
 800697a:	b08b      	sub	sp, #44	; 0x2c
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006984:	2327      	movs	r3, #39	; 0x27
 8006986:	18fb      	adds	r3, r7, r3
 8006988:	2200      	movs	r2, #0
 800698a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006994:	2300      	movs	r3, #0
 8006996:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	2210      	movs	r2, #16
 80069a0:	4013      	ands	r3, r2
 80069a2:	d100      	bne.n	80069a6 <I2C_IsErrorOccurred+0x2e>
 80069a4:	e082      	b.n	8006aac <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2210      	movs	r2, #16
 80069ac:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80069ae:	e060      	b.n	8006a72 <I2C_IsErrorOccurred+0xfa>
 80069b0:	2427      	movs	r4, #39	; 0x27
 80069b2:	193b      	adds	r3, r7, r4
 80069b4:	193a      	adds	r2, r7, r4
 80069b6:	7812      	ldrb	r2, [r2, #0]
 80069b8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	3301      	adds	r3, #1
 80069be:	d058      	beq.n	8006a72 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80069c0:	f7fe fbce 	bl	8005160 <HAL_GetTick>
 80069c4:	0002      	movs	r2, r0
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d306      	bcc.n	80069de <I2C_IsErrorOccurred+0x66>
 80069d0:	193b      	adds	r3, r7, r4
 80069d2:	193a      	adds	r2, r7, r4
 80069d4:	7812      	ldrb	r2, [r2, #0]
 80069d6:	701a      	strb	r2, [r3, #0]
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d149      	bne.n	8006a72 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	2380      	movs	r3, #128	; 0x80
 80069e6:	01db      	lsls	r3, r3, #7
 80069e8:	4013      	ands	r3, r2
 80069ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80069ec:	2013      	movs	r0, #19
 80069ee:	183b      	adds	r3, r7, r0
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	2142      	movs	r1, #66	; 0x42
 80069f4:	5c52      	ldrb	r2, [r2, r1]
 80069f6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	699a      	ldr	r2, [r3, #24]
 80069fe:	2380      	movs	r3, #128	; 0x80
 8006a00:	021b      	lsls	r3, r3, #8
 8006a02:	401a      	ands	r2, r3
 8006a04:	2380      	movs	r3, #128	; 0x80
 8006a06:	021b      	lsls	r3, r3, #8
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d126      	bne.n	8006a5a <I2C_IsErrorOccurred+0xe2>
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	2380      	movs	r3, #128	; 0x80
 8006a10:	01db      	lsls	r3, r3, #7
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d021      	beq.n	8006a5a <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8006a16:	183b      	adds	r3, r7, r0
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	2b20      	cmp	r3, #32
 8006a1c:	d01d      	beq.n	8006a5a <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2180      	movs	r1, #128	; 0x80
 8006a2a:	01c9      	lsls	r1, r1, #7
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006a30:	f7fe fb96 	bl	8005160 <HAL_GetTick>
 8006a34:	0003      	movs	r3, r0
 8006a36:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a38:	e00f      	b.n	8006a5a <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006a3a:	f7fe fb91 	bl	8005160 <HAL_GetTick>
 8006a3e:	0002      	movs	r2, r0
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	2b19      	cmp	r3, #25
 8006a46:	d908      	bls.n	8006a5a <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006a48:	6a3b      	ldr	r3, [r7, #32]
 8006a4a:	2220      	movs	r2, #32
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006a50:	2327      	movs	r3, #39	; 0x27
 8006a52:	18fb      	adds	r3, r7, r3
 8006a54:	2201      	movs	r2, #1
 8006a56:	701a      	strb	r2, [r3, #0]

              break;
 8006a58:	e00b      	b.n	8006a72 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	2220      	movs	r2, #32
 8006a62:	4013      	ands	r3, r2
 8006a64:	2127      	movs	r1, #39	; 0x27
 8006a66:	187a      	adds	r2, r7, r1
 8006a68:	1879      	adds	r1, r7, r1
 8006a6a:	7809      	ldrb	r1, [r1, #0]
 8006a6c:	7011      	strb	r1, [r2, #0]
 8006a6e:	2b20      	cmp	r3, #32
 8006a70:	d1e3      	bne.n	8006a3a <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	2220      	movs	r2, #32
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	2b20      	cmp	r3, #32
 8006a7e:	d004      	beq.n	8006a8a <I2C_IsErrorOccurred+0x112>
 8006a80:	2327      	movs	r3, #39	; 0x27
 8006a82:	18fb      	adds	r3, r7, r3
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d092      	beq.n	80069b0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a8a:	2327      	movs	r3, #39	; 0x27
 8006a8c:	18fb      	adds	r3, r7, r3
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d103      	bne.n	8006a9c <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
 8006a9e:	2204      	movs	r2, #4
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006aa4:	2327      	movs	r3, #39	; 0x27
 8006aa6:	18fb      	adds	r3, r7, r3
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006ab4:	69ba      	ldr	r2, [r7, #24]
 8006ab6:	2380      	movs	r3, #128	; 0x80
 8006ab8:	005b      	lsls	r3, r3, #1
 8006aba:	4013      	ands	r3, r2
 8006abc:	d00c      	beq.n	8006ad8 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2280      	movs	r2, #128	; 0x80
 8006acc:	0052      	lsls	r2, r2, #1
 8006ace:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ad0:	2327      	movs	r3, #39	; 0x27
 8006ad2:	18fb      	adds	r3, r7, r3
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006ad8:	69ba      	ldr	r2, [r7, #24]
 8006ada:	2380      	movs	r3, #128	; 0x80
 8006adc:	00db      	lsls	r3, r3, #3
 8006ade:	4013      	ands	r3, r2
 8006ae0:	d00c      	beq.n	8006afc <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006ae2:	6a3b      	ldr	r3, [r7, #32]
 8006ae4:	2208      	movs	r2, #8
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2280      	movs	r2, #128	; 0x80
 8006af0:	00d2      	lsls	r2, r2, #3
 8006af2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006af4:	2327      	movs	r3, #39	; 0x27
 8006af6:	18fb      	adds	r3, r7, r3
 8006af8:	2201      	movs	r2, #1
 8006afa:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006afc:	69ba      	ldr	r2, [r7, #24]
 8006afe:	2380      	movs	r3, #128	; 0x80
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	4013      	ands	r3, r2
 8006b04:	d00c      	beq.n	8006b20 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006b06:	6a3b      	ldr	r3, [r7, #32]
 8006b08:	2202      	movs	r2, #2
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2280      	movs	r2, #128	; 0x80
 8006b14:	0092      	lsls	r2, r2, #2
 8006b16:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006b18:	2327      	movs	r3, #39	; 0x27
 8006b1a:	18fb      	adds	r3, r7, r3
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006b20:	2327      	movs	r3, #39	; 0x27
 8006b22:	18fb      	adds	r3, r7, r3
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d01d      	beq.n	8006b66 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	0018      	movs	r0, r3
 8006b2e:	f7ff fe47 	bl	80067c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	490d      	ldr	r1, [pc, #52]	; (8006b74 <I2C_IsErrorOccurred+0x1fc>)
 8006b3e:	400a      	ands	r2, r1
 8006b40:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2241      	movs	r2, #65	; 0x41
 8006b52:	2120      	movs	r1, #32
 8006b54:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2242      	movs	r2, #66	; 0x42
 8006b5a:	2100      	movs	r1, #0
 8006b5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2240      	movs	r2, #64	; 0x40
 8006b62:	2100      	movs	r1, #0
 8006b64:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006b66:	2327      	movs	r3, #39	; 0x27
 8006b68:	18fb      	adds	r3, r7, r3
 8006b6a:	781b      	ldrb	r3, [r3, #0]
}
 8006b6c:	0018      	movs	r0, r3
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	b00b      	add	sp, #44	; 0x2c
 8006b72:	bd90      	pop	{r4, r7, pc}
 8006b74:	fe00e800 	.word	0xfe00e800

08006b78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006b78:	b590      	push	{r4, r7, lr}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	0008      	movs	r0, r1
 8006b82:	0011      	movs	r1, r2
 8006b84:	607b      	str	r3, [r7, #4]
 8006b86:	240a      	movs	r4, #10
 8006b88:	193b      	adds	r3, r7, r4
 8006b8a:	1c02      	adds	r2, r0, #0
 8006b8c:	801a      	strh	r2, [r3, #0]
 8006b8e:	2009      	movs	r0, #9
 8006b90:	183b      	adds	r3, r7, r0
 8006b92:	1c0a      	adds	r2, r1, #0
 8006b94:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b96:	193b      	adds	r3, r7, r4
 8006b98:	881b      	ldrh	r3, [r3, #0]
 8006b9a:	059b      	lsls	r3, r3, #22
 8006b9c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b9e:	183b      	adds	r3, r7, r0
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	0419      	lsls	r1, r3, #16
 8006ba4:	23ff      	movs	r3, #255	; 0xff
 8006ba6:	041b      	lsls	r3, r3, #16
 8006ba8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006baa:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	005b      	lsls	r3, r3, #1
 8006bb6:	085b      	lsrs	r3, r3, #1
 8006bb8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bc2:	0d51      	lsrs	r1, r2, #21
 8006bc4:	2280      	movs	r2, #128	; 0x80
 8006bc6:	00d2      	lsls	r2, r2, #3
 8006bc8:	400a      	ands	r2, r1
 8006bca:	4907      	ldr	r1, [pc, #28]	; (8006be8 <I2C_TransferConfig+0x70>)
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	43d2      	mvns	r2, r2
 8006bd0:	401a      	ands	r2, r3
 8006bd2:	0011      	movs	r1, r2
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	430a      	orrs	r2, r1
 8006bdc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006bde:	46c0      	nop			; (mov r8, r8)
 8006be0:	46bd      	mov	sp, r7
 8006be2:	b007      	add	sp, #28
 8006be4:	bd90      	pop	{r4, r7, pc}
 8006be6:	46c0      	nop			; (mov r8, r8)
 8006be8:	03ff63ff 	.word	0x03ff63ff

08006bec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2241      	movs	r2, #65	; 0x41
 8006bfa:	5c9b      	ldrb	r3, [r3, r2]
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b20      	cmp	r3, #32
 8006c00:	d138      	bne.n	8006c74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2240      	movs	r2, #64	; 0x40
 8006c06:	5c9b      	ldrb	r3, [r3, r2]
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d101      	bne.n	8006c10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006c0c:	2302      	movs	r3, #2
 8006c0e:	e032      	b.n	8006c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2240      	movs	r2, #64	; 0x40
 8006c14:	2101      	movs	r1, #1
 8006c16:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2241      	movs	r2, #65	; 0x41
 8006c1c:	2124      	movs	r1, #36	; 0x24
 8006c1e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2101      	movs	r1, #1
 8006c2c:	438a      	bics	r2, r1
 8006c2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4911      	ldr	r1, [pc, #68]	; (8006c80 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006c3c:	400a      	ands	r2, r1
 8006c3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	6819      	ldr	r1, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	683a      	ldr	r2, [r7, #0]
 8006c4c:	430a      	orrs	r2, r1
 8006c4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2101      	movs	r1, #1
 8006c5c:	430a      	orrs	r2, r1
 8006c5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2241      	movs	r2, #65	; 0x41
 8006c64:	2120      	movs	r1, #32
 8006c66:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2240      	movs	r2, #64	; 0x40
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006c70:	2300      	movs	r3, #0
 8006c72:	e000      	b.n	8006c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c74:	2302      	movs	r3, #2
  }
}
 8006c76:	0018      	movs	r0, r3
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	b002      	add	sp, #8
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	46c0      	nop			; (mov r8, r8)
 8006c80:	ffffefff 	.word	0xffffefff

08006c84 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2241      	movs	r2, #65	; 0x41
 8006c92:	5c9b      	ldrb	r3, [r3, r2]
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b20      	cmp	r3, #32
 8006c98:	d139      	bne.n	8006d0e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2240      	movs	r2, #64	; 0x40
 8006c9e:	5c9b      	ldrb	r3, [r3, r2]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d101      	bne.n	8006ca8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	e033      	b.n	8006d10 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2240      	movs	r2, #64	; 0x40
 8006cac:	2101      	movs	r1, #1
 8006cae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2241      	movs	r2, #65	; 0x41
 8006cb4:	2124      	movs	r1, #36	; 0x24
 8006cb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2101      	movs	r1, #1
 8006cc4:	438a      	bics	r2, r1
 8006cc6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4a11      	ldr	r2, [pc, #68]	; (8006d18 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	021b      	lsls	r3, r3, #8
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2101      	movs	r1, #1
 8006cf6:	430a      	orrs	r2, r1
 8006cf8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2241      	movs	r2, #65	; 0x41
 8006cfe:	2120      	movs	r1, #32
 8006d00:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2240      	movs	r2, #64	; 0x40
 8006d06:	2100      	movs	r1, #0
 8006d08:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	e000      	b.n	8006d10 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006d0e:	2302      	movs	r3, #2
  }
}
 8006d10:	0018      	movs	r0, r3
 8006d12:	46bd      	mov	sp, r7
 8006d14:	b004      	add	sp, #16
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	fffff0ff 	.word	0xfffff0ff

08006d1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006d24:	4b19      	ldr	r3, [pc, #100]	; (8006d8c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a19      	ldr	r2, [pc, #100]	; (8006d90 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	0019      	movs	r1, r3
 8006d2e:	4b17      	ldr	r3, [pc, #92]	; (8006d8c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	430a      	orrs	r2, r1
 8006d34:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	2380      	movs	r3, #128	; 0x80
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d11f      	bne.n	8006d80 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006d40:	4b14      	ldr	r3, [pc, #80]	; (8006d94 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	0013      	movs	r3, r2
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	189b      	adds	r3, r3, r2
 8006d4a:	005b      	lsls	r3, r3, #1
 8006d4c:	4912      	ldr	r1, [pc, #72]	; (8006d98 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8006d4e:	0018      	movs	r0, r3
 8006d50:	f7f9 f9f4 	bl	800013c <__udivsi3>
 8006d54:	0003      	movs	r3, r0
 8006d56:	3301      	adds	r3, #1
 8006d58:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d5a:	e008      	b.n	8006d6e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d003      	beq.n	8006d6a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	3b01      	subs	r3, #1
 8006d66:	60fb      	str	r3, [r7, #12]
 8006d68:	e001      	b.n	8006d6e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e009      	b.n	8006d82 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d6e:	4b07      	ldr	r3, [pc, #28]	; (8006d8c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006d70:	695a      	ldr	r2, [r3, #20]
 8006d72:	2380      	movs	r3, #128	; 0x80
 8006d74:	00db      	lsls	r3, r3, #3
 8006d76:	401a      	ands	r2, r3
 8006d78:	2380      	movs	r3, #128	; 0x80
 8006d7a:	00db      	lsls	r3, r3, #3
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d0ed      	beq.n	8006d5c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006d80:	2300      	movs	r3, #0
}
 8006d82:	0018      	movs	r0, r3
 8006d84:	46bd      	mov	sp, r7
 8006d86:	b004      	add	sp, #16
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	46c0      	nop			; (mov r8, r8)
 8006d8c:	40007000 	.word	0x40007000
 8006d90:	fffff9ff 	.word	0xfffff9ff
 8006d94:	200000a4 	.word	0x200000a4
 8006d98:	000f4240 	.word	0x000f4240

08006d9c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006da0:	4b03      	ldr	r3, [pc, #12]	; (8006db0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8006da2:	689a      	ldr	r2, [r3, #8]
 8006da4:	23e0      	movs	r3, #224	; 0xe0
 8006da6:	01db      	lsls	r3, r3, #7
 8006da8:	4013      	ands	r3, r2
}
 8006daa:	0018      	movs	r0, r3
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	40021000 	.word	0x40021000

08006db4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b088      	sub	sp, #32
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d101      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e2fe      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	4013      	ands	r3, r2
 8006dce:	d100      	bne.n	8006dd2 <HAL_RCC_OscConfig+0x1e>
 8006dd0:	e07c      	b.n	8006ecc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dd2:	4bc3      	ldr	r3, [pc, #780]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	2238      	movs	r2, #56	; 0x38
 8006dd8:	4013      	ands	r3, r2
 8006dda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ddc:	4bc0      	ldr	r3, [pc, #768]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	2203      	movs	r2, #3
 8006de2:	4013      	ands	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	2b10      	cmp	r3, #16
 8006dea:	d102      	bne.n	8006df2 <HAL_RCC_OscConfig+0x3e>
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	2b03      	cmp	r3, #3
 8006df0:	d002      	beq.n	8006df8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	2b08      	cmp	r3, #8
 8006df6:	d10b      	bne.n	8006e10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006df8:	4bb9      	ldr	r3, [pc, #740]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	2380      	movs	r3, #128	; 0x80
 8006dfe:	029b      	lsls	r3, r3, #10
 8006e00:	4013      	ands	r3, r2
 8006e02:	d062      	beq.n	8006eca <HAL_RCC_OscConfig+0x116>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d15e      	bne.n	8006eca <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e2d9      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	2380      	movs	r3, #128	; 0x80
 8006e16:	025b      	lsls	r3, r3, #9
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d107      	bne.n	8006e2c <HAL_RCC_OscConfig+0x78>
 8006e1c:	4bb0      	ldr	r3, [pc, #704]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	4baf      	ldr	r3, [pc, #700]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e22:	2180      	movs	r1, #128	; 0x80
 8006e24:	0249      	lsls	r1, r1, #9
 8006e26:	430a      	orrs	r2, r1
 8006e28:	601a      	str	r2, [r3, #0]
 8006e2a:	e020      	b.n	8006e6e <HAL_RCC_OscConfig+0xba>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	23a0      	movs	r3, #160	; 0xa0
 8006e32:	02db      	lsls	r3, r3, #11
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d10e      	bne.n	8006e56 <HAL_RCC_OscConfig+0xa2>
 8006e38:	4ba9      	ldr	r3, [pc, #676]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	4ba8      	ldr	r3, [pc, #672]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e3e:	2180      	movs	r1, #128	; 0x80
 8006e40:	02c9      	lsls	r1, r1, #11
 8006e42:	430a      	orrs	r2, r1
 8006e44:	601a      	str	r2, [r3, #0]
 8006e46:	4ba6      	ldr	r3, [pc, #664]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	4ba5      	ldr	r3, [pc, #660]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e4c:	2180      	movs	r1, #128	; 0x80
 8006e4e:	0249      	lsls	r1, r1, #9
 8006e50:	430a      	orrs	r2, r1
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	e00b      	b.n	8006e6e <HAL_RCC_OscConfig+0xba>
 8006e56:	4ba2      	ldr	r3, [pc, #648]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	4ba1      	ldr	r3, [pc, #644]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e5c:	49a1      	ldr	r1, [pc, #644]	; (80070e4 <HAL_RCC_OscConfig+0x330>)
 8006e5e:	400a      	ands	r2, r1
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	4b9f      	ldr	r3, [pc, #636]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	4b9e      	ldr	r3, [pc, #632]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e68:	499f      	ldr	r1, [pc, #636]	; (80070e8 <HAL_RCC_OscConfig+0x334>)
 8006e6a:	400a      	ands	r2, r1
 8006e6c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d014      	beq.n	8006ea0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e76:	f7fe f973 	bl	8005160 <HAL_GetTick>
 8006e7a:	0003      	movs	r3, r0
 8006e7c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e7e:	e008      	b.n	8006e92 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e80:	f7fe f96e 	bl	8005160 <HAL_GetTick>
 8006e84:	0002      	movs	r2, r0
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	2b64      	cmp	r3, #100	; 0x64
 8006e8c:	d901      	bls.n	8006e92 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e298      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e92:	4b93      	ldr	r3, [pc, #588]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	2380      	movs	r3, #128	; 0x80
 8006e98:	029b      	lsls	r3, r3, #10
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	d0f0      	beq.n	8006e80 <HAL_RCC_OscConfig+0xcc>
 8006e9e:	e015      	b.n	8006ecc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea0:	f7fe f95e 	bl	8005160 <HAL_GetTick>
 8006ea4:	0003      	movs	r3, r0
 8006ea6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ea8:	e008      	b.n	8006ebc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006eaa:	f7fe f959 	bl	8005160 <HAL_GetTick>
 8006eae:	0002      	movs	r2, r0
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	2b64      	cmp	r3, #100	; 0x64
 8006eb6:	d901      	bls.n	8006ebc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	e283      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ebc:	4b88      	ldr	r3, [pc, #544]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	2380      	movs	r3, #128	; 0x80
 8006ec2:	029b      	lsls	r3, r3, #10
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	d1f0      	bne.n	8006eaa <HAL_RCC_OscConfig+0xf6>
 8006ec8:	e000      	b.n	8006ecc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006eca:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2202      	movs	r2, #2
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	d100      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x124>
 8006ed6:	e099      	b.n	800700c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ed8:	4b81      	ldr	r3, [pc, #516]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	2238      	movs	r2, #56	; 0x38
 8006ede:	4013      	ands	r3, r2
 8006ee0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ee2:	4b7f      	ldr	r3, [pc, #508]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	2203      	movs	r2, #3
 8006ee8:	4013      	ands	r3, r2
 8006eea:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8006eec:	69bb      	ldr	r3, [r7, #24]
 8006eee:	2b10      	cmp	r3, #16
 8006ef0:	d102      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x144>
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d002      	beq.n	8006efe <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d135      	bne.n	8006f6a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006efe:	4b78      	ldr	r3, [pc, #480]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	2380      	movs	r3, #128	; 0x80
 8006f04:	00db      	lsls	r3, r3, #3
 8006f06:	4013      	ands	r3, r2
 8006f08:	d005      	beq.n	8006f16 <HAL_RCC_OscConfig+0x162>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e256      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f16:	4b72      	ldr	r3, [pc, #456]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	4a74      	ldr	r2, [pc, #464]	; (80070ec <HAL_RCC_OscConfig+0x338>)
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	0019      	movs	r1, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	695b      	ldr	r3, [r3, #20]
 8006f24:	021a      	lsls	r2, r3, #8
 8006f26:	4b6e      	ldr	r3, [pc, #440]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f28:	430a      	orrs	r2, r1
 8006f2a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d112      	bne.n	8006f58 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006f32:	4b6b      	ldr	r3, [pc, #428]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a6e      	ldr	r2, [pc, #440]	; (80070f0 <HAL_RCC_OscConfig+0x33c>)
 8006f38:	4013      	ands	r3, r2
 8006f3a:	0019      	movs	r1, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	691a      	ldr	r2, [r3, #16]
 8006f40:	4b67      	ldr	r3, [pc, #412]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f42:	430a      	orrs	r2, r1
 8006f44:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006f46:	4b66      	ldr	r3, [pc, #408]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	0adb      	lsrs	r3, r3, #11
 8006f4c:	2207      	movs	r2, #7
 8006f4e:	4013      	ands	r3, r2
 8006f50:	4a68      	ldr	r2, [pc, #416]	; (80070f4 <HAL_RCC_OscConfig+0x340>)
 8006f52:	40da      	lsrs	r2, r3
 8006f54:	4b68      	ldr	r3, [pc, #416]	; (80070f8 <HAL_RCC_OscConfig+0x344>)
 8006f56:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006f58:	4b68      	ldr	r3, [pc, #416]	; (80070fc <HAL_RCC_OscConfig+0x348>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	0018      	movs	r0, r3
 8006f5e:	f7fe f8a3 	bl	80050a8 <HAL_InitTick>
 8006f62:	1e03      	subs	r3, r0, #0
 8006f64:	d051      	beq.n	800700a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e22c      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d030      	beq.n	8006fd4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006f72:	4b5b      	ldr	r3, [pc, #364]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a5e      	ldr	r2, [pc, #376]	; (80070f0 <HAL_RCC_OscConfig+0x33c>)
 8006f78:	4013      	ands	r3, r2
 8006f7a:	0019      	movs	r1, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	691a      	ldr	r2, [r3, #16]
 8006f80:	4b57      	ldr	r3, [pc, #348]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f82:	430a      	orrs	r2, r1
 8006f84:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8006f86:	4b56      	ldr	r3, [pc, #344]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	4b55      	ldr	r3, [pc, #340]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006f8c:	2180      	movs	r1, #128	; 0x80
 8006f8e:	0049      	lsls	r1, r1, #1
 8006f90:	430a      	orrs	r2, r1
 8006f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f94:	f7fe f8e4 	bl	8005160 <HAL_GetTick>
 8006f98:	0003      	movs	r3, r0
 8006f9a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f9c:	e008      	b.n	8006fb0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f9e:	f7fe f8df 	bl	8005160 <HAL_GetTick>
 8006fa2:	0002      	movs	r2, r0
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d901      	bls.n	8006fb0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006fac:	2303      	movs	r3, #3
 8006fae:	e209      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006fb0:	4b4b      	ldr	r3, [pc, #300]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	2380      	movs	r3, #128	; 0x80
 8006fb6:	00db      	lsls	r3, r3, #3
 8006fb8:	4013      	ands	r3, r2
 8006fba:	d0f0      	beq.n	8006f9e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fbc:	4b48      	ldr	r3, [pc, #288]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	4a4a      	ldr	r2, [pc, #296]	; (80070ec <HAL_RCC_OscConfig+0x338>)
 8006fc2:	4013      	ands	r3, r2
 8006fc4:	0019      	movs	r1, r3
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	021a      	lsls	r2, r3, #8
 8006fcc:	4b44      	ldr	r3, [pc, #272]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	605a      	str	r2, [r3, #4]
 8006fd2:	e01b      	b.n	800700c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8006fd4:	4b42      	ldr	r3, [pc, #264]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	4b41      	ldr	r3, [pc, #260]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006fda:	4949      	ldr	r1, [pc, #292]	; (8007100 <HAL_RCC_OscConfig+0x34c>)
 8006fdc:	400a      	ands	r2, r1
 8006fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fe0:	f7fe f8be 	bl	8005160 <HAL_GetTick>
 8006fe4:	0003      	movs	r3, r0
 8006fe6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006fe8:	e008      	b.n	8006ffc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fea:	f7fe f8b9 	bl	8005160 <HAL_GetTick>
 8006fee:	0002      	movs	r2, r0
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	1ad3      	subs	r3, r2, r3
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	d901      	bls.n	8006ffc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e1e3      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ffc:	4b38      	ldr	r3, [pc, #224]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	2380      	movs	r3, #128	; 0x80
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	4013      	ands	r3, r2
 8007006:	d1f0      	bne.n	8006fea <HAL_RCC_OscConfig+0x236>
 8007008:	e000      	b.n	800700c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800700a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2208      	movs	r2, #8
 8007012:	4013      	ands	r3, r2
 8007014:	d047      	beq.n	80070a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007016:	4b32      	ldr	r3, [pc, #200]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	2238      	movs	r2, #56	; 0x38
 800701c:	4013      	ands	r3, r2
 800701e:	2b18      	cmp	r3, #24
 8007020:	d10a      	bne.n	8007038 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007022:	4b2f      	ldr	r3, [pc, #188]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8007024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007026:	2202      	movs	r2, #2
 8007028:	4013      	ands	r3, r2
 800702a:	d03c      	beq.n	80070a6 <HAL_RCC_OscConfig+0x2f2>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d138      	bne.n	80070a6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e1c5      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d019      	beq.n	8007074 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8007040:	4b27      	ldr	r3, [pc, #156]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8007042:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007044:	4b26      	ldr	r3, [pc, #152]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8007046:	2101      	movs	r1, #1
 8007048:	430a      	orrs	r2, r1
 800704a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800704c:	f7fe f888 	bl	8005160 <HAL_GetTick>
 8007050:	0003      	movs	r3, r0
 8007052:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007054:	e008      	b.n	8007068 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007056:	f7fe f883 	bl	8005160 <HAL_GetTick>
 800705a:	0002      	movs	r2, r0
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	2b02      	cmp	r3, #2
 8007062:	d901      	bls.n	8007068 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8007064:	2303      	movs	r3, #3
 8007066:	e1ad      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007068:	4b1d      	ldr	r3, [pc, #116]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 800706a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800706c:	2202      	movs	r2, #2
 800706e:	4013      	ands	r3, r2
 8007070:	d0f1      	beq.n	8007056 <HAL_RCC_OscConfig+0x2a2>
 8007072:	e018      	b.n	80070a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8007074:	4b1a      	ldr	r3, [pc, #104]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 8007076:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007078:	4b19      	ldr	r3, [pc, #100]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 800707a:	2101      	movs	r1, #1
 800707c:	438a      	bics	r2, r1
 800707e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007080:	f7fe f86e 	bl	8005160 <HAL_GetTick>
 8007084:	0003      	movs	r3, r0
 8007086:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007088:	e008      	b.n	800709c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800708a:	f7fe f869 	bl	8005160 <HAL_GetTick>
 800708e:	0002      	movs	r2, r0
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	2b02      	cmp	r3, #2
 8007096:	d901      	bls.n	800709c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8007098:	2303      	movs	r3, #3
 800709a:	e193      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800709c:	4b10      	ldr	r3, [pc, #64]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 800709e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070a0:	2202      	movs	r2, #2
 80070a2:	4013      	ands	r3, r2
 80070a4:	d1f1      	bne.n	800708a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2204      	movs	r2, #4
 80070ac:	4013      	ands	r3, r2
 80070ae:	d100      	bne.n	80070b2 <HAL_RCC_OscConfig+0x2fe>
 80070b0:	e0c6      	b.n	8007240 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070b2:	231f      	movs	r3, #31
 80070b4:	18fb      	adds	r3, r7, r3
 80070b6:	2200      	movs	r2, #0
 80070b8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80070ba:	4b09      	ldr	r3, [pc, #36]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	2238      	movs	r2, #56	; 0x38
 80070c0:	4013      	ands	r3, r2
 80070c2:	2b20      	cmp	r3, #32
 80070c4:	d11e      	bne.n	8007104 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80070c6:	4b06      	ldr	r3, [pc, #24]	; (80070e0 <HAL_RCC_OscConfig+0x32c>)
 80070c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070ca:	2202      	movs	r2, #2
 80070cc:	4013      	ands	r3, r2
 80070ce:	d100      	bne.n	80070d2 <HAL_RCC_OscConfig+0x31e>
 80070d0:	e0b6      	b.n	8007240 <HAL_RCC_OscConfig+0x48c>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d000      	beq.n	80070dc <HAL_RCC_OscConfig+0x328>
 80070da:	e0b1      	b.n	8007240 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e171      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
 80070e0:	40021000 	.word	0x40021000
 80070e4:	fffeffff 	.word	0xfffeffff
 80070e8:	fffbffff 	.word	0xfffbffff
 80070ec:	ffff80ff 	.word	0xffff80ff
 80070f0:	ffffc7ff 	.word	0xffffc7ff
 80070f4:	00f42400 	.word	0x00f42400
 80070f8:	200000a4 	.word	0x200000a4
 80070fc:	200000a8 	.word	0x200000a8
 8007100:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007104:	4bb1      	ldr	r3, [pc, #708]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007106:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007108:	2380      	movs	r3, #128	; 0x80
 800710a:	055b      	lsls	r3, r3, #21
 800710c:	4013      	ands	r3, r2
 800710e:	d101      	bne.n	8007114 <HAL_RCC_OscConfig+0x360>
 8007110:	2301      	movs	r3, #1
 8007112:	e000      	b.n	8007116 <HAL_RCC_OscConfig+0x362>
 8007114:	2300      	movs	r3, #0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d011      	beq.n	800713e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800711a:	4bac      	ldr	r3, [pc, #688]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800711c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800711e:	4bab      	ldr	r3, [pc, #684]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007120:	2180      	movs	r1, #128	; 0x80
 8007122:	0549      	lsls	r1, r1, #21
 8007124:	430a      	orrs	r2, r1
 8007126:	63da      	str	r2, [r3, #60]	; 0x3c
 8007128:	4ba8      	ldr	r3, [pc, #672]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800712a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800712c:	2380      	movs	r3, #128	; 0x80
 800712e:	055b      	lsls	r3, r3, #21
 8007130:	4013      	ands	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8007136:	231f      	movs	r3, #31
 8007138:	18fb      	adds	r3, r7, r3
 800713a:	2201      	movs	r2, #1
 800713c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800713e:	4ba4      	ldr	r3, [pc, #656]	; (80073d0 <HAL_RCC_OscConfig+0x61c>)
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	2380      	movs	r3, #128	; 0x80
 8007144:	005b      	lsls	r3, r3, #1
 8007146:	4013      	ands	r3, r2
 8007148:	d11a      	bne.n	8007180 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800714a:	4ba1      	ldr	r3, [pc, #644]	; (80073d0 <HAL_RCC_OscConfig+0x61c>)
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	4ba0      	ldr	r3, [pc, #640]	; (80073d0 <HAL_RCC_OscConfig+0x61c>)
 8007150:	2180      	movs	r1, #128	; 0x80
 8007152:	0049      	lsls	r1, r1, #1
 8007154:	430a      	orrs	r2, r1
 8007156:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8007158:	f7fe f802 	bl	8005160 <HAL_GetTick>
 800715c:	0003      	movs	r3, r0
 800715e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007160:	e008      	b.n	8007174 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007162:	f7fd fffd 	bl	8005160 <HAL_GetTick>
 8007166:	0002      	movs	r2, r0
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	2b02      	cmp	r3, #2
 800716e:	d901      	bls.n	8007174 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8007170:	2303      	movs	r3, #3
 8007172:	e127      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007174:	4b96      	ldr	r3, [pc, #600]	; (80073d0 <HAL_RCC_OscConfig+0x61c>)
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	2380      	movs	r3, #128	; 0x80
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	4013      	ands	r3, r2
 800717e:	d0f0      	beq.n	8007162 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	2b01      	cmp	r3, #1
 8007186:	d106      	bne.n	8007196 <HAL_RCC_OscConfig+0x3e2>
 8007188:	4b90      	ldr	r3, [pc, #576]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800718a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800718c:	4b8f      	ldr	r3, [pc, #572]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800718e:	2101      	movs	r1, #1
 8007190:	430a      	orrs	r2, r1
 8007192:	65da      	str	r2, [r3, #92]	; 0x5c
 8007194:	e01c      	b.n	80071d0 <HAL_RCC_OscConfig+0x41c>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	2b05      	cmp	r3, #5
 800719c:	d10c      	bne.n	80071b8 <HAL_RCC_OscConfig+0x404>
 800719e:	4b8b      	ldr	r3, [pc, #556]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071a2:	4b8a      	ldr	r3, [pc, #552]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071a4:	2104      	movs	r1, #4
 80071a6:	430a      	orrs	r2, r1
 80071a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80071aa:	4b88      	ldr	r3, [pc, #544]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071ae:	4b87      	ldr	r3, [pc, #540]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071b0:	2101      	movs	r1, #1
 80071b2:	430a      	orrs	r2, r1
 80071b4:	65da      	str	r2, [r3, #92]	; 0x5c
 80071b6:	e00b      	b.n	80071d0 <HAL_RCC_OscConfig+0x41c>
 80071b8:	4b84      	ldr	r3, [pc, #528]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071bc:	4b83      	ldr	r3, [pc, #524]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071be:	2101      	movs	r1, #1
 80071c0:	438a      	bics	r2, r1
 80071c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80071c4:	4b81      	ldr	r3, [pc, #516]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071c8:	4b80      	ldr	r3, [pc, #512]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071ca:	2104      	movs	r1, #4
 80071cc:	438a      	bics	r2, r1
 80071ce:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d014      	beq.n	8007202 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d8:	f7fd ffc2 	bl	8005160 <HAL_GetTick>
 80071dc:	0003      	movs	r3, r0
 80071de:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071e0:	e009      	b.n	80071f6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071e2:	f7fd ffbd 	bl	8005160 <HAL_GetTick>
 80071e6:	0002      	movs	r2, r0
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	1ad3      	subs	r3, r2, r3
 80071ec:	4a79      	ldr	r2, [pc, #484]	; (80073d4 <HAL_RCC_OscConfig+0x620>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d901      	bls.n	80071f6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e0e6      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071f6:	4b75      	ldr	r3, [pc, #468]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80071f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071fa:	2202      	movs	r2, #2
 80071fc:	4013      	ands	r3, r2
 80071fe:	d0f0      	beq.n	80071e2 <HAL_RCC_OscConfig+0x42e>
 8007200:	e013      	b.n	800722a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007202:	f7fd ffad 	bl	8005160 <HAL_GetTick>
 8007206:	0003      	movs	r3, r0
 8007208:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800720a:	e009      	b.n	8007220 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800720c:	f7fd ffa8 	bl	8005160 <HAL_GetTick>
 8007210:	0002      	movs	r2, r0
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	4a6f      	ldr	r2, [pc, #444]	; (80073d4 <HAL_RCC_OscConfig+0x620>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d901      	bls.n	8007220 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e0d1      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007220:	4b6a      	ldr	r3, [pc, #424]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007224:	2202      	movs	r2, #2
 8007226:	4013      	ands	r3, r2
 8007228:	d1f0      	bne.n	800720c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800722a:	231f      	movs	r3, #31
 800722c:	18fb      	adds	r3, r7, r3
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d105      	bne.n	8007240 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007234:	4b65      	ldr	r3, [pc, #404]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007236:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007238:	4b64      	ldr	r3, [pc, #400]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800723a:	4967      	ldr	r1, [pc, #412]	; (80073d8 <HAL_RCC_OscConfig+0x624>)
 800723c:	400a      	ands	r2, r1
 800723e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	69db      	ldr	r3, [r3, #28]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d100      	bne.n	800724a <HAL_RCC_OscConfig+0x496>
 8007248:	e0bb      	b.n	80073c2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800724a:	4b60      	ldr	r3, [pc, #384]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	2238      	movs	r2, #56	; 0x38
 8007250:	4013      	ands	r3, r2
 8007252:	2b10      	cmp	r3, #16
 8007254:	d100      	bne.n	8007258 <HAL_RCC_OscConfig+0x4a4>
 8007256:	e07b      	b.n	8007350 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	69db      	ldr	r3, [r3, #28]
 800725c:	2b02      	cmp	r3, #2
 800725e:	d156      	bne.n	800730e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007260:	4b5a      	ldr	r3, [pc, #360]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	4b59      	ldr	r3, [pc, #356]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007266:	495d      	ldr	r1, [pc, #372]	; (80073dc <HAL_RCC_OscConfig+0x628>)
 8007268:	400a      	ands	r2, r1
 800726a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800726c:	f7fd ff78 	bl	8005160 <HAL_GetTick>
 8007270:	0003      	movs	r3, r0
 8007272:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007274:	e008      	b.n	8007288 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007276:	f7fd ff73 	bl	8005160 <HAL_GetTick>
 800727a:	0002      	movs	r2, r0
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b02      	cmp	r3, #2
 8007282:	d901      	bls.n	8007288 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e09d      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007288:	4b50      	ldr	r3, [pc, #320]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	2380      	movs	r3, #128	; 0x80
 800728e:	049b      	lsls	r3, r3, #18
 8007290:	4013      	ands	r3, r2
 8007292:	d1f0      	bne.n	8007276 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007294:	4b4d      	ldr	r3, [pc, #308]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	4a51      	ldr	r2, [pc, #324]	; (80073e0 <HAL_RCC_OscConfig+0x62c>)
 800729a:	4013      	ands	r3, r2
 800729c:	0019      	movs	r1, r3
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a1a      	ldr	r2, [r3, #32]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a6:	431a      	orrs	r2, r3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ac:	021b      	lsls	r3, r3, #8
 80072ae:	431a      	orrs	r2, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b4:	431a      	orrs	r2, r3
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ba:	431a      	orrs	r2, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c0:	431a      	orrs	r2, r3
 80072c2:	4b42      	ldr	r3, [pc, #264]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80072c4:	430a      	orrs	r2, r1
 80072c6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072c8:	4b40      	ldr	r3, [pc, #256]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	4b3f      	ldr	r3, [pc, #252]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80072ce:	2180      	movs	r1, #128	; 0x80
 80072d0:	0449      	lsls	r1, r1, #17
 80072d2:	430a      	orrs	r2, r1
 80072d4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80072d6:	4b3d      	ldr	r3, [pc, #244]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80072d8:	68da      	ldr	r2, [r3, #12]
 80072da:	4b3c      	ldr	r3, [pc, #240]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 80072dc:	2180      	movs	r1, #128	; 0x80
 80072de:	0549      	lsls	r1, r1, #21
 80072e0:	430a      	orrs	r2, r1
 80072e2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072e4:	f7fd ff3c 	bl	8005160 <HAL_GetTick>
 80072e8:	0003      	movs	r3, r0
 80072ea:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072ec:	e008      	b.n	8007300 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072ee:	f7fd ff37 	bl	8005160 <HAL_GetTick>
 80072f2:	0002      	movs	r2, r0
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	1ad3      	subs	r3, r2, r3
 80072f8:	2b02      	cmp	r3, #2
 80072fa:	d901      	bls.n	8007300 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e061      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007300:	4b32      	ldr	r3, [pc, #200]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	2380      	movs	r3, #128	; 0x80
 8007306:	049b      	lsls	r3, r3, #18
 8007308:	4013      	ands	r3, r2
 800730a:	d0f0      	beq.n	80072ee <HAL_RCC_OscConfig+0x53a>
 800730c:	e059      	b.n	80073c2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800730e:	4b2f      	ldr	r3, [pc, #188]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	4b2e      	ldr	r3, [pc, #184]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007314:	4931      	ldr	r1, [pc, #196]	; (80073dc <HAL_RCC_OscConfig+0x628>)
 8007316:	400a      	ands	r2, r1
 8007318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800731a:	f7fd ff21 	bl	8005160 <HAL_GetTick>
 800731e:	0003      	movs	r3, r0
 8007320:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007322:	e008      	b.n	8007336 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007324:	f7fd ff1c 	bl	8005160 <HAL_GetTick>
 8007328:	0002      	movs	r2, r0
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b02      	cmp	r3, #2
 8007330:	d901      	bls.n	8007336 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e046      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007336:	4b25      	ldr	r3, [pc, #148]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	2380      	movs	r3, #128	; 0x80
 800733c:	049b      	lsls	r3, r3, #18
 800733e:	4013      	ands	r3, r2
 8007340:	d1f0      	bne.n	8007324 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8007342:	4b22      	ldr	r3, [pc, #136]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007344:	68da      	ldr	r2, [r3, #12]
 8007346:	4b21      	ldr	r3, [pc, #132]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 8007348:	4926      	ldr	r1, [pc, #152]	; (80073e4 <HAL_RCC_OscConfig+0x630>)
 800734a:	400a      	ands	r2, r1
 800734c:	60da      	str	r2, [r3, #12]
 800734e:	e038      	b.n	80073c2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	69db      	ldr	r3, [r3, #28]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d101      	bne.n	800735c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e033      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800735c:	4b1b      	ldr	r3, [pc, #108]	; (80073cc <HAL_RCC_OscConfig+0x618>)
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	2203      	movs	r2, #3
 8007366:	401a      	ands	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	429a      	cmp	r2, r3
 800736e:	d126      	bne.n	80073be <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	2270      	movs	r2, #112	; 0x70
 8007374:	401a      	ands	r2, r3
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800737a:	429a      	cmp	r2, r3
 800737c:	d11f      	bne.n	80073be <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	23fe      	movs	r3, #254	; 0xfe
 8007382:	01db      	lsls	r3, r3, #7
 8007384:	401a      	ands	r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800738a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800738c:	429a      	cmp	r2, r3
 800738e:	d116      	bne.n	80073be <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007390:	697a      	ldr	r2, [r7, #20]
 8007392:	23f8      	movs	r3, #248	; 0xf8
 8007394:	039b      	lsls	r3, r3, #14
 8007396:	401a      	ands	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800739c:	429a      	cmp	r2, r3
 800739e:	d10e      	bne.n	80073be <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	23e0      	movs	r3, #224	; 0xe0
 80073a4:	051b      	lsls	r3, r3, #20
 80073a6:	401a      	ands	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d106      	bne.n	80073be <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	0f5b      	lsrs	r3, r3, #29
 80073b4:	075a      	lsls	r2, r3, #29
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d001      	beq.n	80073c2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	0018      	movs	r0, r3
 80073c6:	46bd      	mov	sp, r7
 80073c8:	b008      	add	sp, #32
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	40021000 	.word	0x40021000
 80073d0:	40007000 	.word	0x40007000
 80073d4:	00001388 	.word	0x00001388
 80073d8:	efffffff 	.word	0xefffffff
 80073dc:	feffffff 	.word	0xfeffffff
 80073e0:	11c1808c 	.word	0x11c1808c
 80073e4:	eefefffc 	.word	0xeefefffc

080073e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d101      	bne.n	80073fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e0e9      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073fc:	4b76      	ldr	r3, [pc, #472]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2207      	movs	r2, #7
 8007402:	4013      	ands	r3, r2
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	429a      	cmp	r2, r3
 8007408:	d91e      	bls.n	8007448 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800740a:	4b73      	ldr	r3, [pc, #460]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2207      	movs	r2, #7
 8007410:	4393      	bics	r3, r2
 8007412:	0019      	movs	r1, r3
 8007414:	4b70      	ldr	r3, [pc, #448]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007416:	683a      	ldr	r2, [r7, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800741c:	f7fd fea0 	bl	8005160 <HAL_GetTick>
 8007420:	0003      	movs	r3, r0
 8007422:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007424:	e009      	b.n	800743a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007426:	f7fd fe9b 	bl	8005160 <HAL_GetTick>
 800742a:	0002      	movs	r2, r0
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	4a6a      	ldr	r2, [pc, #424]	; (80075dc <HAL_RCC_ClockConfig+0x1f4>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d901      	bls.n	800743a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e0ca      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800743a:	4b67      	ldr	r3, [pc, #412]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2207      	movs	r2, #7
 8007440:	4013      	ands	r3, r2
 8007442:	683a      	ldr	r2, [r7, #0]
 8007444:	429a      	cmp	r2, r3
 8007446:	d1ee      	bne.n	8007426 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2202      	movs	r2, #2
 800744e:	4013      	ands	r3, r2
 8007450:	d015      	beq.n	800747e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2204      	movs	r2, #4
 8007458:	4013      	ands	r3, r2
 800745a:	d006      	beq.n	800746a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800745c:	4b60      	ldr	r3, [pc, #384]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 800745e:	689a      	ldr	r2, [r3, #8]
 8007460:	4b5f      	ldr	r3, [pc, #380]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007462:	21e0      	movs	r1, #224	; 0xe0
 8007464:	01c9      	lsls	r1, r1, #7
 8007466:	430a      	orrs	r2, r1
 8007468:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800746a:	4b5d      	ldr	r3, [pc, #372]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	4a5d      	ldr	r2, [pc, #372]	; (80075e4 <HAL_RCC_ClockConfig+0x1fc>)
 8007470:	4013      	ands	r3, r2
 8007472:	0019      	movs	r1, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	689a      	ldr	r2, [r3, #8]
 8007478:	4b59      	ldr	r3, [pc, #356]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 800747a:	430a      	orrs	r2, r1
 800747c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	2201      	movs	r2, #1
 8007484:	4013      	ands	r3, r2
 8007486:	d057      	beq.n	8007538 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d107      	bne.n	80074a0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007490:	4b53      	ldr	r3, [pc, #332]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	2380      	movs	r3, #128	; 0x80
 8007496:	029b      	lsls	r3, r3, #10
 8007498:	4013      	ands	r3, r2
 800749a:	d12b      	bne.n	80074f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e097      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d107      	bne.n	80074b8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80074a8:	4b4d      	ldr	r3, [pc, #308]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	2380      	movs	r3, #128	; 0x80
 80074ae:	049b      	lsls	r3, r3, #18
 80074b0:	4013      	ands	r3, r2
 80074b2:	d11f      	bne.n	80074f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e08b      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d107      	bne.n	80074d0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074c0:	4b47      	ldr	r3, [pc, #284]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	2380      	movs	r3, #128	; 0x80
 80074c6:	00db      	lsls	r3, r3, #3
 80074c8:	4013      	ands	r3, r2
 80074ca:	d113      	bne.n	80074f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	e07f      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	2b03      	cmp	r3, #3
 80074d6:	d106      	bne.n	80074e6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80074d8:	4b41      	ldr	r3, [pc, #260]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 80074da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074dc:	2202      	movs	r2, #2
 80074de:	4013      	ands	r3, r2
 80074e0:	d108      	bne.n	80074f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e074      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074e6:	4b3e      	ldr	r3, [pc, #248]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 80074e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074ea:	2202      	movs	r2, #2
 80074ec:	4013      	ands	r3, r2
 80074ee:	d101      	bne.n	80074f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e06d      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074f4:	4b3a      	ldr	r3, [pc, #232]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	2207      	movs	r2, #7
 80074fa:	4393      	bics	r3, r2
 80074fc:	0019      	movs	r1, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	4b37      	ldr	r3, [pc, #220]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007504:	430a      	orrs	r2, r1
 8007506:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007508:	f7fd fe2a 	bl	8005160 <HAL_GetTick>
 800750c:	0003      	movs	r3, r0
 800750e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007510:	e009      	b.n	8007526 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007512:	f7fd fe25 	bl	8005160 <HAL_GetTick>
 8007516:	0002      	movs	r2, r0
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	4a2f      	ldr	r2, [pc, #188]	; (80075dc <HAL_RCC_ClockConfig+0x1f4>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d901      	bls.n	8007526 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8007522:	2303      	movs	r3, #3
 8007524:	e054      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007526:	4b2e      	ldr	r3, [pc, #184]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	2238      	movs	r2, #56	; 0x38
 800752c:	401a      	ands	r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	00db      	lsls	r3, r3, #3
 8007534:	429a      	cmp	r2, r3
 8007536:	d1ec      	bne.n	8007512 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007538:	4b27      	ldr	r3, [pc, #156]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2207      	movs	r2, #7
 800753e:	4013      	ands	r3, r2
 8007540:	683a      	ldr	r2, [r7, #0]
 8007542:	429a      	cmp	r2, r3
 8007544:	d21e      	bcs.n	8007584 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007546:	4b24      	ldr	r3, [pc, #144]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2207      	movs	r2, #7
 800754c:	4393      	bics	r3, r2
 800754e:	0019      	movs	r1, r3
 8007550:	4b21      	ldr	r3, [pc, #132]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	430a      	orrs	r2, r1
 8007556:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007558:	f7fd fe02 	bl	8005160 <HAL_GetTick>
 800755c:	0003      	movs	r3, r0
 800755e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007560:	e009      	b.n	8007576 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007562:	f7fd fdfd 	bl	8005160 <HAL_GetTick>
 8007566:	0002      	movs	r2, r0
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	4a1b      	ldr	r2, [pc, #108]	; (80075dc <HAL_RCC_ClockConfig+0x1f4>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e02c      	b.n	80075d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007576:	4b18      	ldr	r3, [pc, #96]	; (80075d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2207      	movs	r2, #7
 800757c:	4013      	ands	r3, r2
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	429a      	cmp	r2, r3
 8007582:	d1ee      	bne.n	8007562 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2204      	movs	r2, #4
 800758a:	4013      	ands	r3, r2
 800758c:	d009      	beq.n	80075a2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800758e:	4b14      	ldr	r3, [pc, #80]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	4a15      	ldr	r2, [pc, #84]	; (80075e8 <HAL_RCC_ClockConfig+0x200>)
 8007594:	4013      	ands	r3, r2
 8007596:	0019      	movs	r1, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	4b10      	ldr	r3, [pc, #64]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 800759e:	430a      	orrs	r2, r1
 80075a0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80075a2:	f000 f829 	bl	80075f8 <HAL_RCC_GetSysClockFreq>
 80075a6:	0001      	movs	r1, r0
 80075a8:	4b0d      	ldr	r3, [pc, #52]	; (80075e0 <HAL_RCC_ClockConfig+0x1f8>)
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	0a1b      	lsrs	r3, r3, #8
 80075ae:	220f      	movs	r2, #15
 80075b0:	401a      	ands	r2, r3
 80075b2:	4b0e      	ldr	r3, [pc, #56]	; (80075ec <HAL_RCC_ClockConfig+0x204>)
 80075b4:	0092      	lsls	r2, r2, #2
 80075b6:	58d3      	ldr	r3, [r2, r3]
 80075b8:	221f      	movs	r2, #31
 80075ba:	4013      	ands	r3, r2
 80075bc:	000a      	movs	r2, r1
 80075be:	40da      	lsrs	r2, r3
 80075c0:	4b0b      	ldr	r3, [pc, #44]	; (80075f0 <HAL_RCC_ClockConfig+0x208>)
 80075c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80075c4:	4b0b      	ldr	r3, [pc, #44]	; (80075f4 <HAL_RCC_ClockConfig+0x20c>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	0018      	movs	r0, r3
 80075ca:	f7fd fd6d 	bl	80050a8 <HAL_InitTick>
 80075ce:	0003      	movs	r3, r0
}
 80075d0:	0018      	movs	r0, r3
 80075d2:	46bd      	mov	sp, r7
 80075d4:	b004      	add	sp, #16
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	40022000 	.word	0x40022000
 80075dc:	00001388 	.word	0x00001388
 80075e0:	40021000 	.word	0x40021000
 80075e4:	fffff0ff 	.word	0xfffff0ff
 80075e8:	ffff8fff 	.word	0xffff8fff
 80075ec:	0800fbf4 	.word	0x0800fbf4
 80075f0:	200000a4 	.word	0x200000a4
 80075f4:	200000a8 	.word	0x200000a8

080075f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b086      	sub	sp, #24
 80075fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80075fe:	4b3c      	ldr	r3, [pc, #240]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	2238      	movs	r2, #56	; 0x38
 8007604:	4013      	ands	r3, r2
 8007606:	d10f      	bne.n	8007628 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8007608:	4b39      	ldr	r3, [pc, #228]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	0adb      	lsrs	r3, r3, #11
 800760e:	2207      	movs	r2, #7
 8007610:	4013      	ands	r3, r2
 8007612:	2201      	movs	r2, #1
 8007614:	409a      	lsls	r2, r3
 8007616:	0013      	movs	r3, r2
 8007618:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800761a:	6839      	ldr	r1, [r7, #0]
 800761c:	4835      	ldr	r0, [pc, #212]	; (80076f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800761e:	f7f8 fd8d 	bl	800013c <__udivsi3>
 8007622:	0003      	movs	r3, r0
 8007624:	613b      	str	r3, [r7, #16]
 8007626:	e05d      	b.n	80076e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007628:	4b31      	ldr	r3, [pc, #196]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	2238      	movs	r2, #56	; 0x38
 800762e:	4013      	ands	r3, r2
 8007630:	2b08      	cmp	r3, #8
 8007632:	d102      	bne.n	800763a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007634:	4b30      	ldr	r3, [pc, #192]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8007636:	613b      	str	r3, [r7, #16]
 8007638:	e054      	b.n	80076e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800763a:	4b2d      	ldr	r3, [pc, #180]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	2238      	movs	r2, #56	; 0x38
 8007640:	4013      	ands	r3, r2
 8007642:	2b10      	cmp	r3, #16
 8007644:	d138      	bne.n	80076b8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007646:	4b2a      	ldr	r3, [pc, #168]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	2203      	movs	r2, #3
 800764c:	4013      	ands	r3, r2
 800764e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007650:	4b27      	ldr	r3, [pc, #156]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	091b      	lsrs	r3, r3, #4
 8007656:	2207      	movs	r2, #7
 8007658:	4013      	ands	r3, r2
 800765a:	3301      	adds	r3, #1
 800765c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2b03      	cmp	r3, #3
 8007662:	d10d      	bne.n	8007680 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007664:	68b9      	ldr	r1, [r7, #8]
 8007666:	4824      	ldr	r0, [pc, #144]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8007668:	f7f8 fd68 	bl	800013c <__udivsi3>
 800766c:	0003      	movs	r3, r0
 800766e:	0019      	movs	r1, r3
 8007670:	4b1f      	ldr	r3, [pc, #124]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	0a1b      	lsrs	r3, r3, #8
 8007676:	227f      	movs	r2, #127	; 0x7f
 8007678:	4013      	ands	r3, r2
 800767a:	434b      	muls	r3, r1
 800767c:	617b      	str	r3, [r7, #20]
        break;
 800767e:	e00d      	b.n	800769c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8007680:	68b9      	ldr	r1, [r7, #8]
 8007682:	481c      	ldr	r0, [pc, #112]	; (80076f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8007684:	f7f8 fd5a 	bl	800013c <__udivsi3>
 8007688:	0003      	movs	r3, r0
 800768a:	0019      	movs	r1, r3
 800768c:	4b18      	ldr	r3, [pc, #96]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	0a1b      	lsrs	r3, r3, #8
 8007692:	227f      	movs	r2, #127	; 0x7f
 8007694:	4013      	ands	r3, r2
 8007696:	434b      	muls	r3, r1
 8007698:	617b      	str	r3, [r7, #20]
        break;
 800769a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800769c:	4b14      	ldr	r3, [pc, #80]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	0f5b      	lsrs	r3, r3, #29
 80076a2:	2207      	movs	r2, #7
 80076a4:	4013      	ands	r3, r2
 80076a6:	3301      	adds	r3, #1
 80076a8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80076aa:	6879      	ldr	r1, [r7, #4]
 80076ac:	6978      	ldr	r0, [r7, #20]
 80076ae:	f7f8 fd45 	bl	800013c <__udivsi3>
 80076b2:	0003      	movs	r3, r0
 80076b4:	613b      	str	r3, [r7, #16]
 80076b6:	e015      	b.n	80076e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80076b8:	4b0d      	ldr	r3, [pc, #52]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	2238      	movs	r2, #56	; 0x38
 80076be:	4013      	ands	r3, r2
 80076c0:	2b20      	cmp	r3, #32
 80076c2:	d103      	bne.n	80076cc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80076c4:	2380      	movs	r3, #128	; 0x80
 80076c6:	021b      	lsls	r3, r3, #8
 80076c8:	613b      	str	r3, [r7, #16]
 80076ca:	e00b      	b.n	80076e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80076cc:	4b08      	ldr	r3, [pc, #32]	; (80076f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	2238      	movs	r2, #56	; 0x38
 80076d2:	4013      	ands	r3, r2
 80076d4:	2b18      	cmp	r3, #24
 80076d6:	d103      	bne.n	80076e0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80076d8:	23fa      	movs	r3, #250	; 0xfa
 80076da:	01db      	lsls	r3, r3, #7
 80076dc:	613b      	str	r3, [r7, #16]
 80076de:	e001      	b.n	80076e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80076e0:	2300      	movs	r3, #0
 80076e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80076e4:	693b      	ldr	r3, [r7, #16]
}
 80076e6:	0018      	movs	r0, r3
 80076e8:	46bd      	mov	sp, r7
 80076ea:	b006      	add	sp, #24
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	46c0      	nop			; (mov r8, r8)
 80076f0:	40021000 	.word	0x40021000
 80076f4:	00f42400 	.word	0x00f42400
 80076f8:	007a1200 	.word	0x007a1200

080076fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007700:	4b02      	ldr	r3, [pc, #8]	; (800770c <HAL_RCC_GetHCLKFreq+0x10>)
 8007702:	681b      	ldr	r3, [r3, #0]
}
 8007704:	0018      	movs	r0, r3
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	46c0      	nop			; (mov r8, r8)
 800770c:	200000a4 	.word	0x200000a4

08007710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007710:	b5b0      	push	{r4, r5, r7, lr}
 8007712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8007714:	f7ff fff2 	bl	80076fc <HAL_RCC_GetHCLKFreq>
 8007718:	0004      	movs	r4, r0
 800771a:	f7ff fb3f 	bl	8006d9c <LL_RCC_GetAPB1Prescaler>
 800771e:	0003      	movs	r3, r0
 8007720:	0b1a      	lsrs	r2, r3, #12
 8007722:	4b05      	ldr	r3, [pc, #20]	; (8007738 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007724:	0092      	lsls	r2, r2, #2
 8007726:	58d3      	ldr	r3, [r2, r3]
 8007728:	221f      	movs	r2, #31
 800772a:	4013      	ands	r3, r2
 800772c:	40dc      	lsrs	r4, r3
 800772e:	0023      	movs	r3, r4
}
 8007730:	0018      	movs	r0, r3
 8007732:	46bd      	mov	sp, r7
 8007734:	bdb0      	pop	{r4, r5, r7, pc}
 8007736:	46c0      	nop			; (mov r8, r8)
 8007738:	0800fc34 	.word	0x0800fc34

0800773c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8007744:	2313      	movs	r3, #19
 8007746:	18fb      	adds	r3, r7, r3
 8007748:	2200      	movs	r2, #0
 800774a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800774c:	2312      	movs	r3, #18
 800774e:	18fb      	adds	r3, r7, r3
 8007750:	2200      	movs	r2, #0
 8007752:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	2380      	movs	r3, #128	; 0x80
 800775a:	029b      	lsls	r3, r3, #10
 800775c:	4013      	ands	r3, r2
 800775e:	d100      	bne.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007760:	e0a3      	b.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007762:	2011      	movs	r0, #17
 8007764:	183b      	adds	r3, r7, r0
 8007766:	2200      	movs	r2, #0
 8007768:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800776a:	4bc3      	ldr	r3, [pc, #780]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800776c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800776e:	2380      	movs	r3, #128	; 0x80
 8007770:	055b      	lsls	r3, r3, #21
 8007772:	4013      	ands	r3, r2
 8007774:	d110      	bne.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007776:	4bc0      	ldr	r3, [pc, #768]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007778:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800777a:	4bbf      	ldr	r3, [pc, #764]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800777c:	2180      	movs	r1, #128	; 0x80
 800777e:	0549      	lsls	r1, r1, #21
 8007780:	430a      	orrs	r2, r1
 8007782:	63da      	str	r2, [r3, #60]	; 0x3c
 8007784:	4bbc      	ldr	r3, [pc, #752]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007786:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007788:	2380      	movs	r3, #128	; 0x80
 800778a:	055b      	lsls	r3, r3, #21
 800778c:	4013      	ands	r3, r2
 800778e:	60bb      	str	r3, [r7, #8]
 8007790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007792:	183b      	adds	r3, r7, r0
 8007794:	2201      	movs	r2, #1
 8007796:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007798:	4bb8      	ldr	r3, [pc, #736]	; (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	4bb7      	ldr	r3, [pc, #732]	; (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800779e:	2180      	movs	r1, #128	; 0x80
 80077a0:	0049      	lsls	r1, r1, #1
 80077a2:	430a      	orrs	r2, r1
 80077a4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077a6:	f7fd fcdb 	bl	8005160 <HAL_GetTick>
 80077aa:	0003      	movs	r3, r0
 80077ac:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077ae:	e00b      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077b0:	f7fd fcd6 	bl	8005160 <HAL_GetTick>
 80077b4:	0002      	movs	r2, r0
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	d904      	bls.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80077be:	2313      	movs	r3, #19
 80077c0:	18fb      	adds	r3, r7, r3
 80077c2:	2203      	movs	r2, #3
 80077c4:	701a      	strb	r2, [r3, #0]
        break;
 80077c6:	e005      	b.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077c8:	4bac      	ldr	r3, [pc, #688]	; (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	2380      	movs	r3, #128	; 0x80
 80077ce:	005b      	lsls	r3, r3, #1
 80077d0:	4013      	ands	r3, r2
 80077d2:	d0ed      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80077d4:	2313      	movs	r3, #19
 80077d6:	18fb      	adds	r3, r7, r3
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d154      	bne.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80077de:	4ba6      	ldr	r3, [pc, #664]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80077e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80077e2:	23c0      	movs	r3, #192	; 0xc0
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4013      	ands	r3, r2
 80077e8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d019      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f4:	697a      	ldr	r2, [r7, #20]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d014      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80077fa:	4b9f      	ldr	r3, [pc, #636]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80077fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077fe:	4aa0      	ldr	r2, [pc, #640]	; (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007800:	4013      	ands	r3, r2
 8007802:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007804:	4b9c      	ldr	r3, [pc, #624]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007806:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007808:	4b9b      	ldr	r3, [pc, #620]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800780a:	2180      	movs	r1, #128	; 0x80
 800780c:	0249      	lsls	r1, r1, #9
 800780e:	430a      	orrs	r2, r1
 8007810:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007812:	4b99      	ldr	r3, [pc, #612]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007814:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007816:	4b98      	ldr	r3, [pc, #608]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007818:	499a      	ldr	r1, [pc, #616]	; (8007a84 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800781a:	400a      	ands	r2, r1
 800781c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800781e:	4b96      	ldr	r3, [pc, #600]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	2201      	movs	r2, #1
 8007828:	4013      	ands	r3, r2
 800782a:	d016      	beq.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800782c:	f7fd fc98 	bl	8005160 <HAL_GetTick>
 8007830:	0003      	movs	r3, r0
 8007832:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007834:	e00c      	b.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007836:	f7fd fc93 	bl	8005160 <HAL_GetTick>
 800783a:	0002      	movs	r2, r0
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	4a91      	ldr	r2, [pc, #580]	; (8007a88 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d904      	bls.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8007846:	2313      	movs	r3, #19
 8007848:	18fb      	adds	r3, r7, r3
 800784a:	2203      	movs	r2, #3
 800784c:	701a      	strb	r2, [r3, #0]
            break;
 800784e:	e004      	b.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007850:	4b89      	ldr	r3, [pc, #548]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007854:	2202      	movs	r2, #2
 8007856:	4013      	ands	r3, r2
 8007858:	d0ed      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800785a:	2313      	movs	r3, #19
 800785c:	18fb      	adds	r3, r7, r3
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10a      	bne.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007864:	4b84      	ldr	r3, [pc, #528]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007868:	4a85      	ldr	r2, [pc, #532]	; (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800786a:	4013      	ands	r3, r2
 800786c:	0019      	movs	r1, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007872:	4b81      	ldr	r3, [pc, #516]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007874:	430a      	orrs	r2, r1
 8007876:	65da      	str	r2, [r3, #92]	; 0x5c
 8007878:	e00c      	b.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800787a:	2312      	movs	r3, #18
 800787c:	18fb      	adds	r3, r7, r3
 800787e:	2213      	movs	r2, #19
 8007880:	18ba      	adds	r2, r7, r2
 8007882:	7812      	ldrb	r2, [r2, #0]
 8007884:	701a      	strb	r2, [r3, #0]
 8007886:	e005      	b.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007888:	2312      	movs	r3, #18
 800788a:	18fb      	adds	r3, r7, r3
 800788c:	2213      	movs	r2, #19
 800788e:	18ba      	adds	r2, r7, r2
 8007890:	7812      	ldrb	r2, [r2, #0]
 8007892:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007894:	2311      	movs	r3, #17
 8007896:	18fb      	adds	r3, r7, r3
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d105      	bne.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800789e:	4b76      	ldr	r3, [pc, #472]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80078a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078a2:	4b75      	ldr	r3, [pc, #468]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80078a4:	4979      	ldr	r1, [pc, #484]	; (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80078a6:	400a      	ands	r2, r1
 80078a8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2201      	movs	r2, #1
 80078b0:	4013      	ands	r3, r2
 80078b2:	d009      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078b4:	4b70      	ldr	r3, [pc, #448]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80078b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078b8:	2203      	movs	r2, #3
 80078ba:	4393      	bics	r3, r2
 80078bc:	0019      	movs	r1, r3
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685a      	ldr	r2, [r3, #4]
 80078c2:	4b6d      	ldr	r3, [pc, #436]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80078c4:	430a      	orrs	r2, r1
 80078c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2202      	movs	r2, #2
 80078ce:	4013      	ands	r3, r2
 80078d0:	d009      	beq.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80078d2:	4b69      	ldr	r3, [pc, #420]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80078d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078d6:	220c      	movs	r2, #12
 80078d8:	4393      	bics	r3, r2
 80078da:	0019      	movs	r1, r3
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689a      	ldr	r2, [r3, #8]
 80078e0:	4b65      	ldr	r3, [pc, #404]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80078e2:	430a      	orrs	r2, r1
 80078e4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2210      	movs	r2, #16
 80078ec:	4013      	ands	r3, r2
 80078ee:	d009      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80078f0:	4b61      	ldr	r3, [pc, #388]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80078f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078f4:	4a66      	ldr	r2, [pc, #408]	; (8007a90 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80078f6:	4013      	ands	r3, r2
 80078f8:	0019      	movs	r1, r3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	68da      	ldr	r2, [r3, #12]
 80078fe:	4b5e      	ldr	r3, [pc, #376]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007900:	430a      	orrs	r2, r1
 8007902:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	2380      	movs	r3, #128	; 0x80
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4013      	ands	r3, r2
 800790e:	d009      	beq.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007910:	4b59      	ldr	r3, [pc, #356]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007914:	4a5f      	ldr	r2, [pc, #380]	; (8007a94 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007916:	4013      	ands	r3, r2
 8007918:	0019      	movs	r1, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	699a      	ldr	r2, [r3, #24]
 800791e:	4b56      	ldr	r3, [pc, #344]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007920:	430a      	orrs	r2, r1
 8007922:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681a      	ldr	r2, [r3, #0]
 8007928:	2380      	movs	r3, #128	; 0x80
 800792a:	00db      	lsls	r3, r3, #3
 800792c:	4013      	ands	r3, r2
 800792e:	d009      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007930:	4b51      	ldr	r3, [pc, #324]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007934:	4a58      	ldr	r2, [pc, #352]	; (8007a98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007936:	4013      	ands	r3, r2
 8007938:	0019      	movs	r1, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	69da      	ldr	r2, [r3, #28]
 800793e:	4b4e      	ldr	r3, [pc, #312]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007940:	430a      	orrs	r2, r1
 8007942:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2220      	movs	r2, #32
 800794a:	4013      	ands	r3, r2
 800794c:	d009      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800794e:	4b4a      	ldr	r3, [pc, #296]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007952:	4a52      	ldr	r2, [pc, #328]	; (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8007954:	4013      	ands	r3, r2
 8007956:	0019      	movs	r1, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	691a      	ldr	r2, [r3, #16]
 800795c:	4b46      	ldr	r3, [pc, #280]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800795e:	430a      	orrs	r2, r1
 8007960:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	2380      	movs	r3, #128	; 0x80
 8007968:	01db      	lsls	r3, r3, #7
 800796a:	4013      	ands	r3, r2
 800796c:	d015      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800796e:	4b42      	ldr	r3, [pc, #264]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	0899      	lsrs	r1, r3, #2
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1a      	ldr	r2, [r3, #32]
 800797a:	4b3f      	ldr	r3, [pc, #252]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800797c:	430a      	orrs	r2, r1
 800797e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6a1a      	ldr	r2, [r3, #32]
 8007984:	2380      	movs	r3, #128	; 0x80
 8007986:	05db      	lsls	r3, r3, #23
 8007988:	429a      	cmp	r2, r3
 800798a:	d106      	bne.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800798c:	4b3a      	ldr	r3, [pc, #232]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800798e:	68da      	ldr	r2, [r3, #12]
 8007990:	4b39      	ldr	r3, [pc, #228]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007992:	2180      	movs	r1, #128	; 0x80
 8007994:	0249      	lsls	r1, r1, #9
 8007996:	430a      	orrs	r2, r1
 8007998:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	2380      	movs	r3, #128	; 0x80
 80079a0:	031b      	lsls	r3, r3, #12
 80079a2:	4013      	ands	r3, r2
 80079a4:	d009      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80079a6:	4b34      	ldr	r3, [pc, #208]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80079a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079aa:	2240      	movs	r2, #64	; 0x40
 80079ac:	4393      	bics	r3, r2
 80079ae:	0019      	movs	r1, r3
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079b4:	4b30      	ldr	r3, [pc, #192]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80079b6:	430a      	orrs	r2, r1
 80079b8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	2380      	movs	r3, #128	; 0x80
 80079c0:	039b      	lsls	r3, r3, #14
 80079c2:	4013      	ands	r3, r2
 80079c4:	d016      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80079c6:	4b2c      	ldr	r3, [pc, #176]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80079c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079ca:	4a35      	ldr	r2, [pc, #212]	; (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80079cc:	4013      	ands	r3, r2
 80079ce:	0019      	movs	r1, r3
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079d4:	4b28      	ldr	r3, [pc, #160]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80079d6:	430a      	orrs	r2, r1
 80079d8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079de:	2380      	movs	r3, #128	; 0x80
 80079e0:	03db      	lsls	r3, r3, #15
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d106      	bne.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80079e6:	4b24      	ldr	r3, [pc, #144]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80079e8:	68da      	ldr	r2, [r3, #12]
 80079ea:	4b23      	ldr	r3, [pc, #140]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80079ec:	2180      	movs	r1, #128	; 0x80
 80079ee:	0449      	lsls	r1, r1, #17
 80079f0:	430a      	orrs	r2, r1
 80079f2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	2380      	movs	r3, #128	; 0x80
 80079fa:	03db      	lsls	r3, r3, #15
 80079fc:	4013      	ands	r3, r2
 80079fe:	d016      	beq.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007a00:	4b1d      	ldr	r3, [pc, #116]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a04:	4a27      	ldr	r2, [pc, #156]	; (8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	0019      	movs	r1, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a0e:	4b1a      	ldr	r3, [pc, #104]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a10:	430a      	orrs	r2, r1
 8007a12:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a18:	2380      	movs	r3, #128	; 0x80
 8007a1a:	045b      	lsls	r3, r3, #17
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d106      	bne.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007a20:	4b15      	ldr	r3, [pc, #84]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a22:	68da      	ldr	r2, [r3, #12]
 8007a24:	4b14      	ldr	r3, [pc, #80]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a26:	2180      	movs	r1, #128	; 0x80
 8007a28:	0449      	lsls	r1, r1, #17
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	2380      	movs	r3, #128	; 0x80
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	4013      	ands	r3, r2
 8007a38:	d016      	beq.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8007a3a:	4b0f      	ldr	r3, [pc, #60]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a3e:	4a1a      	ldr	r2, [pc, #104]	; (8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8007a40:	4013      	ands	r3, r2
 8007a42:	0019      	movs	r1, r3
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	695a      	ldr	r2, [r3, #20]
 8007a48:	4b0b      	ldr	r3, [pc, #44]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a4a:	430a      	orrs	r2, r1
 8007a4c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	695a      	ldr	r2, [r3, #20]
 8007a52:	2380      	movs	r3, #128	; 0x80
 8007a54:	01db      	lsls	r3, r3, #7
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d106      	bne.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007a5a:	4b07      	ldr	r3, [pc, #28]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a5c:	68da      	ldr	r2, [r3, #12]
 8007a5e:	4b06      	ldr	r3, [pc, #24]	; (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007a60:	2180      	movs	r1, #128	; 0x80
 8007a62:	0249      	lsls	r1, r1, #9
 8007a64:	430a      	orrs	r2, r1
 8007a66:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8007a68:	2312      	movs	r3, #18
 8007a6a:	18fb      	adds	r3, r7, r3
 8007a6c:	781b      	ldrb	r3, [r3, #0]
}
 8007a6e:	0018      	movs	r0, r3
 8007a70:	46bd      	mov	sp, r7
 8007a72:	b006      	add	sp, #24
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	46c0      	nop			; (mov r8, r8)
 8007a78:	40021000 	.word	0x40021000
 8007a7c:	40007000 	.word	0x40007000
 8007a80:	fffffcff 	.word	0xfffffcff
 8007a84:	fffeffff 	.word	0xfffeffff
 8007a88:	00001388 	.word	0x00001388
 8007a8c:	efffffff 	.word	0xefffffff
 8007a90:	fffff3ff 	.word	0xfffff3ff
 8007a94:	fff3ffff 	.word	0xfff3ffff
 8007a98:	ffcfffff 	.word	0xffcfffff
 8007a9c:	ffffcfff 	.word	0xffffcfff
 8007aa0:	ffbfffff 	.word	0xffbfffff
 8007aa4:	feffffff 	.word	0xfeffffff
 8007aa8:	ffff3fff 	.word	0xffff3fff

08007aac <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007aac:	b5b0      	push	{r4, r5, r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007ab4:	230f      	movs	r3, #15
 8007ab6:	18fb      	adds	r3, r7, r3
 8007ab8:	2201      	movs	r2, #1
 8007aba:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d100      	bne.n	8007ac4 <HAL_RTC_Init+0x18>
 8007ac2:	e08c      	b.n	8007bde <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2229      	movs	r2, #41	; 0x29
 8007ac8:	5c9b      	ldrb	r3, [r3, r2]
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d10b      	bne.n	8007ae8 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2228      	movs	r2, #40	; 0x28
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2288      	movs	r2, #136	; 0x88
 8007adc:	0212      	lsls	r2, r2, #8
 8007ade:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	0018      	movs	r0, r3
 8007ae4:	f7fc faa4 	bl	8004030 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2229      	movs	r2, #41	; 0x29
 8007aec:	2102      	movs	r1, #2
 8007aee:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	2210      	movs	r2, #16
 8007af8:	4013      	ands	r3, r2
 8007afa:	2b10      	cmp	r3, #16
 8007afc:	d062      	beq.n	8007bc4 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	22ca      	movs	r2, #202	; 0xca
 8007b04:	625a      	str	r2, [r3, #36]	; 0x24
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	2253      	movs	r2, #83	; 0x53
 8007b0c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007b0e:	250f      	movs	r5, #15
 8007b10:	197c      	adds	r4, r7, r5
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	0018      	movs	r0, r3
 8007b16:	f000 fb4a 	bl	80081ae <RTC_EnterInitMode>
 8007b1a:	0003      	movs	r3, r0
 8007b1c:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8007b1e:	0028      	movs	r0, r5
 8007b20:	183b      	adds	r3, r7, r0
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d12c      	bne.n	8007b82 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	699a      	ldr	r2, [r3, #24]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	492e      	ldr	r1, [pc, #184]	; (8007bec <HAL_RTC_Init+0x140>)
 8007b34:	400a      	ands	r2, r1
 8007b36:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	6999      	ldr	r1, [r3, #24]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	689a      	ldr	r2, [r3, #8]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	431a      	orrs	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	69db      	ldr	r3, [r3, #28]
 8007b4c:	431a      	orrs	r2, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	430a      	orrs	r2, r1
 8007b54:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	6912      	ldr	r2, [r2, #16]
 8007b5e:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	6919      	ldr	r1, [r3, #16]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	041a      	lsls	r2, r3, #16
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	430a      	orrs	r2, r1
 8007b72:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8007b74:	183c      	adds	r4, r7, r0
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	0018      	movs	r0, r3
 8007b7a:	f000 fb5b 	bl	8008234 <RTC_ExitInitMode>
 8007b7e:	0003      	movs	r3, r0
 8007b80:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8007b82:	230f      	movs	r3, #15
 8007b84:	18fb      	adds	r3, r7, r3
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d116      	bne.n	8007bba <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	699a      	ldr	r2, [r3, #24]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	00d2      	lsls	r2, r2, #3
 8007b98:	08d2      	lsrs	r2, r2, #3
 8007b9a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	6999      	ldr	r1, [r3, #24]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6a1b      	ldr	r3, [r3, #32]
 8007baa:	431a      	orrs	r2, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	431a      	orrs	r2, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	22ff      	movs	r2, #255	; 0xff
 8007bc0:	625a      	str	r2, [r3, #36]	; 0x24
 8007bc2:	e003      	b.n	8007bcc <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007bc4:	230f      	movs	r3, #15
 8007bc6:	18fb      	adds	r3, r7, r3
 8007bc8:	2200      	movs	r2, #0
 8007bca:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8007bcc:	230f      	movs	r3, #15
 8007bce:	18fb      	adds	r3, r7, r3
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d103      	bne.n	8007bde <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2229      	movs	r2, #41	; 0x29
 8007bda:	2101      	movs	r1, #1
 8007bdc:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8007bde:	230f      	movs	r3, #15
 8007be0:	18fb      	adds	r3, r7, r3
 8007be2:	781b      	ldrb	r3, [r3, #0]
}
 8007be4:	0018      	movs	r0, r3
 8007be6:	46bd      	mov	sp, r7
 8007be8:	b004      	add	sp, #16
 8007bea:	bdb0      	pop	{r4, r5, r7, pc}
 8007bec:	fb8fffbf 	.word	0xfb8fffbf

08007bf0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007bf0:	b5b0      	push	{r4, r5, r7, lr}
 8007bf2:	b086      	sub	sp, #24
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2228      	movs	r2, #40	; 0x28
 8007c00:	5c9b      	ldrb	r3, [r3, r2]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d101      	bne.n	8007c0a <HAL_RTC_SetTime+0x1a>
 8007c06:	2302      	movs	r3, #2
 8007c08:	e092      	b.n	8007d30 <HAL_RTC_SetTime+0x140>
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2228      	movs	r2, #40	; 0x28
 8007c0e:	2101      	movs	r1, #1
 8007c10:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2229      	movs	r2, #41	; 0x29
 8007c16:	2102      	movs	r1, #2
 8007c18:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	22ca      	movs	r2, #202	; 0xca
 8007c20:	625a      	str	r2, [r3, #36]	; 0x24
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2253      	movs	r2, #83	; 0x53
 8007c28:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007c2a:	2513      	movs	r5, #19
 8007c2c:	197c      	adds	r4, r7, r5
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	0018      	movs	r0, r3
 8007c32:	f000 fabc 	bl	80081ae <RTC_EnterInitMode>
 8007c36:	0003      	movs	r3, r0
 8007c38:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8007c3a:	197b      	adds	r3, r7, r5
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d162      	bne.n	8007d08 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d125      	bne.n	8007c94 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	2240      	movs	r2, #64	; 0x40
 8007c50:	4013      	ands	r3, r2
 8007c52:	d102      	bne.n	8007c5a <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	2200      	movs	r2, #0
 8007c58:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	0018      	movs	r0, r3
 8007c60:	f000 fb2c 	bl	80082bc <RTC_ByteToBcd2>
 8007c64:	0003      	movs	r3, r0
 8007c66:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	785b      	ldrb	r3, [r3, #1]
 8007c6c:	0018      	movs	r0, r3
 8007c6e:	f000 fb25 	bl	80082bc <RTC_ByteToBcd2>
 8007c72:	0003      	movs	r3, r0
 8007c74:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c76:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	789b      	ldrb	r3, [r3, #2]
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f000 fb1d 	bl	80082bc <RTC_ByteToBcd2>
 8007c82:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007c84:	0022      	movs	r2, r4
 8007c86:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	78db      	ldrb	r3, [r3, #3]
 8007c8c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	617b      	str	r3, [r7, #20]
 8007c92:	e017      	b.n	8007cc4 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	2240      	movs	r2, #64	; 0x40
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	d102      	bne.n	8007ca6 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	785b      	ldrb	r3, [r3, #1]
 8007cb0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007cb2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007cb8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	78db      	ldrb	r3, [r3, #3]
 8007cbe:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	491b      	ldr	r1, [pc, #108]	; (8007d38 <HAL_RTC_SetTime+0x148>)
 8007ccc:	400a      	ands	r2, r1
 8007cce:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	699a      	ldr	r2, [r3, #24]
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4918      	ldr	r1, [pc, #96]	; (8007d3c <HAL_RTC_SetTime+0x14c>)
 8007cdc:	400a      	ands	r2, r1
 8007cde:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	6999      	ldr	r1, [r3, #24]
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	431a      	orrs	r2, r3
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007cf8:	2313      	movs	r3, #19
 8007cfa:	18fc      	adds	r4, r7, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	0018      	movs	r0, r3
 8007d00:	f000 fa98 	bl	8008234 <RTC_ExitInitMode>
 8007d04:	0003      	movs	r3, r0
 8007d06:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	22ff      	movs	r2, #255	; 0xff
 8007d0e:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8007d10:	2313      	movs	r3, #19
 8007d12:	18fb      	adds	r3, r7, r3
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d103      	bne.n	8007d22 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2229      	movs	r2, #41	; 0x29
 8007d1e:	2101      	movs	r1, #1
 8007d20:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2228      	movs	r2, #40	; 0x28
 8007d26:	2100      	movs	r1, #0
 8007d28:	5499      	strb	r1, [r3, r2]

  return status;
 8007d2a:	2313      	movs	r3, #19
 8007d2c:	18fb      	adds	r3, r7, r3
 8007d2e:	781b      	ldrb	r3, [r3, #0]
}
 8007d30:	0018      	movs	r0, r3
 8007d32:	46bd      	mov	sp, r7
 8007d34:	b006      	add	sp, #24
 8007d36:	bdb0      	pop	{r4, r5, r7, pc}
 8007d38:	007f7f7f 	.word	0x007f7f7f
 8007d3c:	fffbffff 	.word	0xfffbffff

08007d40 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007d40:	b5b0      	push	{r4, r5, r7, lr}
 8007d42:	b086      	sub	sp, #24
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2228      	movs	r2, #40	; 0x28
 8007d50:	5c9b      	ldrb	r3, [r3, r2]
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d101      	bne.n	8007d5a <HAL_RTC_SetDate+0x1a>
 8007d56:	2302      	movs	r3, #2
 8007d58:	e07e      	b.n	8007e58 <HAL_RTC_SetDate+0x118>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2228      	movs	r2, #40	; 0x28
 8007d5e:	2101      	movs	r1, #1
 8007d60:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2229      	movs	r2, #41	; 0x29
 8007d66:	2102      	movs	r1, #2
 8007d68:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d10e      	bne.n	8007d8e <HAL_RTC_SetDate+0x4e>
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	785b      	ldrb	r3, [r3, #1]
 8007d74:	001a      	movs	r2, r3
 8007d76:	2310      	movs	r3, #16
 8007d78:	4013      	ands	r3, r2
 8007d7a:	d008      	beq.n	8007d8e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	785b      	ldrb	r3, [r3, #1]
 8007d80:	2210      	movs	r2, #16
 8007d82:	4393      	bics	r3, r2
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	330a      	adds	r3, #10
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d11c      	bne.n	8007dce <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	78db      	ldrb	r3, [r3, #3]
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f000 fa8f 	bl	80082bc <RTC_ByteToBcd2>
 8007d9e:	0003      	movs	r3, r0
 8007da0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	785b      	ldrb	r3, [r3, #1]
 8007da6:	0018      	movs	r0, r3
 8007da8:	f000 fa88 	bl	80082bc <RTC_ByteToBcd2>
 8007dac:	0003      	movs	r3, r0
 8007dae:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007db0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	789b      	ldrb	r3, [r3, #2]
 8007db6:	0018      	movs	r0, r3
 8007db8:	f000 fa80 	bl	80082bc <RTC_ByteToBcd2>
 8007dbc:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007dbe:	0022      	movs	r2, r4
 8007dc0:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	617b      	str	r3, [r7, #20]
 8007dcc:	e00e      	b.n	8007dec <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	78db      	ldrb	r3, [r3, #3]
 8007dd2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	785b      	ldrb	r3, [r3, #1]
 8007dd8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007dda:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8007ddc:	68ba      	ldr	r2, [r7, #8]
 8007dde:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007de0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	781b      	ldrb	r3, [r3, #0]
 8007de6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007de8:	4313      	orrs	r3, r2
 8007dea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	22ca      	movs	r2, #202	; 0xca
 8007df2:	625a      	str	r2, [r3, #36]	; 0x24
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2253      	movs	r2, #83	; 0x53
 8007dfa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007dfc:	2513      	movs	r5, #19
 8007dfe:	197c      	adds	r4, r7, r5
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	0018      	movs	r0, r3
 8007e04:	f000 f9d3 	bl	80081ae <RTC_EnterInitMode>
 8007e08:	0003      	movs	r3, r0
 8007e0a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8007e0c:	0028      	movs	r0, r5
 8007e0e:	183b      	adds	r3, r7, r0
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10c      	bne.n	8007e30 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	697a      	ldr	r2, [r7, #20]
 8007e1c:	4910      	ldr	r1, [pc, #64]	; (8007e60 <HAL_RTC_SetDate+0x120>)
 8007e1e:	400a      	ands	r2, r1
 8007e20:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007e22:	183c      	adds	r4, r7, r0
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	0018      	movs	r0, r3
 8007e28:	f000 fa04 	bl	8008234 <RTC_ExitInitMode>
 8007e2c:	0003      	movs	r3, r0
 8007e2e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	22ff      	movs	r2, #255	; 0xff
 8007e36:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8007e38:	2313      	movs	r3, #19
 8007e3a:	18fb      	adds	r3, r7, r3
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d103      	bne.n	8007e4a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2229      	movs	r2, #41	; 0x29
 8007e46:	2101      	movs	r1, #1
 8007e48:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2228      	movs	r2, #40	; 0x28
 8007e4e:	2100      	movs	r1, #0
 8007e50:	5499      	strb	r1, [r3, r2]

  return status;
 8007e52:	2313      	movs	r3, #19
 8007e54:	18fb      	adds	r3, r7, r3
 8007e56:	781b      	ldrb	r3, [r3, #0]
}
 8007e58:	0018      	movs	r0, r3
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	b006      	add	sp, #24
 8007e5e:	bdb0      	pop	{r4, r5, r7, pc}
 8007e60:	00ffff3f 	.word	0x00ffff3f

08007e64 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007e64:	b590      	push	{r4, r7, lr}
 8007e66:	b089      	sub	sp, #36	; 0x24
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2228      	movs	r2, #40	; 0x28
 8007e74:	5c9b      	ldrb	r3, [r3, r2]
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <HAL_RTC_SetAlarm_IT+0x1a>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	e127      	b.n	80080ce <HAL_RTC_SetAlarm_IT+0x26a>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2228      	movs	r2, #40	; 0x28
 8007e82:	2101      	movs	r1, #1
 8007e84:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2229      	movs	r2, #41	; 0x29
 8007e8a:	2102      	movs	r1, #2
 8007e8c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d136      	bne.n	8007f02 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	2240      	movs	r2, #64	; 0x40
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	d102      	bne.n	8007ea6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	0018      	movs	r0, r3
 8007eac:	f000 fa06 	bl	80082bc <RTC_ByteToBcd2>
 8007eb0:	0003      	movs	r3, r0
 8007eb2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	785b      	ldrb	r3, [r3, #1]
 8007eb8:	0018      	movs	r0, r3
 8007eba:	f000 f9ff 	bl	80082bc <RTC_ByteToBcd2>
 8007ebe:	0003      	movs	r3, r0
 8007ec0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007ec2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	789b      	ldrb	r3, [r3, #2]
 8007ec8:	0018      	movs	r0, r3
 8007eca:	f000 f9f7 	bl	80082bc <RTC_ByteToBcd2>
 8007ece:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007ed0:	0022      	movs	r2, r4
 8007ed2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	78db      	ldrb	r3, [r3, #3]
 8007ed8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007eda:	431a      	orrs	r2, r3
 8007edc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2220      	movs	r2, #32
 8007ee2:	5c9b      	ldrb	r3, [r3, r2]
 8007ee4:	0018      	movs	r0, r3
 8007ee6:	f000 f9e9 	bl	80082bc <RTC_ByteToBcd2>
 8007eea:	0003      	movs	r3, r0
 8007eec:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007eee:	0022      	movs	r2, r4
 8007ef0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007ef6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007efc:	4313      	orrs	r3, r2
 8007efe:	61fb      	str	r3, [r7, #28]
 8007f00:	e022      	b.n	8007f48 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	2240      	movs	r2, #64	; 0x40
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	d102      	bne.n	8007f14 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2200      	movs	r2, #0
 8007f12:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	785b      	ldrb	r3, [r3, #1]
 8007f1e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007f20:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007f26:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	78db      	ldrb	r3, [r3, #3]
 8007f2c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007f2e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	2120      	movs	r1, #32
 8007f34:	5c5b      	ldrb	r3, [r3, r1]
 8007f36:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007f38:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007f3e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007f44:	4313      	orrs	r3, r2
 8007f46:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	685a      	ldr	r2, [r3, #4]
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	699b      	ldr	r3, [r3, #24]
 8007f50:	4313      	orrs	r3, r2
 8007f52:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	22ca      	movs	r2, #202	; 0xca
 8007f5a:	625a      	str	r2, [r3, #36]	; 0x24
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	2253      	movs	r2, #83	; 0x53
 8007f62:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f68:	2380      	movs	r3, #128	; 0x80
 8007f6a:	005b      	lsls	r3, r3, #1
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d14c      	bne.n	800800a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	699a      	ldr	r2, [r3, #24]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4957      	ldr	r1, [pc, #348]	; (80080d8 <HAL_RTC_SetAlarm_IT+0x274>)
 8007f7c:	400a      	ands	r2, r1
 8007f7e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2101      	movs	r1, #1
 8007f8c:	430a      	orrs	r2, r1
 8007f8e:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8007f90:	f7fd f8e6 	bl	8005160 <HAL_GetTick>
 8007f94:	0003      	movs	r3, r0
 8007f96:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007f98:	e016      	b.n	8007fc8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007f9a:	f7fd f8e1 	bl	8005160 <HAL_GetTick>
 8007f9e:	0002      	movs	r2, r0
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	1ad2      	subs	r2, r2, r3
 8007fa4:	23fa      	movs	r3, #250	; 0xfa
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d90d      	bls.n	8007fc8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	22ff      	movs	r2, #255	; 0xff
 8007fb2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2229      	movs	r2, #41	; 0x29
 8007fb8:	2103      	movs	r1, #3
 8007fba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2228      	movs	r2, #40	; 0x28
 8007fc0:	2100      	movs	r1, #0
 8007fc2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007fc4:	2303      	movs	r3, #3
 8007fc6:	e082      	b.n	80080ce <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	d0e2      	beq.n	8007f9a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	69fa      	ldr	r2, [r7, #28]
 8007fda:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	69ba      	ldr	r2, [r7, #24]
 8007fe2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	699a      	ldr	r2, [r3, #24]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2180      	movs	r1, #128	; 0x80
 8007ff0:	0049      	lsls	r1, r1, #1
 8007ff2:	430a      	orrs	r2, r1
 8007ff4:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	699a      	ldr	r2, [r3, #24]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2180      	movs	r1, #128	; 0x80
 8008002:	0149      	lsls	r1, r1, #5
 8008004:	430a      	orrs	r2, r1
 8008006:	619a      	str	r2, [r3, #24]
 8008008:	e04b      	b.n	80080a2 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	699a      	ldr	r2, [r3, #24]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4931      	ldr	r1, [pc, #196]	; (80080dc <HAL_RTC_SetAlarm_IT+0x278>)
 8008016:	400a      	ands	r2, r1
 8008018:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	2102      	movs	r1, #2
 8008026:	430a      	orrs	r2, r1
 8008028:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 800802a:	f7fd f899 	bl	8005160 <HAL_GetTick>
 800802e:	0003      	movs	r3, r0
 8008030:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008032:	e016      	b.n	8008062 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008034:	f7fd f894 	bl	8005160 <HAL_GetTick>
 8008038:	0002      	movs	r2, r0
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	1ad2      	subs	r2, r2, r3
 800803e:	23fa      	movs	r3, #250	; 0xfa
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	429a      	cmp	r2, r3
 8008044:	d90d      	bls.n	8008062 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	22ff      	movs	r2, #255	; 0xff
 800804c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2229      	movs	r2, #41	; 0x29
 8008052:	2103      	movs	r1, #3
 8008054:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2228      	movs	r2, #40	; 0x28
 800805a:	2100      	movs	r1, #0
 800805c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e035      	b.n	80080ce <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	2202      	movs	r2, #2
 800806a:	4013      	ands	r3, r2
 800806c:	d0e2      	beq.n	8008034 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69fa      	ldr	r2, [r7, #28]
 8008074:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	69ba      	ldr	r2, [r7, #24]
 800807c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	699a      	ldr	r2, [r3, #24]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2180      	movs	r1, #128	; 0x80
 800808a:	0089      	lsls	r1, r1, #2
 800808c:	430a      	orrs	r2, r1
 800808e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	699a      	ldr	r2, [r3, #24]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	2180      	movs	r1, #128	; 0x80
 800809c:	0189      	lsls	r1, r1, #6
 800809e:	430a      	orrs	r2, r1
 80080a0:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80080a2:	4a0f      	ldr	r2, [pc, #60]	; (80080e0 <HAL_RTC_SetAlarm_IT+0x27c>)
 80080a4:	2380      	movs	r3, #128	; 0x80
 80080a6:	58d3      	ldr	r3, [r2, r3]
 80080a8:	490d      	ldr	r1, [pc, #52]	; (80080e0 <HAL_RTC_SetAlarm_IT+0x27c>)
 80080aa:	2280      	movs	r2, #128	; 0x80
 80080ac:	0312      	lsls	r2, r2, #12
 80080ae:	4313      	orrs	r3, r2
 80080b0:	2280      	movs	r2, #128	; 0x80
 80080b2:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	22ff      	movs	r2, #255	; 0xff
 80080ba:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2229      	movs	r2, #41	; 0x29
 80080c0:	2101      	movs	r1, #1
 80080c2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2228      	movs	r2, #40	; 0x28
 80080c8:	2100      	movs	r1, #0
 80080ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80080cc:	2300      	movs	r3, #0
}
 80080ce:	0018      	movs	r0, r3
 80080d0:	46bd      	mov	sp, r7
 80080d2:	b009      	add	sp, #36	; 0x24
 80080d4:	bd90      	pop	{r4, r7, pc}
 80080d6:	46c0      	nop			; (mov r8, r8)
 80080d8:	fffffeff 	.word	0xfffffeff
 80080dc:	fffffdff 	.word	0xfffffdff
 80080e0:	40021800 	.word	0x40021800

080080e4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b082      	sub	sp, #8
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	699a      	ldr	r2, [r3, #24]
 80080f2:	2380      	movs	r3, #128	; 0x80
 80080f4:	015b      	lsls	r3, r3, #5
 80080f6:	4013      	ands	r3, r2
 80080f8:	d011      	beq.n	800811e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008100:	2201      	movs	r2, #1
 8008102:	4013      	ands	r3, r2
 8008104:	d00b      	beq.n	800811e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2101      	movs	r1, #1
 8008112:	430a      	orrs	r2, r1
 8008114:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	0018      	movs	r0, r3
 800811a:	f7fb fed1 	bl	8003ec0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	699a      	ldr	r2, [r3, #24]
 8008124:	2380      	movs	r3, #128	; 0x80
 8008126:	019b      	lsls	r3, r3, #6
 8008128:	4013      	ands	r3, r2
 800812a:	d011      	beq.n	8008150 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008132:	2202      	movs	r2, #2
 8008134:	4013      	ands	r3, r2
 8008136:	d00b      	beq.n	8008150 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2102      	movs	r1, #2
 8008144:	430a      	orrs	r2, r1
 8008146:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	0018      	movs	r0, r3
 800814c:	f000 f8de 	bl	800830c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2229      	movs	r2, #41	; 0x29
 8008154:	2101      	movs	r1, #1
 8008156:	5499      	strb	r1, [r3, r2]
}
 8008158:	46c0      	nop			; (mov r8, r8)
 800815a:	46bd      	mov	sp, r7
 800815c:	b002      	add	sp, #8
 800815e:	bd80      	pop	{r7, pc}

08008160 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	68da      	ldr	r2, [r3, #12]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	21a0      	movs	r1, #160	; 0xa0
 8008174:	438a      	bics	r2, r1
 8008176:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008178:	f7fc fff2 	bl	8005160 <HAL_GetTick>
 800817c:	0003      	movs	r3, r0
 800817e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8008180:	e00a      	b.n	8008198 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008182:	f7fc ffed 	bl	8005160 <HAL_GetTick>
 8008186:	0002      	movs	r2, r0
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	1ad2      	subs	r2, r2, r3
 800818c:	23fa      	movs	r3, #250	; 0xfa
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	429a      	cmp	r2, r3
 8008192:	d901      	bls.n	8008198 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008194:	2303      	movs	r3, #3
 8008196:	e006      	b.n	80081a6 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68db      	ldr	r3, [r3, #12]
 800819e:	2220      	movs	r2, #32
 80081a0:	4013      	ands	r3, r2
 80081a2:	d0ee      	beq.n	8008182 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	0018      	movs	r0, r3
 80081a8:	46bd      	mov	sp, r7
 80081aa:	b004      	add	sp, #16
 80081ac:	bd80      	pop	{r7, pc}

080081ae <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80081b6:	230f      	movs	r3, #15
 80081b8:	18fb      	adds	r3, r7, r3
 80081ba:	2200      	movs	r2, #0
 80081bc:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	2240      	movs	r2, #64	; 0x40
 80081c6:	4013      	ands	r3, r2
 80081c8:	d12c      	bne.n	8008224 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	68da      	ldr	r2, [r3, #12]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2180      	movs	r1, #128	; 0x80
 80081d6:	430a      	orrs	r2, r1
 80081d8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80081da:	f7fc ffc1 	bl	8005160 <HAL_GetTick>
 80081de:	0003      	movs	r3, r0
 80081e0:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80081e2:	e014      	b.n	800820e <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80081e4:	f7fc ffbc 	bl	8005160 <HAL_GetTick>
 80081e8:	0002      	movs	r2, r0
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	1ad2      	subs	r2, r2, r3
 80081ee:	200f      	movs	r0, #15
 80081f0:	183b      	adds	r3, r7, r0
 80081f2:	1839      	adds	r1, r7, r0
 80081f4:	7809      	ldrb	r1, [r1, #0]
 80081f6:	7019      	strb	r1, [r3, #0]
 80081f8:	23fa      	movs	r3, #250	; 0xfa
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d906      	bls.n	800820e <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8008200:	183b      	adds	r3, r7, r0
 8008202:	2203      	movs	r2, #3
 8008204:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2229      	movs	r2, #41	; 0x29
 800820a:	2103      	movs	r1, #3
 800820c:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	2240      	movs	r2, #64	; 0x40
 8008216:	4013      	ands	r3, r2
 8008218:	d104      	bne.n	8008224 <RTC_EnterInitMode+0x76>
 800821a:	230f      	movs	r3, #15
 800821c:	18fb      	adds	r3, r7, r3
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	2b03      	cmp	r3, #3
 8008222:	d1df      	bne.n	80081e4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008224:	230f      	movs	r3, #15
 8008226:	18fb      	adds	r3, r7, r3
 8008228:	781b      	ldrb	r3, [r3, #0]
}
 800822a:	0018      	movs	r0, r3
 800822c:	46bd      	mov	sp, r7
 800822e:	b004      	add	sp, #16
 8008230:	bd80      	pop	{r7, pc}
	...

08008234 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008234:	b590      	push	{r4, r7, lr}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800823c:	240f      	movs	r4, #15
 800823e:	193b      	adds	r3, r7, r4
 8008240:	2200      	movs	r2, #0
 8008242:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008244:	4b1c      	ldr	r3, [pc, #112]	; (80082b8 <RTC_ExitInitMode+0x84>)
 8008246:	68da      	ldr	r2, [r3, #12]
 8008248:	4b1b      	ldr	r3, [pc, #108]	; (80082b8 <RTC_ExitInitMode+0x84>)
 800824a:	2180      	movs	r1, #128	; 0x80
 800824c:	438a      	bics	r2, r1
 800824e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008250:	4b19      	ldr	r3, [pc, #100]	; (80082b8 <RTC_ExitInitMode+0x84>)
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	2220      	movs	r2, #32
 8008256:	4013      	ands	r3, r2
 8008258:	d10d      	bne.n	8008276 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	0018      	movs	r0, r3
 800825e:	f7ff ff7f 	bl	8008160 <HAL_RTC_WaitForSynchro>
 8008262:	1e03      	subs	r3, r0, #0
 8008264:	d021      	beq.n	80082aa <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2229      	movs	r2, #41	; 0x29
 800826a:	2103      	movs	r1, #3
 800826c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800826e:	193b      	adds	r3, r7, r4
 8008270:	2203      	movs	r2, #3
 8008272:	701a      	strb	r2, [r3, #0]
 8008274:	e019      	b.n	80082aa <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008276:	4b10      	ldr	r3, [pc, #64]	; (80082b8 <RTC_ExitInitMode+0x84>)
 8008278:	699a      	ldr	r2, [r3, #24]
 800827a:	4b0f      	ldr	r3, [pc, #60]	; (80082b8 <RTC_ExitInitMode+0x84>)
 800827c:	2120      	movs	r1, #32
 800827e:	438a      	bics	r2, r1
 8008280:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	0018      	movs	r0, r3
 8008286:	f7ff ff6b 	bl	8008160 <HAL_RTC_WaitForSynchro>
 800828a:	1e03      	subs	r3, r0, #0
 800828c:	d007      	beq.n	800829e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2229      	movs	r2, #41	; 0x29
 8008292:	2103      	movs	r1, #3
 8008294:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8008296:	230f      	movs	r3, #15
 8008298:	18fb      	adds	r3, r7, r3
 800829a:	2203      	movs	r2, #3
 800829c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800829e:	4b06      	ldr	r3, [pc, #24]	; (80082b8 <RTC_ExitInitMode+0x84>)
 80082a0:	699a      	ldr	r2, [r3, #24]
 80082a2:	4b05      	ldr	r3, [pc, #20]	; (80082b8 <RTC_ExitInitMode+0x84>)
 80082a4:	2120      	movs	r1, #32
 80082a6:	430a      	orrs	r2, r1
 80082a8:	619a      	str	r2, [r3, #24]
  }

  return status;
 80082aa:	230f      	movs	r3, #15
 80082ac:	18fb      	adds	r3, r7, r3
 80082ae:	781b      	ldrb	r3, [r3, #0]
}
 80082b0:	0018      	movs	r0, r3
 80082b2:	46bd      	mov	sp, r7
 80082b4:	b005      	add	sp, #20
 80082b6:	bd90      	pop	{r4, r7, pc}
 80082b8:	40002800 	.word	0x40002800

080082bc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	0002      	movs	r2, r0
 80082c4:	1dfb      	adds	r3, r7, #7
 80082c6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80082c8:	2300      	movs	r3, #0
 80082ca:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80082cc:	230b      	movs	r3, #11
 80082ce:	18fb      	adds	r3, r7, r3
 80082d0:	1dfa      	adds	r2, r7, #7
 80082d2:	7812      	ldrb	r2, [r2, #0]
 80082d4:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80082d6:	e008      	b.n	80082ea <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	3301      	adds	r3, #1
 80082dc:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80082de:	220b      	movs	r2, #11
 80082e0:	18bb      	adds	r3, r7, r2
 80082e2:	18ba      	adds	r2, r7, r2
 80082e4:	7812      	ldrb	r2, [r2, #0]
 80082e6:	3a0a      	subs	r2, #10
 80082e8:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80082ea:	210b      	movs	r1, #11
 80082ec:	187b      	adds	r3, r7, r1
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	2b09      	cmp	r3, #9
 80082f2:	d8f1      	bhi.n	80082d8 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	011b      	lsls	r3, r3, #4
 80082fa:	b2da      	uxtb	r2, r3
 80082fc:	187b      	adds	r3, r7, r1
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	4313      	orrs	r3, r2
 8008302:	b2db      	uxtb	r3, r3
}
 8008304:	0018      	movs	r0, r3
 8008306:	46bd      	mov	sp, r7
 8008308:	b004      	add	sp, #16
 800830a:	bd80      	pop	{r7, pc}

0800830c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8008314:	46c0      	nop			; (mov r8, r8)
 8008316:	46bd      	mov	sp, r7
 8008318:	b002      	add	sp, #8
 800831a:	bd80      	pop	{r7, pc}

0800831c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d101      	bne.n	800832e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e04a      	b.n	80083c4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	223d      	movs	r2, #61	; 0x3d
 8008332:	5c9b      	ldrb	r3, [r3, r2]
 8008334:	b2db      	uxtb	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	d107      	bne.n	800834a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	223c      	movs	r2, #60	; 0x3c
 800833e:	2100      	movs	r1, #0
 8008340:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	0018      	movs	r0, r3
 8008346:	f7fc fd4b 	bl	8004de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	223d      	movs	r2, #61	; 0x3d
 800834e:	2102      	movs	r1, #2
 8008350:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	3304      	adds	r3, #4
 800835a:	0019      	movs	r1, r3
 800835c:	0010      	movs	r0, r2
 800835e:	f000 fc35 	bl	8008bcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2248      	movs	r2, #72	; 0x48
 8008366:	2101      	movs	r1, #1
 8008368:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	223e      	movs	r2, #62	; 0x3e
 800836e:	2101      	movs	r1, #1
 8008370:	5499      	strb	r1, [r3, r2]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	223f      	movs	r2, #63	; 0x3f
 8008376:	2101      	movs	r1, #1
 8008378:	5499      	strb	r1, [r3, r2]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2240      	movs	r2, #64	; 0x40
 800837e:	2101      	movs	r1, #1
 8008380:	5499      	strb	r1, [r3, r2]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2241      	movs	r2, #65	; 0x41
 8008386:	2101      	movs	r1, #1
 8008388:	5499      	strb	r1, [r3, r2]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2242      	movs	r2, #66	; 0x42
 800838e:	2101      	movs	r1, #1
 8008390:	5499      	strb	r1, [r3, r2]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2243      	movs	r2, #67	; 0x43
 8008396:	2101      	movs	r1, #1
 8008398:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2244      	movs	r2, #68	; 0x44
 800839e:	2101      	movs	r1, #1
 80083a0:	5499      	strb	r1, [r3, r2]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2245      	movs	r2, #69	; 0x45
 80083a6:	2101      	movs	r1, #1
 80083a8:	5499      	strb	r1, [r3, r2]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2246      	movs	r2, #70	; 0x46
 80083ae:	2101      	movs	r1, #1
 80083b0:	5499      	strb	r1, [r3, r2]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2247      	movs	r2, #71	; 0x47
 80083b6:	2101      	movs	r1, #1
 80083b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	223d      	movs	r2, #61	; 0x3d
 80083be:	2101      	movs	r1, #1
 80083c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	0018      	movs	r0, r3
 80083c6:	46bd      	mov	sp, r7
 80083c8:	b002      	add	sp, #8
 80083ca:	bd80      	pop	{r7, pc}

080083cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b084      	sub	sp, #16
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	223d      	movs	r2, #61	; 0x3d
 80083d8:	5c9b      	ldrb	r3, [r3, r2]
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d001      	beq.n	80083e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80083e0:	2301      	movs	r3, #1
 80083e2:	e03a      	b.n	800845a <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	223d      	movs	r2, #61	; 0x3d
 80083e8:	2102      	movs	r1, #2
 80083ea:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a1c      	ldr	r2, [pc, #112]	; (8008464 <HAL_TIM_Base_Start+0x98>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d00f      	beq.n	8008416 <HAL_TIM_Base_Start+0x4a>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	2380      	movs	r3, #128	; 0x80
 80083fc:	05db      	lsls	r3, r3, #23
 80083fe:	429a      	cmp	r2, r3
 8008400:	d009      	beq.n	8008416 <HAL_TIM_Base_Start+0x4a>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a18      	ldr	r2, [pc, #96]	; (8008468 <HAL_TIM_Base_Start+0x9c>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d004      	beq.n	8008416 <HAL_TIM_Base_Start+0x4a>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a16      	ldr	r2, [pc, #88]	; (800846c <HAL_TIM_Base_Start+0xa0>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d116      	bne.n	8008444 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	4a14      	ldr	r2, [pc, #80]	; (8008470 <HAL_TIM_Base_Start+0xa4>)
 800841e:	4013      	ands	r3, r2
 8008420:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2b06      	cmp	r3, #6
 8008426:	d016      	beq.n	8008456 <HAL_TIM_Base_Start+0x8a>
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	2380      	movs	r3, #128	; 0x80
 800842c:	025b      	lsls	r3, r3, #9
 800842e:	429a      	cmp	r2, r3
 8008430:	d011      	beq.n	8008456 <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	2101      	movs	r1, #1
 800843e:	430a      	orrs	r2, r1
 8008440:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008442:	e008      	b.n	8008456 <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2101      	movs	r1, #1
 8008450:	430a      	orrs	r2, r1
 8008452:	601a      	str	r2, [r3, #0]
 8008454:	e000      	b.n	8008458 <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008456:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	0018      	movs	r0, r3
 800845c:	46bd      	mov	sp, r7
 800845e:	b004      	add	sp, #16
 8008460:	bd80      	pop	{r7, pc}
 8008462:	46c0      	nop			; (mov r8, r8)
 8008464:	40012c00 	.word	0x40012c00
 8008468:	40000400 	.word	0x40000400
 800846c:	40014000 	.word	0x40014000
 8008470:	00010007 	.word	0x00010007

08008474 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e04a      	b.n	800851c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	223d      	movs	r2, #61	; 0x3d
 800848a:	5c9b      	ldrb	r3, [r3, r2]
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d107      	bne.n	80084a2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	223c      	movs	r2, #60	; 0x3c
 8008496:	2100      	movs	r1, #0
 8008498:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	0018      	movs	r0, r3
 800849e:	f000 f841 	bl	8008524 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	223d      	movs	r2, #61	; 0x3d
 80084a6:	2102      	movs	r1, #2
 80084a8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	3304      	adds	r3, #4
 80084b2:	0019      	movs	r1, r3
 80084b4:	0010      	movs	r0, r2
 80084b6:	f000 fb89 	bl	8008bcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2248      	movs	r2, #72	; 0x48
 80084be:	2101      	movs	r1, #1
 80084c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	223e      	movs	r2, #62	; 0x3e
 80084c6:	2101      	movs	r1, #1
 80084c8:	5499      	strb	r1, [r3, r2]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	223f      	movs	r2, #63	; 0x3f
 80084ce:	2101      	movs	r1, #1
 80084d0:	5499      	strb	r1, [r3, r2]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2240      	movs	r2, #64	; 0x40
 80084d6:	2101      	movs	r1, #1
 80084d8:	5499      	strb	r1, [r3, r2]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2241      	movs	r2, #65	; 0x41
 80084de:	2101      	movs	r1, #1
 80084e0:	5499      	strb	r1, [r3, r2]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2242      	movs	r2, #66	; 0x42
 80084e6:	2101      	movs	r1, #1
 80084e8:	5499      	strb	r1, [r3, r2]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2243      	movs	r2, #67	; 0x43
 80084ee:	2101      	movs	r1, #1
 80084f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2244      	movs	r2, #68	; 0x44
 80084f6:	2101      	movs	r1, #1
 80084f8:	5499      	strb	r1, [r3, r2]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2245      	movs	r2, #69	; 0x45
 80084fe:	2101      	movs	r1, #1
 8008500:	5499      	strb	r1, [r3, r2]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2246      	movs	r2, #70	; 0x46
 8008506:	2101      	movs	r1, #1
 8008508:	5499      	strb	r1, [r3, r2]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2247      	movs	r2, #71	; 0x47
 800850e:	2101      	movs	r1, #1
 8008510:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	223d      	movs	r2, #61	; 0x3d
 8008516:	2101      	movs	r1, #1
 8008518:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	0018      	movs	r0, r3
 800851e:	46bd      	mov	sp, r7
 8008520:	b002      	add	sp, #8
 8008522:	bd80      	pop	{r7, pc}

08008524 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b082      	sub	sp, #8
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800852c:	46c0      	nop			; (mov r8, r8)
 800852e:	46bd      	mov	sp, r7
 8008530:	b002      	add	sp, #8
 8008532:	bd80      	pop	{r7, pc}

08008534 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d108      	bne.n	8008556 <HAL_TIM_PWM_Start+0x22>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	223e      	movs	r2, #62	; 0x3e
 8008548:	5c9b      	ldrb	r3, [r3, r2]
 800854a:	b2db      	uxtb	r3, r3
 800854c:	3b01      	subs	r3, #1
 800854e:	1e5a      	subs	r2, r3, #1
 8008550:	4193      	sbcs	r3, r2
 8008552:	b2db      	uxtb	r3, r3
 8008554:	e037      	b.n	80085c6 <HAL_TIM_PWM_Start+0x92>
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	2b04      	cmp	r3, #4
 800855a:	d108      	bne.n	800856e <HAL_TIM_PWM_Start+0x3a>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	223f      	movs	r2, #63	; 0x3f
 8008560:	5c9b      	ldrb	r3, [r3, r2]
 8008562:	b2db      	uxtb	r3, r3
 8008564:	3b01      	subs	r3, #1
 8008566:	1e5a      	subs	r2, r3, #1
 8008568:	4193      	sbcs	r3, r2
 800856a:	b2db      	uxtb	r3, r3
 800856c:	e02b      	b.n	80085c6 <HAL_TIM_PWM_Start+0x92>
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	2b08      	cmp	r3, #8
 8008572:	d108      	bne.n	8008586 <HAL_TIM_PWM_Start+0x52>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2240      	movs	r2, #64	; 0x40
 8008578:	5c9b      	ldrb	r3, [r3, r2]
 800857a:	b2db      	uxtb	r3, r3
 800857c:	3b01      	subs	r3, #1
 800857e:	1e5a      	subs	r2, r3, #1
 8008580:	4193      	sbcs	r3, r2
 8008582:	b2db      	uxtb	r3, r3
 8008584:	e01f      	b.n	80085c6 <HAL_TIM_PWM_Start+0x92>
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b0c      	cmp	r3, #12
 800858a:	d108      	bne.n	800859e <HAL_TIM_PWM_Start+0x6a>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2241      	movs	r2, #65	; 0x41
 8008590:	5c9b      	ldrb	r3, [r3, r2]
 8008592:	b2db      	uxtb	r3, r3
 8008594:	3b01      	subs	r3, #1
 8008596:	1e5a      	subs	r2, r3, #1
 8008598:	4193      	sbcs	r3, r2
 800859a:	b2db      	uxtb	r3, r3
 800859c:	e013      	b.n	80085c6 <HAL_TIM_PWM_Start+0x92>
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	2b10      	cmp	r3, #16
 80085a2:	d108      	bne.n	80085b6 <HAL_TIM_PWM_Start+0x82>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2242      	movs	r2, #66	; 0x42
 80085a8:	5c9b      	ldrb	r3, [r3, r2]
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	3b01      	subs	r3, #1
 80085ae:	1e5a      	subs	r2, r3, #1
 80085b0:	4193      	sbcs	r3, r2
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	e007      	b.n	80085c6 <HAL_TIM_PWM_Start+0x92>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2243      	movs	r2, #67	; 0x43
 80085ba:	5c9b      	ldrb	r3, [r3, r2]
 80085bc:	b2db      	uxtb	r3, r3
 80085be:	3b01      	subs	r3, #1
 80085c0:	1e5a      	subs	r2, r3, #1
 80085c2:	4193      	sbcs	r3, r2
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80085ca:	2301      	movs	r3, #1
 80085cc:	e08b      	b.n	80086e6 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d104      	bne.n	80085de <HAL_TIM_PWM_Start+0xaa>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	223e      	movs	r2, #62	; 0x3e
 80085d8:	2102      	movs	r1, #2
 80085da:	5499      	strb	r1, [r3, r2]
 80085dc:	e023      	b.n	8008626 <HAL_TIM_PWM_Start+0xf2>
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	2b04      	cmp	r3, #4
 80085e2:	d104      	bne.n	80085ee <HAL_TIM_PWM_Start+0xba>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	223f      	movs	r2, #63	; 0x3f
 80085e8:	2102      	movs	r1, #2
 80085ea:	5499      	strb	r1, [r3, r2]
 80085ec:	e01b      	b.n	8008626 <HAL_TIM_PWM_Start+0xf2>
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	2b08      	cmp	r3, #8
 80085f2:	d104      	bne.n	80085fe <HAL_TIM_PWM_Start+0xca>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2240      	movs	r2, #64	; 0x40
 80085f8:	2102      	movs	r1, #2
 80085fa:	5499      	strb	r1, [r3, r2]
 80085fc:	e013      	b.n	8008626 <HAL_TIM_PWM_Start+0xf2>
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	2b0c      	cmp	r3, #12
 8008602:	d104      	bne.n	800860e <HAL_TIM_PWM_Start+0xda>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2241      	movs	r2, #65	; 0x41
 8008608:	2102      	movs	r1, #2
 800860a:	5499      	strb	r1, [r3, r2]
 800860c:	e00b      	b.n	8008626 <HAL_TIM_PWM_Start+0xf2>
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	2b10      	cmp	r3, #16
 8008612:	d104      	bne.n	800861e <HAL_TIM_PWM_Start+0xea>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2242      	movs	r2, #66	; 0x42
 8008618:	2102      	movs	r1, #2
 800861a:	5499      	strb	r1, [r3, r2]
 800861c:	e003      	b.n	8008626 <HAL_TIM_PWM_Start+0xf2>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2243      	movs	r2, #67	; 0x43
 8008622:	2102      	movs	r1, #2
 8008624:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	2201      	movs	r2, #1
 800862e:	0018      	movs	r0, r3
 8008630:	f000 feac 	bl	800938c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a2d      	ldr	r2, [pc, #180]	; (80086f0 <HAL_TIM_PWM_Start+0x1bc>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d00e      	beq.n	800865c <HAL_TIM_PWM_Start+0x128>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a2c      	ldr	r2, [pc, #176]	; (80086f4 <HAL_TIM_PWM_Start+0x1c0>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d009      	beq.n	800865c <HAL_TIM_PWM_Start+0x128>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a2a      	ldr	r2, [pc, #168]	; (80086f8 <HAL_TIM_PWM_Start+0x1c4>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d004      	beq.n	800865c <HAL_TIM_PWM_Start+0x128>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a29      	ldr	r2, [pc, #164]	; (80086fc <HAL_TIM_PWM_Start+0x1c8>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d101      	bne.n	8008660 <HAL_TIM_PWM_Start+0x12c>
 800865c:	2301      	movs	r3, #1
 800865e:	e000      	b.n	8008662 <HAL_TIM_PWM_Start+0x12e>
 8008660:	2300      	movs	r3, #0
 8008662:	2b00      	cmp	r3, #0
 8008664:	d008      	beq.n	8008678 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2180      	movs	r1, #128	; 0x80
 8008672:	0209      	lsls	r1, r1, #8
 8008674:	430a      	orrs	r2, r1
 8008676:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a1c      	ldr	r2, [pc, #112]	; (80086f0 <HAL_TIM_PWM_Start+0x1bc>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d00f      	beq.n	80086a2 <HAL_TIM_PWM_Start+0x16e>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	2380      	movs	r3, #128	; 0x80
 8008688:	05db      	lsls	r3, r3, #23
 800868a:	429a      	cmp	r2, r3
 800868c:	d009      	beq.n	80086a2 <HAL_TIM_PWM_Start+0x16e>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a1b      	ldr	r2, [pc, #108]	; (8008700 <HAL_TIM_PWM_Start+0x1cc>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d004      	beq.n	80086a2 <HAL_TIM_PWM_Start+0x16e>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a15      	ldr	r2, [pc, #84]	; (80086f4 <HAL_TIM_PWM_Start+0x1c0>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d116      	bne.n	80086d0 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	4a16      	ldr	r2, [pc, #88]	; (8008704 <HAL_TIM_PWM_Start+0x1d0>)
 80086aa:	4013      	ands	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2b06      	cmp	r3, #6
 80086b2:	d016      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x1ae>
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	2380      	movs	r3, #128	; 0x80
 80086b8:	025b      	lsls	r3, r3, #9
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d011      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2101      	movs	r1, #1
 80086ca:	430a      	orrs	r2, r1
 80086cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ce:	e008      	b.n	80086e2 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2101      	movs	r1, #1
 80086dc:	430a      	orrs	r2, r1
 80086de:	601a      	str	r2, [r3, #0]
 80086e0:	e000      	b.n	80086e4 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086e2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	0018      	movs	r0, r3
 80086e8:	46bd      	mov	sp, r7
 80086ea:	b004      	add	sp, #16
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	46c0      	nop			; (mov r8, r8)
 80086f0:	40012c00 	.word	0x40012c00
 80086f4:	40014000 	.word	0x40014000
 80086f8:	40014400 	.word	0x40014400
 80086fc:	40014800 	.word	0x40014800
 8008700:	40000400 	.word	0x40000400
 8008704:	00010007 	.word	0x00010007

08008708 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	6839      	ldr	r1, [r7, #0]
 8008718:	2200      	movs	r2, #0
 800871a:	0018      	movs	r0, r3
 800871c:	f000 fe36 	bl	800938c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a37      	ldr	r2, [pc, #220]	; (8008804 <HAL_TIM_PWM_Stop+0xfc>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d00e      	beq.n	8008748 <HAL_TIM_PWM_Stop+0x40>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a36      	ldr	r2, [pc, #216]	; (8008808 <HAL_TIM_PWM_Stop+0x100>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d009      	beq.n	8008748 <HAL_TIM_PWM_Stop+0x40>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a34      	ldr	r2, [pc, #208]	; (800880c <HAL_TIM_PWM_Stop+0x104>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d004      	beq.n	8008748 <HAL_TIM_PWM_Stop+0x40>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a33      	ldr	r2, [pc, #204]	; (8008810 <HAL_TIM_PWM_Stop+0x108>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d101      	bne.n	800874c <HAL_TIM_PWM_Stop+0x44>
 8008748:	2301      	movs	r3, #1
 800874a:	e000      	b.n	800874e <HAL_TIM_PWM_Stop+0x46>
 800874c:	2300      	movs	r3, #0
 800874e:	2b00      	cmp	r3, #0
 8008750:	d013      	beq.n	800877a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	6a1b      	ldr	r3, [r3, #32]
 8008758:	4a2e      	ldr	r2, [pc, #184]	; (8008814 <HAL_TIM_PWM_Stop+0x10c>)
 800875a:	4013      	ands	r3, r2
 800875c:	d10d      	bne.n	800877a <HAL_TIM_PWM_Stop+0x72>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	6a1b      	ldr	r3, [r3, #32]
 8008764:	4a2c      	ldr	r2, [pc, #176]	; (8008818 <HAL_TIM_PWM_Stop+0x110>)
 8008766:	4013      	ands	r3, r2
 8008768:	d107      	bne.n	800877a <HAL_TIM_PWM_Stop+0x72>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4929      	ldr	r1, [pc, #164]	; (800881c <HAL_TIM_PWM_Stop+0x114>)
 8008776:	400a      	ands	r2, r1
 8008778:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	6a1b      	ldr	r3, [r3, #32]
 8008780:	4a24      	ldr	r2, [pc, #144]	; (8008814 <HAL_TIM_PWM_Stop+0x10c>)
 8008782:	4013      	ands	r3, r2
 8008784:	d10d      	bne.n	80087a2 <HAL_TIM_PWM_Stop+0x9a>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	6a1b      	ldr	r3, [r3, #32]
 800878c:	4a22      	ldr	r2, [pc, #136]	; (8008818 <HAL_TIM_PWM_Stop+0x110>)
 800878e:	4013      	ands	r3, r2
 8008790:	d107      	bne.n	80087a2 <HAL_TIM_PWM_Stop+0x9a>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2101      	movs	r1, #1
 800879e:	438a      	bics	r2, r1
 80087a0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d104      	bne.n	80087b2 <HAL_TIM_PWM_Stop+0xaa>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	223e      	movs	r2, #62	; 0x3e
 80087ac:	2101      	movs	r1, #1
 80087ae:	5499      	strb	r1, [r3, r2]
 80087b0:	e023      	b.n	80087fa <HAL_TIM_PWM_Stop+0xf2>
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	2b04      	cmp	r3, #4
 80087b6:	d104      	bne.n	80087c2 <HAL_TIM_PWM_Stop+0xba>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	223f      	movs	r2, #63	; 0x3f
 80087bc:	2101      	movs	r1, #1
 80087be:	5499      	strb	r1, [r3, r2]
 80087c0:	e01b      	b.n	80087fa <HAL_TIM_PWM_Stop+0xf2>
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	2b08      	cmp	r3, #8
 80087c6:	d104      	bne.n	80087d2 <HAL_TIM_PWM_Stop+0xca>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2240      	movs	r2, #64	; 0x40
 80087cc:	2101      	movs	r1, #1
 80087ce:	5499      	strb	r1, [r3, r2]
 80087d0:	e013      	b.n	80087fa <HAL_TIM_PWM_Stop+0xf2>
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b0c      	cmp	r3, #12
 80087d6:	d104      	bne.n	80087e2 <HAL_TIM_PWM_Stop+0xda>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2241      	movs	r2, #65	; 0x41
 80087dc:	2101      	movs	r1, #1
 80087de:	5499      	strb	r1, [r3, r2]
 80087e0:	e00b      	b.n	80087fa <HAL_TIM_PWM_Stop+0xf2>
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	2b10      	cmp	r3, #16
 80087e6:	d104      	bne.n	80087f2 <HAL_TIM_PWM_Stop+0xea>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2242      	movs	r2, #66	; 0x42
 80087ec:	2101      	movs	r1, #1
 80087ee:	5499      	strb	r1, [r3, r2]
 80087f0:	e003      	b.n	80087fa <HAL_TIM_PWM_Stop+0xf2>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2243      	movs	r2, #67	; 0x43
 80087f6:	2101      	movs	r1, #1
 80087f8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	0018      	movs	r0, r3
 80087fe:	46bd      	mov	sp, r7
 8008800:	b002      	add	sp, #8
 8008802:	bd80      	pop	{r7, pc}
 8008804:	40012c00 	.word	0x40012c00
 8008808:	40014000 	.word	0x40014000
 800880c:	40014400 	.word	0x40014400
 8008810:	40014800 	.word	0x40014800
 8008814:	00001111 	.word	0x00001111
 8008818:	00000444 	.word	0x00000444
 800881c:	ffff7fff 	.word	0xffff7fff

08008820 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b086      	sub	sp, #24
 8008824:	af00      	add	r7, sp, #0
 8008826:	60f8      	str	r0, [r7, #12]
 8008828:	60b9      	str	r1, [r7, #8]
 800882a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800882c:	2317      	movs	r3, #23
 800882e:	18fb      	adds	r3, r7, r3
 8008830:	2200      	movs	r2, #0
 8008832:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	223c      	movs	r2, #60	; 0x3c
 8008838:	5c9b      	ldrb	r3, [r3, r2]
 800883a:	2b01      	cmp	r3, #1
 800883c:	d101      	bne.n	8008842 <HAL_TIM_PWM_ConfigChannel+0x22>
 800883e:	2302      	movs	r3, #2
 8008840:	e0e5      	b.n	8008a0e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	223c      	movs	r2, #60	; 0x3c
 8008846:	2101      	movs	r1, #1
 8008848:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2b14      	cmp	r3, #20
 800884e:	d900      	bls.n	8008852 <HAL_TIM_PWM_ConfigChannel+0x32>
 8008850:	e0d1      	b.n	80089f6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	009a      	lsls	r2, r3, #2
 8008856:	4b70      	ldr	r3, [pc, #448]	; (8008a18 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8008858:	18d3      	adds	r3, r2, r3
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68ba      	ldr	r2, [r7, #8]
 8008864:	0011      	movs	r1, r2
 8008866:	0018      	movs	r0, r3
 8008868:	f000 fa30 	bl	8008ccc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	699a      	ldr	r2, [r3, #24]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2108      	movs	r1, #8
 8008878:	430a      	orrs	r2, r1
 800887a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	699a      	ldr	r2, [r3, #24]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	2104      	movs	r1, #4
 8008888:	438a      	bics	r2, r1
 800888a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	6999      	ldr	r1, [r3, #24]
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	691a      	ldr	r2, [r3, #16]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	430a      	orrs	r2, r1
 800889c:	619a      	str	r2, [r3, #24]
      break;
 800889e:	e0af      	b.n	8008a00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	68ba      	ldr	r2, [r7, #8]
 80088a6:	0011      	movs	r1, r2
 80088a8:	0018      	movs	r0, r3
 80088aa:	f000 fa99 	bl	8008de0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	699a      	ldr	r2, [r3, #24]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	2180      	movs	r1, #128	; 0x80
 80088ba:	0109      	lsls	r1, r1, #4
 80088bc:	430a      	orrs	r2, r1
 80088be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	699a      	ldr	r2, [r3, #24]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4954      	ldr	r1, [pc, #336]	; (8008a1c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80088cc:	400a      	ands	r2, r1
 80088ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6999      	ldr	r1, [r3, #24]
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	691b      	ldr	r3, [r3, #16]
 80088da:	021a      	lsls	r2, r3, #8
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	430a      	orrs	r2, r1
 80088e2:	619a      	str	r2, [r3, #24]
      break;
 80088e4:	e08c      	b.n	8008a00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68ba      	ldr	r2, [r7, #8]
 80088ec:	0011      	movs	r1, r2
 80088ee:	0018      	movs	r0, r3
 80088f0:	f000 fafa 	bl	8008ee8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	69da      	ldr	r2, [r3, #28]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2108      	movs	r1, #8
 8008900:	430a      	orrs	r2, r1
 8008902:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	69da      	ldr	r2, [r3, #28]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2104      	movs	r1, #4
 8008910:	438a      	bics	r2, r1
 8008912:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	69d9      	ldr	r1, [r3, #28]
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	691a      	ldr	r2, [r3, #16]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	430a      	orrs	r2, r1
 8008924:	61da      	str	r2, [r3, #28]
      break;
 8008926:	e06b      	b.n	8008a00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	0011      	movs	r1, r2
 8008930:	0018      	movs	r0, r3
 8008932:	f000 fb61 	bl	8008ff8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	69da      	ldr	r2, [r3, #28]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	2180      	movs	r1, #128	; 0x80
 8008942:	0109      	lsls	r1, r1, #4
 8008944:	430a      	orrs	r2, r1
 8008946:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	69da      	ldr	r2, [r3, #28]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4932      	ldr	r1, [pc, #200]	; (8008a1c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008954:	400a      	ands	r2, r1
 8008956:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	69d9      	ldr	r1, [r3, #28]
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	691b      	ldr	r3, [r3, #16]
 8008962:	021a      	lsls	r2, r3, #8
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	430a      	orrs	r2, r1
 800896a:	61da      	str	r2, [r3, #28]
      break;
 800896c:	e048      	b.n	8008a00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	0011      	movs	r1, r2
 8008976:	0018      	movs	r0, r3
 8008978:	f000 fba8 	bl	80090cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2108      	movs	r1, #8
 8008988:	430a      	orrs	r2, r1
 800898a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2104      	movs	r1, #4
 8008998:	438a      	bics	r2, r1
 800899a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	691a      	ldr	r2, [r3, #16]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	430a      	orrs	r2, r1
 80089ac:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80089ae:	e027      	b.n	8008a00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68ba      	ldr	r2, [r7, #8]
 80089b6:	0011      	movs	r1, r2
 80089b8:	0018      	movs	r0, r3
 80089ba:	f000 fbe7 	bl	800918c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2180      	movs	r1, #128	; 0x80
 80089ca:	0109      	lsls	r1, r1, #4
 80089cc:	430a      	orrs	r2, r1
 80089ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4910      	ldr	r1, [pc, #64]	; (8008a1c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80089dc:	400a      	ands	r2, r1
 80089de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	021a      	lsls	r2, r3, #8
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	430a      	orrs	r2, r1
 80089f2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80089f4:	e004      	b.n	8008a00 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80089f6:	2317      	movs	r3, #23
 80089f8:	18fb      	adds	r3, r7, r3
 80089fa:	2201      	movs	r2, #1
 80089fc:	701a      	strb	r2, [r3, #0]
      break;
 80089fe:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	223c      	movs	r2, #60	; 0x3c
 8008a04:	2100      	movs	r1, #0
 8008a06:	5499      	strb	r1, [r3, r2]

  return status;
 8008a08:	2317      	movs	r3, #23
 8008a0a:	18fb      	adds	r3, r7, r3
 8008a0c:	781b      	ldrb	r3, [r3, #0]
}
 8008a0e:	0018      	movs	r0, r3
 8008a10:	46bd      	mov	sp, r7
 8008a12:	b006      	add	sp, #24
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	46c0      	nop			; (mov r8, r8)
 8008a18:	0800fc54 	.word	0x0800fc54
 8008a1c:	fffffbff 	.word	0xfffffbff

08008a20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a2a:	230f      	movs	r3, #15
 8008a2c:	18fb      	adds	r3, r7, r3
 8008a2e:	2200      	movs	r2, #0
 8008a30:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	223c      	movs	r2, #60	; 0x3c
 8008a36:	5c9b      	ldrb	r3, [r3, r2]
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d101      	bne.n	8008a40 <HAL_TIM_ConfigClockSource+0x20>
 8008a3c:	2302      	movs	r3, #2
 8008a3e:	e0bc      	b.n	8008bba <HAL_TIM_ConfigClockSource+0x19a>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	223c      	movs	r2, #60	; 0x3c
 8008a44:	2101      	movs	r1, #1
 8008a46:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	223d      	movs	r2, #61	; 0x3d
 8008a4c:	2102      	movs	r1, #2
 8008a4e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	4a5a      	ldr	r2, [pc, #360]	; (8008bc4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	4a59      	ldr	r2, [pc, #356]	; (8008bc8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8008a64:	4013      	ands	r3, r2
 8008a66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2280      	movs	r2, #128	; 0x80
 8008a76:	0192      	lsls	r2, r2, #6
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d040      	beq.n	8008afe <HAL_TIM_ConfigClockSource+0xde>
 8008a7c:	2280      	movs	r2, #128	; 0x80
 8008a7e:	0192      	lsls	r2, r2, #6
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d900      	bls.n	8008a86 <HAL_TIM_ConfigClockSource+0x66>
 8008a84:	e088      	b.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008a86:	2280      	movs	r2, #128	; 0x80
 8008a88:	0152      	lsls	r2, r2, #5
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d100      	bne.n	8008a90 <HAL_TIM_ConfigClockSource+0x70>
 8008a8e:	e088      	b.n	8008ba2 <HAL_TIM_ConfigClockSource+0x182>
 8008a90:	2280      	movs	r2, #128	; 0x80
 8008a92:	0152      	lsls	r2, r2, #5
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d900      	bls.n	8008a9a <HAL_TIM_ConfigClockSource+0x7a>
 8008a98:	e07e      	b.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008a9a:	2b70      	cmp	r3, #112	; 0x70
 8008a9c:	d018      	beq.n	8008ad0 <HAL_TIM_ConfigClockSource+0xb0>
 8008a9e:	d900      	bls.n	8008aa2 <HAL_TIM_ConfigClockSource+0x82>
 8008aa0:	e07a      	b.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008aa2:	2b60      	cmp	r3, #96	; 0x60
 8008aa4:	d04f      	beq.n	8008b46 <HAL_TIM_ConfigClockSource+0x126>
 8008aa6:	d900      	bls.n	8008aaa <HAL_TIM_ConfigClockSource+0x8a>
 8008aa8:	e076      	b.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008aaa:	2b50      	cmp	r3, #80	; 0x50
 8008aac:	d03b      	beq.n	8008b26 <HAL_TIM_ConfigClockSource+0x106>
 8008aae:	d900      	bls.n	8008ab2 <HAL_TIM_ConfigClockSource+0x92>
 8008ab0:	e072      	b.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008ab2:	2b40      	cmp	r3, #64	; 0x40
 8008ab4:	d057      	beq.n	8008b66 <HAL_TIM_ConfigClockSource+0x146>
 8008ab6:	d900      	bls.n	8008aba <HAL_TIM_ConfigClockSource+0x9a>
 8008ab8:	e06e      	b.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008aba:	2b30      	cmp	r3, #48	; 0x30
 8008abc:	d063      	beq.n	8008b86 <HAL_TIM_ConfigClockSource+0x166>
 8008abe:	d86b      	bhi.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008ac0:	2b20      	cmp	r3, #32
 8008ac2:	d060      	beq.n	8008b86 <HAL_TIM_ConfigClockSource+0x166>
 8008ac4:	d868      	bhi.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d05d      	beq.n	8008b86 <HAL_TIM_ConfigClockSource+0x166>
 8008aca:	2b10      	cmp	r3, #16
 8008acc:	d05b      	beq.n	8008b86 <HAL_TIM_ConfigClockSource+0x166>
 8008ace:	e063      	b.n	8008b98 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008ae0:	f000 fc34 	bl	800934c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	2277      	movs	r2, #119	; 0x77
 8008af0:	4313      	orrs	r3, r2
 8008af2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68ba      	ldr	r2, [r7, #8]
 8008afa:	609a      	str	r2, [r3, #8]
      break;
 8008afc:	e052      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b0e:	f000 fc1d 	bl	800934c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	689a      	ldr	r2, [r3, #8]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2180      	movs	r1, #128	; 0x80
 8008b1e:	01c9      	lsls	r1, r1, #7
 8008b20:	430a      	orrs	r2, r1
 8008b22:	609a      	str	r2, [r3, #8]
      break;
 8008b24:	e03e      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b32:	001a      	movs	r2, r3
 8008b34:	f000 fb8e 	bl	8009254 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2150      	movs	r1, #80	; 0x50
 8008b3e:	0018      	movs	r0, r3
 8008b40:	f000 fbe8 	bl	8009314 <TIM_ITRx_SetConfig>
      break;
 8008b44:	e02e      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b52:	001a      	movs	r2, r3
 8008b54:	f000 fbac 	bl	80092b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2160      	movs	r1, #96	; 0x60
 8008b5e:	0018      	movs	r0, r3
 8008b60:	f000 fbd8 	bl	8009314 <TIM_ITRx_SetConfig>
      break;
 8008b64:	e01e      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b72:	001a      	movs	r2, r3
 8008b74:	f000 fb6e 	bl	8009254 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2140      	movs	r1, #64	; 0x40
 8008b7e:	0018      	movs	r0, r3
 8008b80:	f000 fbc8 	bl	8009314 <TIM_ITRx_SetConfig>
      break;
 8008b84:	e00e      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	0019      	movs	r1, r3
 8008b90:	0010      	movs	r0, r2
 8008b92:	f000 fbbf 	bl	8009314 <TIM_ITRx_SetConfig>
      break;
 8008b96:	e005      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8008b98:	230f      	movs	r3, #15
 8008b9a:	18fb      	adds	r3, r7, r3
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	701a      	strb	r2, [r3, #0]
      break;
 8008ba0:	e000      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8008ba2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	223d      	movs	r2, #61	; 0x3d
 8008ba8:	2101      	movs	r1, #1
 8008baa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	223c      	movs	r2, #60	; 0x3c
 8008bb0:	2100      	movs	r1, #0
 8008bb2:	5499      	strb	r1, [r3, r2]

  return status;
 8008bb4:	230f      	movs	r3, #15
 8008bb6:	18fb      	adds	r3, r7, r3
 8008bb8:	781b      	ldrb	r3, [r3, #0]
}
 8008bba:	0018      	movs	r0, r3
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	b004      	add	sp, #16
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	46c0      	nop			; (mov r8, r8)
 8008bc4:	ffceff88 	.word	0xffceff88
 8008bc8:	ffff00ff 	.word	0xffff00ff

08008bcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a34      	ldr	r2, [pc, #208]	; (8008cb0 <TIM_Base_SetConfig+0xe4>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d008      	beq.n	8008bf6 <TIM_Base_SetConfig+0x2a>
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	2380      	movs	r3, #128	; 0x80
 8008be8:	05db      	lsls	r3, r3, #23
 8008bea:	429a      	cmp	r2, r3
 8008bec:	d003      	beq.n	8008bf6 <TIM_Base_SetConfig+0x2a>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a30      	ldr	r2, [pc, #192]	; (8008cb4 <TIM_Base_SetConfig+0xe8>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d108      	bne.n	8008c08 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2270      	movs	r2, #112	; 0x70
 8008bfa:	4393      	bics	r3, r2
 8008bfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	4313      	orrs	r3, r2
 8008c06:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4a29      	ldr	r2, [pc, #164]	; (8008cb0 <TIM_Base_SetConfig+0xe4>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d018      	beq.n	8008c42 <TIM_Base_SetConfig+0x76>
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	2380      	movs	r3, #128	; 0x80
 8008c14:	05db      	lsls	r3, r3, #23
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d013      	beq.n	8008c42 <TIM_Base_SetConfig+0x76>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a25      	ldr	r2, [pc, #148]	; (8008cb4 <TIM_Base_SetConfig+0xe8>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d00f      	beq.n	8008c42 <TIM_Base_SetConfig+0x76>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a24      	ldr	r2, [pc, #144]	; (8008cb8 <TIM_Base_SetConfig+0xec>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d00b      	beq.n	8008c42 <TIM_Base_SetConfig+0x76>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a23      	ldr	r2, [pc, #140]	; (8008cbc <TIM_Base_SetConfig+0xf0>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d007      	beq.n	8008c42 <TIM_Base_SetConfig+0x76>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a22      	ldr	r2, [pc, #136]	; (8008cc0 <TIM_Base_SetConfig+0xf4>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d003      	beq.n	8008c42 <TIM_Base_SetConfig+0x76>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a21      	ldr	r2, [pc, #132]	; (8008cc4 <TIM_Base_SetConfig+0xf8>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d108      	bne.n	8008c54 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	4a20      	ldr	r2, [pc, #128]	; (8008cc8 <TIM_Base_SetConfig+0xfc>)
 8008c46:	4013      	ands	r3, r2
 8008c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2280      	movs	r2, #128	; 0x80
 8008c58:	4393      	bics	r3, r2
 8008c5a:	001a      	movs	r2, r3
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	695b      	ldr	r3, [r3, #20]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	68fa      	ldr	r2, [r7, #12]
 8008c68:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	689a      	ldr	r2, [r3, #8]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a0c      	ldr	r2, [pc, #48]	; (8008cb0 <TIM_Base_SetConfig+0xe4>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d00b      	beq.n	8008c9a <TIM_Base_SetConfig+0xce>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a0d      	ldr	r2, [pc, #52]	; (8008cbc <TIM_Base_SetConfig+0xf0>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d007      	beq.n	8008c9a <TIM_Base_SetConfig+0xce>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a0c      	ldr	r2, [pc, #48]	; (8008cc0 <TIM_Base_SetConfig+0xf4>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d003      	beq.n	8008c9a <TIM_Base_SetConfig+0xce>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a0b      	ldr	r2, [pc, #44]	; (8008cc4 <TIM_Base_SetConfig+0xf8>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d103      	bne.n	8008ca2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	691a      	ldr	r2, [r3, #16]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	615a      	str	r2, [r3, #20]
}
 8008ca8:	46c0      	nop			; (mov r8, r8)
 8008caa:	46bd      	mov	sp, r7
 8008cac:	b004      	add	sp, #16
 8008cae:	bd80      	pop	{r7, pc}
 8008cb0:	40012c00 	.word	0x40012c00
 8008cb4:	40000400 	.word	0x40000400
 8008cb8:	40002000 	.word	0x40002000
 8008cbc:	40014000 	.word	0x40014000
 8008cc0:	40014400 	.word	0x40014400
 8008cc4:	40014800 	.word	0x40014800
 8008cc8:	fffffcff 	.word	0xfffffcff

08008ccc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6a1b      	ldr	r3, [r3, #32]
 8008cda:	2201      	movs	r2, #1
 8008cdc:	4393      	bics	r3, r2
 8008cde:	001a      	movs	r2, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a1b      	ldr	r3, [r3, #32]
 8008ce8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	699b      	ldr	r3, [r3, #24]
 8008cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	4a32      	ldr	r2, [pc, #200]	; (8008dc4 <TIM_OC1_SetConfig+0xf8>)
 8008cfa:	4013      	ands	r3, r2
 8008cfc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2203      	movs	r2, #3
 8008d02:	4393      	bics	r3, r2
 8008d04:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	2202      	movs	r2, #2
 8008d14:	4393      	bics	r3, r2
 8008d16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	689b      	ldr	r3, [r3, #8]
 8008d1c:	697a      	ldr	r2, [r7, #20]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a28      	ldr	r2, [pc, #160]	; (8008dc8 <TIM_OC1_SetConfig+0xfc>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d00b      	beq.n	8008d42 <TIM_OC1_SetConfig+0x76>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a27      	ldr	r2, [pc, #156]	; (8008dcc <TIM_OC1_SetConfig+0x100>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d007      	beq.n	8008d42 <TIM_OC1_SetConfig+0x76>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a26      	ldr	r2, [pc, #152]	; (8008dd0 <TIM_OC1_SetConfig+0x104>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d003      	beq.n	8008d42 <TIM_OC1_SetConfig+0x76>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a25      	ldr	r2, [pc, #148]	; (8008dd4 <TIM_OC1_SetConfig+0x108>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d10c      	bne.n	8008d5c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	2208      	movs	r2, #8
 8008d46:	4393      	bics	r3, r2
 8008d48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	2204      	movs	r2, #4
 8008d58:	4393      	bics	r3, r2
 8008d5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4a1a      	ldr	r2, [pc, #104]	; (8008dc8 <TIM_OC1_SetConfig+0xfc>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d00b      	beq.n	8008d7c <TIM_OC1_SetConfig+0xb0>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a19      	ldr	r2, [pc, #100]	; (8008dcc <TIM_OC1_SetConfig+0x100>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d007      	beq.n	8008d7c <TIM_OC1_SetConfig+0xb0>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a18      	ldr	r2, [pc, #96]	; (8008dd0 <TIM_OC1_SetConfig+0x104>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d003      	beq.n	8008d7c <TIM_OC1_SetConfig+0xb0>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a17      	ldr	r2, [pc, #92]	; (8008dd4 <TIM_OC1_SetConfig+0x108>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d111      	bne.n	8008da0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	4a16      	ldr	r2, [pc, #88]	; (8008dd8 <TIM_OC1_SetConfig+0x10c>)
 8008d80:	4013      	ands	r3, r2
 8008d82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	4a15      	ldr	r2, [pc, #84]	; (8008ddc <TIM_OC1_SetConfig+0x110>)
 8008d88:	4013      	ands	r3, r2
 8008d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	695b      	ldr	r3, [r3, #20]
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	699b      	ldr	r3, [r3, #24]
 8008d9a:	693a      	ldr	r2, [r7, #16]
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	693a      	ldr	r2, [r7, #16]
 8008da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	685a      	ldr	r2, [r3, #4]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	621a      	str	r2, [r3, #32]
}
 8008dba:	46c0      	nop			; (mov r8, r8)
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	b006      	add	sp, #24
 8008dc0:	bd80      	pop	{r7, pc}
 8008dc2:	46c0      	nop			; (mov r8, r8)
 8008dc4:	fffeff8f 	.word	0xfffeff8f
 8008dc8:	40012c00 	.word	0x40012c00
 8008dcc:	40014000 	.word	0x40014000
 8008dd0:	40014400 	.word	0x40014400
 8008dd4:	40014800 	.word	0x40014800
 8008dd8:	fffffeff 	.word	0xfffffeff
 8008ddc:	fffffdff 	.word	0xfffffdff

08008de0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6a1b      	ldr	r3, [r3, #32]
 8008dee:	2210      	movs	r2, #16
 8008df0:	4393      	bics	r3, r2
 8008df2:	001a      	movs	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6a1b      	ldr	r3, [r3, #32]
 8008dfc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	699b      	ldr	r3, [r3, #24]
 8008e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	4a2e      	ldr	r2, [pc, #184]	; (8008ec8 <TIM_OC2_SetConfig+0xe8>)
 8008e0e:	4013      	ands	r3, r2
 8008e10:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	4a2d      	ldr	r2, [pc, #180]	; (8008ecc <TIM_OC2_SetConfig+0xec>)
 8008e16:	4013      	ands	r3, r2
 8008e18:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	021b      	lsls	r3, r3, #8
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	2220      	movs	r2, #32
 8008e2a:	4393      	bics	r3, r2
 8008e2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	697a      	ldr	r2, [r7, #20]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a24      	ldr	r2, [pc, #144]	; (8008ed0 <TIM_OC2_SetConfig+0xf0>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d10d      	bne.n	8008e5e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	2280      	movs	r2, #128	; 0x80
 8008e46:	4393      	bics	r3, r2
 8008e48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	68db      	ldr	r3, [r3, #12]
 8008e4e:	011b      	lsls	r3, r3, #4
 8008e50:	697a      	ldr	r2, [r7, #20]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	2240      	movs	r2, #64	; 0x40
 8008e5a:	4393      	bics	r3, r2
 8008e5c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a1b      	ldr	r2, [pc, #108]	; (8008ed0 <TIM_OC2_SetConfig+0xf0>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d00b      	beq.n	8008e7e <TIM_OC2_SetConfig+0x9e>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a1a      	ldr	r2, [pc, #104]	; (8008ed4 <TIM_OC2_SetConfig+0xf4>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d007      	beq.n	8008e7e <TIM_OC2_SetConfig+0x9e>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a19      	ldr	r2, [pc, #100]	; (8008ed8 <TIM_OC2_SetConfig+0xf8>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d003      	beq.n	8008e7e <TIM_OC2_SetConfig+0x9e>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a18      	ldr	r2, [pc, #96]	; (8008edc <TIM_OC2_SetConfig+0xfc>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d113      	bne.n	8008ea6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	4a17      	ldr	r2, [pc, #92]	; (8008ee0 <TIM_OC2_SetConfig+0x100>)
 8008e82:	4013      	ands	r3, r2
 8008e84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	4a16      	ldr	r2, [pc, #88]	; (8008ee4 <TIM_OC2_SetConfig+0x104>)
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	693a      	ldr	r2, [r7, #16]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	699b      	ldr	r3, [r3, #24]
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	693a      	ldr	r2, [r7, #16]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	693a      	ldr	r2, [r7, #16]
 8008eaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	685a      	ldr	r2, [r3, #4]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	697a      	ldr	r2, [r7, #20]
 8008ebe:	621a      	str	r2, [r3, #32]
}
 8008ec0:	46c0      	nop			; (mov r8, r8)
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	b006      	add	sp, #24
 8008ec6:	bd80      	pop	{r7, pc}
 8008ec8:	feff8fff 	.word	0xfeff8fff
 8008ecc:	fffffcff 	.word	0xfffffcff
 8008ed0:	40012c00 	.word	0x40012c00
 8008ed4:	40014000 	.word	0x40014000
 8008ed8:	40014400 	.word	0x40014400
 8008edc:	40014800 	.word	0x40014800
 8008ee0:	fffffbff 	.word	0xfffffbff
 8008ee4:	fffff7ff 	.word	0xfffff7ff

08008ee8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b086      	sub	sp, #24
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a1b      	ldr	r3, [r3, #32]
 8008ef6:	4a35      	ldr	r2, [pc, #212]	; (8008fcc <TIM_OC3_SetConfig+0xe4>)
 8008ef8:	401a      	ands	r2, r3
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a1b      	ldr	r3, [r3, #32]
 8008f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	4a2f      	ldr	r2, [pc, #188]	; (8008fd0 <TIM_OC3_SetConfig+0xe8>)
 8008f14:	4013      	ands	r3, r2
 8008f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2203      	movs	r2, #3
 8008f1c:	4393      	bics	r3, r2
 8008f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	4a29      	ldr	r2, [pc, #164]	; (8008fd4 <TIM_OC3_SetConfig+0xec>)
 8008f2e:	4013      	ands	r3, r2
 8008f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	021b      	lsls	r3, r3, #8
 8008f38:	697a      	ldr	r2, [r7, #20]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a25      	ldr	r2, [pc, #148]	; (8008fd8 <TIM_OC3_SetConfig+0xf0>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d10d      	bne.n	8008f62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	4a24      	ldr	r2, [pc, #144]	; (8008fdc <TIM_OC3_SetConfig+0xf4>)
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	021b      	lsls	r3, r3, #8
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	4a20      	ldr	r2, [pc, #128]	; (8008fe0 <TIM_OC3_SetConfig+0xf8>)
 8008f5e:	4013      	ands	r3, r2
 8008f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a1c      	ldr	r2, [pc, #112]	; (8008fd8 <TIM_OC3_SetConfig+0xf0>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d00b      	beq.n	8008f82 <TIM_OC3_SetConfig+0x9a>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a1d      	ldr	r2, [pc, #116]	; (8008fe4 <TIM_OC3_SetConfig+0xfc>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d007      	beq.n	8008f82 <TIM_OC3_SetConfig+0x9a>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a1c      	ldr	r2, [pc, #112]	; (8008fe8 <TIM_OC3_SetConfig+0x100>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d003      	beq.n	8008f82 <TIM_OC3_SetConfig+0x9a>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4a1b      	ldr	r2, [pc, #108]	; (8008fec <TIM_OC3_SetConfig+0x104>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d113      	bne.n	8008faa <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	4a1a      	ldr	r2, [pc, #104]	; (8008ff0 <TIM_OC3_SetConfig+0x108>)
 8008f86:	4013      	ands	r3, r2
 8008f88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	4a19      	ldr	r2, [pc, #100]	; (8008ff4 <TIM_OC3_SetConfig+0x10c>)
 8008f8e:	4013      	ands	r3, r2
 8008f90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	695b      	ldr	r3, [r3, #20]
 8008f96:	011b      	lsls	r3, r3, #4
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	699b      	ldr	r3, [r3, #24]
 8008fa2:	011b      	lsls	r3, r3, #4
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	693a      	ldr	r2, [r7, #16]
 8008fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	68fa      	ldr	r2, [r7, #12]
 8008fb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	685a      	ldr	r2, [r3, #4]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	697a      	ldr	r2, [r7, #20]
 8008fc2:	621a      	str	r2, [r3, #32]
}
 8008fc4:	46c0      	nop			; (mov r8, r8)
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	b006      	add	sp, #24
 8008fca:	bd80      	pop	{r7, pc}
 8008fcc:	fffffeff 	.word	0xfffffeff
 8008fd0:	fffeff8f 	.word	0xfffeff8f
 8008fd4:	fffffdff 	.word	0xfffffdff
 8008fd8:	40012c00 	.word	0x40012c00
 8008fdc:	fffff7ff 	.word	0xfffff7ff
 8008fe0:	fffffbff 	.word	0xfffffbff
 8008fe4:	40014000 	.word	0x40014000
 8008fe8:	40014400 	.word	0x40014400
 8008fec:	40014800 	.word	0x40014800
 8008ff0:	ffffefff 	.word	0xffffefff
 8008ff4:	ffffdfff 	.word	0xffffdfff

08008ff8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b086      	sub	sp, #24
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	4a28      	ldr	r2, [pc, #160]	; (80090a8 <TIM_OC4_SetConfig+0xb0>)
 8009008:	401a      	ands	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a1b      	ldr	r3, [r3, #32]
 8009012:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	69db      	ldr	r3, [r3, #28]
 800901e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	4a22      	ldr	r2, [pc, #136]	; (80090ac <TIM_OC4_SetConfig+0xb4>)
 8009024:	4013      	ands	r3, r2
 8009026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	4a21      	ldr	r2, [pc, #132]	; (80090b0 <TIM_OC4_SetConfig+0xb8>)
 800902c:	4013      	ands	r3, r2
 800902e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	021b      	lsls	r3, r3, #8
 8009036:	68fa      	ldr	r2, [r7, #12]
 8009038:	4313      	orrs	r3, r2
 800903a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	4a1d      	ldr	r2, [pc, #116]	; (80090b4 <TIM_OC4_SetConfig+0xbc>)
 8009040:	4013      	ands	r3, r2
 8009042:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	031b      	lsls	r3, r3, #12
 800904a:	693a      	ldr	r2, [r7, #16]
 800904c:	4313      	orrs	r3, r2
 800904e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a19      	ldr	r2, [pc, #100]	; (80090b8 <TIM_OC4_SetConfig+0xc0>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d00b      	beq.n	8009070 <TIM_OC4_SetConfig+0x78>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	4a18      	ldr	r2, [pc, #96]	; (80090bc <TIM_OC4_SetConfig+0xc4>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d007      	beq.n	8009070 <TIM_OC4_SetConfig+0x78>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4a17      	ldr	r2, [pc, #92]	; (80090c0 <TIM_OC4_SetConfig+0xc8>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d003      	beq.n	8009070 <TIM_OC4_SetConfig+0x78>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	4a16      	ldr	r2, [pc, #88]	; (80090c4 <TIM_OC4_SetConfig+0xcc>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d109      	bne.n	8009084 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	4a15      	ldr	r2, [pc, #84]	; (80090c8 <TIM_OC4_SetConfig+0xd0>)
 8009074:	4013      	ands	r3, r2
 8009076:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	695b      	ldr	r3, [r3, #20]
 800907c:	019b      	lsls	r3, r3, #6
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	4313      	orrs	r3, r2
 8009082:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	693a      	ldr	r2, [r7, #16]
 800909c:	621a      	str	r2, [r3, #32]
}
 800909e:	46c0      	nop			; (mov r8, r8)
 80090a0:	46bd      	mov	sp, r7
 80090a2:	b006      	add	sp, #24
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	46c0      	nop			; (mov r8, r8)
 80090a8:	ffffefff 	.word	0xffffefff
 80090ac:	feff8fff 	.word	0xfeff8fff
 80090b0:	fffffcff 	.word	0xfffffcff
 80090b4:	ffffdfff 	.word	0xffffdfff
 80090b8:	40012c00 	.word	0x40012c00
 80090bc:	40014000 	.word	0x40014000
 80090c0:	40014400 	.word	0x40014400
 80090c4:	40014800 	.word	0x40014800
 80090c8:	ffffbfff 	.word	0xffffbfff

080090cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b086      	sub	sp, #24
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	4a25      	ldr	r2, [pc, #148]	; (8009170 <TIM_OC5_SetConfig+0xa4>)
 80090dc:	401a      	ands	r2, r3
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6a1b      	ldr	r3, [r3, #32]
 80090e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	4a1f      	ldr	r2, [pc, #124]	; (8009174 <TIM_OC5_SetConfig+0xa8>)
 80090f8:	4013      	ands	r3, r2
 80090fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	68fa      	ldr	r2, [r7, #12]
 8009102:	4313      	orrs	r3, r2
 8009104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	4a1b      	ldr	r2, [pc, #108]	; (8009178 <TIM_OC5_SetConfig+0xac>)
 800910a:	4013      	ands	r3, r2
 800910c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	041b      	lsls	r3, r3, #16
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	4313      	orrs	r3, r2
 8009118:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a17      	ldr	r2, [pc, #92]	; (800917c <TIM_OC5_SetConfig+0xb0>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d00b      	beq.n	800913a <TIM_OC5_SetConfig+0x6e>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a16      	ldr	r2, [pc, #88]	; (8009180 <TIM_OC5_SetConfig+0xb4>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d007      	beq.n	800913a <TIM_OC5_SetConfig+0x6e>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a15      	ldr	r2, [pc, #84]	; (8009184 <TIM_OC5_SetConfig+0xb8>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d003      	beq.n	800913a <TIM_OC5_SetConfig+0x6e>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a14      	ldr	r2, [pc, #80]	; (8009188 <TIM_OC5_SetConfig+0xbc>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d109      	bne.n	800914e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	4a0c      	ldr	r2, [pc, #48]	; (8009170 <TIM_OC5_SetConfig+0xa4>)
 800913e:	4013      	ands	r3, r2
 8009140:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	695b      	ldr	r3, [r3, #20]
 8009146:	021b      	lsls	r3, r3, #8
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	4313      	orrs	r3, r2
 800914c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	697a      	ldr	r2, [r7, #20]
 8009152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	685a      	ldr	r2, [r3, #4]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	621a      	str	r2, [r3, #32]
}
 8009168:	46c0      	nop			; (mov r8, r8)
 800916a:	46bd      	mov	sp, r7
 800916c:	b006      	add	sp, #24
 800916e:	bd80      	pop	{r7, pc}
 8009170:	fffeffff 	.word	0xfffeffff
 8009174:	fffeff8f 	.word	0xfffeff8f
 8009178:	fffdffff 	.word	0xfffdffff
 800917c:	40012c00 	.word	0x40012c00
 8009180:	40014000 	.word	0x40014000
 8009184:	40014400 	.word	0x40014400
 8009188:	40014800 	.word	0x40014800

0800918c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b086      	sub	sp, #24
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a1b      	ldr	r3, [r3, #32]
 800919a:	4a26      	ldr	r2, [pc, #152]	; (8009234 <TIM_OC6_SetConfig+0xa8>)
 800919c:	401a      	ands	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4a20      	ldr	r2, [pc, #128]	; (8009238 <TIM_OC6_SetConfig+0xac>)
 80091b8:	4013      	ands	r3, r2
 80091ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	021b      	lsls	r3, r3, #8
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	4313      	orrs	r3, r2
 80091c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	4a1c      	ldr	r2, [pc, #112]	; (800923c <TIM_OC6_SetConfig+0xb0>)
 80091cc:	4013      	ands	r3, r2
 80091ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	051b      	lsls	r3, r3, #20
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	4313      	orrs	r3, r2
 80091da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	4a18      	ldr	r2, [pc, #96]	; (8009240 <TIM_OC6_SetConfig+0xb4>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d00b      	beq.n	80091fc <TIM_OC6_SetConfig+0x70>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	4a17      	ldr	r2, [pc, #92]	; (8009244 <TIM_OC6_SetConfig+0xb8>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	d007      	beq.n	80091fc <TIM_OC6_SetConfig+0x70>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	4a16      	ldr	r2, [pc, #88]	; (8009248 <TIM_OC6_SetConfig+0xbc>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d003      	beq.n	80091fc <TIM_OC6_SetConfig+0x70>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	4a15      	ldr	r2, [pc, #84]	; (800924c <TIM_OC6_SetConfig+0xc0>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d109      	bne.n	8009210 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	4a14      	ldr	r2, [pc, #80]	; (8009250 <TIM_OC6_SetConfig+0xc4>)
 8009200:	4013      	ands	r3, r2
 8009202:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	695b      	ldr	r3, [r3, #20]
 8009208:	029b      	lsls	r3, r3, #10
 800920a:	697a      	ldr	r2, [r7, #20]
 800920c:	4313      	orrs	r3, r2
 800920e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	697a      	ldr	r2, [r7, #20]
 8009214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	68fa      	ldr	r2, [r7, #12]
 800921a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	685a      	ldr	r2, [r3, #4]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	693a      	ldr	r2, [r7, #16]
 8009228:	621a      	str	r2, [r3, #32]
}
 800922a:	46c0      	nop			; (mov r8, r8)
 800922c:	46bd      	mov	sp, r7
 800922e:	b006      	add	sp, #24
 8009230:	bd80      	pop	{r7, pc}
 8009232:	46c0      	nop			; (mov r8, r8)
 8009234:	ffefffff 	.word	0xffefffff
 8009238:	feff8fff 	.word	0xfeff8fff
 800923c:	ffdfffff 	.word	0xffdfffff
 8009240:	40012c00 	.word	0x40012c00
 8009244:	40014000 	.word	0x40014000
 8009248:	40014400 	.word	0x40014400
 800924c:	40014800 	.word	0x40014800
 8009250:	fffbffff 	.word	0xfffbffff

08009254 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b086      	sub	sp, #24
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6a1b      	ldr	r3, [r3, #32]
 800926a:	2201      	movs	r2, #1
 800926c:	4393      	bics	r3, r2
 800926e:	001a      	movs	r2, r3
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	699b      	ldr	r3, [r3, #24]
 8009278:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	22f0      	movs	r2, #240	; 0xf0
 800927e:	4393      	bics	r3, r2
 8009280:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	011b      	lsls	r3, r3, #4
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	4313      	orrs	r3, r2
 800928a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	220a      	movs	r2, #10
 8009290:	4393      	bics	r3, r2
 8009292:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009294:	697a      	ldr	r2, [r7, #20]
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	4313      	orrs	r3, r2
 800929a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	697a      	ldr	r2, [r7, #20]
 80092a6:	621a      	str	r2, [r3, #32]
}
 80092a8:	46c0      	nop			; (mov r8, r8)
 80092aa:	46bd      	mov	sp, r7
 80092ac:	b006      	add	sp, #24
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b086      	sub	sp, #24
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6a1b      	ldr	r3, [r3, #32]
 80092c0:	2210      	movs	r2, #16
 80092c2:	4393      	bics	r3, r2
 80092c4:	001a      	movs	r2, r3
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6a1b      	ldr	r3, [r3, #32]
 80092d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	4a0d      	ldr	r2, [pc, #52]	; (8009310 <TIM_TI2_ConfigInputStage+0x60>)
 80092da:	4013      	ands	r3, r2
 80092dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	031b      	lsls	r3, r3, #12
 80092e2:	697a      	ldr	r2, [r7, #20]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	22a0      	movs	r2, #160	; 0xa0
 80092ec:	4393      	bics	r3, r2
 80092ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	011b      	lsls	r3, r3, #4
 80092f4:	693a      	ldr	r2, [r7, #16]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	697a      	ldr	r2, [r7, #20]
 80092fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	621a      	str	r2, [r3, #32]
}
 8009306:	46c0      	nop			; (mov r8, r8)
 8009308:	46bd      	mov	sp, r7
 800930a:	b006      	add	sp, #24
 800930c:	bd80      	pop	{r7, pc}
 800930e:	46c0      	nop			; (mov r8, r8)
 8009310:	ffff0fff 	.word	0xffff0fff

08009314 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	4a08      	ldr	r2, [pc, #32]	; (8009348 <TIM_ITRx_SetConfig+0x34>)
 8009328:	4013      	ands	r3, r2
 800932a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800932c:	683a      	ldr	r2, [r7, #0]
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	4313      	orrs	r3, r2
 8009332:	2207      	movs	r2, #7
 8009334:	4313      	orrs	r3, r2
 8009336:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	68fa      	ldr	r2, [r7, #12]
 800933c:	609a      	str	r2, [r3, #8]
}
 800933e:	46c0      	nop			; (mov r8, r8)
 8009340:	46bd      	mov	sp, r7
 8009342:	b004      	add	sp, #16
 8009344:	bd80      	pop	{r7, pc}
 8009346:	46c0      	nop			; (mov r8, r8)
 8009348:	ffcfff8f 	.word	0xffcfff8f

0800934c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b086      	sub	sp, #24
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
 8009358:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	4a09      	ldr	r2, [pc, #36]	; (8009388 <TIM_ETR_SetConfig+0x3c>)
 8009364:	4013      	ands	r3, r2
 8009366:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	021a      	lsls	r2, r3, #8
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	431a      	orrs	r2, r3
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	4313      	orrs	r3, r2
 8009374:	697a      	ldr	r2, [r7, #20]
 8009376:	4313      	orrs	r3, r2
 8009378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	697a      	ldr	r2, [r7, #20]
 800937e:	609a      	str	r2, [r3, #8]
}
 8009380:	46c0      	nop			; (mov r8, r8)
 8009382:	46bd      	mov	sp, r7
 8009384:	b006      	add	sp, #24
 8009386:	bd80      	pop	{r7, pc}
 8009388:	ffff00ff 	.word	0xffff00ff

0800938c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b086      	sub	sp, #24
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	221f      	movs	r2, #31
 800939c:	4013      	ands	r3, r2
 800939e:	2201      	movs	r2, #1
 80093a0:	409a      	lsls	r2, r3
 80093a2:	0013      	movs	r3, r2
 80093a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6a1b      	ldr	r3, [r3, #32]
 80093aa:	697a      	ldr	r2, [r7, #20]
 80093ac:	43d2      	mvns	r2, r2
 80093ae:	401a      	ands	r2, r3
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6a1a      	ldr	r2, [r3, #32]
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	211f      	movs	r1, #31
 80093bc:	400b      	ands	r3, r1
 80093be:	6879      	ldr	r1, [r7, #4]
 80093c0:	4099      	lsls	r1, r3
 80093c2:	000b      	movs	r3, r1
 80093c4:	431a      	orrs	r2, r3
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	621a      	str	r2, [r3, #32]
}
 80093ca:	46c0      	nop			; (mov r8, r8)
 80093cc:	46bd      	mov	sp, r7
 80093ce:	b006      	add	sp, #24
 80093d0:	bd80      	pop	{r7, pc}
	...

080093d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	223c      	movs	r2, #60	; 0x3c
 80093e2:	5c9b      	ldrb	r3, [r3, r2]
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d101      	bne.n	80093ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093e8:	2302      	movs	r3, #2
 80093ea:	e055      	b.n	8009498 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	223c      	movs	r2, #60	; 0x3c
 80093f0:	2101      	movs	r1, #1
 80093f2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	223d      	movs	r2, #61	; 0x3d
 80093f8:	2102      	movs	r1, #2
 80093fa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a23      	ldr	r2, [pc, #140]	; (80094a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d108      	bne.n	8009428 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	4a22      	ldr	r2, [pc, #136]	; (80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800941a:	4013      	ands	r3, r2
 800941c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	68fa      	ldr	r2, [r7, #12]
 8009424:	4313      	orrs	r3, r2
 8009426:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2270      	movs	r2, #112	; 0x70
 800942c:	4393      	bics	r3, r2
 800942e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	4313      	orrs	r3, r2
 8009438:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68fa      	ldr	r2, [r7, #12]
 8009440:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a16      	ldr	r2, [pc, #88]	; (80094a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d00f      	beq.n	800946c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	2380      	movs	r3, #128	; 0x80
 8009452:	05db      	lsls	r3, r3, #23
 8009454:	429a      	cmp	r2, r3
 8009456:	d009      	beq.n	800946c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a12      	ldr	r2, [pc, #72]	; (80094a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d004      	beq.n	800946c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a11      	ldr	r2, [pc, #68]	; (80094ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d10c      	bne.n	8009486 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	2280      	movs	r2, #128	; 0x80
 8009470:	4393      	bics	r3, r2
 8009472:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	68ba      	ldr	r2, [r7, #8]
 800947a:	4313      	orrs	r3, r2
 800947c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	68ba      	ldr	r2, [r7, #8]
 8009484:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	223d      	movs	r2, #61	; 0x3d
 800948a:	2101      	movs	r1, #1
 800948c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	223c      	movs	r2, #60	; 0x3c
 8009492:	2100      	movs	r1, #0
 8009494:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	0018      	movs	r0, r3
 800949a:	46bd      	mov	sp, r7
 800949c:	b004      	add	sp, #16
 800949e:	bd80      	pop	{r7, pc}
 80094a0:	40012c00 	.word	0x40012c00
 80094a4:	ff0fffff 	.word	0xff0fffff
 80094a8:	40000400 	.word	0x40000400
 80094ac:	40014000 	.word	0x40014000

080094b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d101      	bne.n	80094c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80094be:	2301      	movs	r3, #1
 80094c0:	e046      	b.n	8009550 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2288      	movs	r2, #136	; 0x88
 80094c6:	589b      	ldr	r3, [r3, r2]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d107      	bne.n	80094dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2284      	movs	r2, #132	; 0x84
 80094d0:	2100      	movs	r1, #0
 80094d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	0018      	movs	r0, r3
 80094d8:	f7fb fd3c 	bl	8004f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2288      	movs	r2, #136	; 0x88
 80094e0:	2124      	movs	r1, #36	; 0x24
 80094e2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2101      	movs	r1, #1
 80094f0:	438a      	bics	r2, r1
 80094f2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	0018      	movs	r0, r3
 80094f8:	f000 f830 	bl	800955c <UART_SetConfig>
 80094fc:	0003      	movs	r3, r0
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d101      	bne.n	8009506 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8009502:	2301      	movs	r3, #1
 8009504:	e024      	b.n	8009550 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800950a:	2b00      	cmp	r3, #0
 800950c:	d003      	beq.n	8009516 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	0018      	movs	r0, r3
 8009512:	f000 fae1 	bl	8009ad8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	685a      	ldr	r2, [r3, #4]
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	490d      	ldr	r1, [pc, #52]	; (8009558 <HAL_UART_Init+0xa8>)
 8009522:	400a      	ands	r2, r1
 8009524:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	689a      	ldr	r2, [r3, #8]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	212a      	movs	r1, #42	; 0x2a
 8009532:	438a      	bics	r2, r1
 8009534:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2101      	movs	r1, #1
 8009542:	430a      	orrs	r2, r1
 8009544:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	0018      	movs	r0, r3
 800954a:	f000 fb79 	bl	8009c40 <UART_CheckIdleState>
 800954e:	0003      	movs	r3, r0
}
 8009550:	0018      	movs	r0, r3
 8009552:	46bd      	mov	sp, r7
 8009554:	b002      	add	sp, #8
 8009556:	bd80      	pop	{r7, pc}
 8009558:	ffffb7ff 	.word	0xffffb7ff

0800955c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800955c:	b5b0      	push	{r4, r5, r7, lr}
 800955e:	b090      	sub	sp, #64	; 0x40
 8009560:	af00      	add	r7, sp, #0
 8009562:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009564:	231a      	movs	r3, #26
 8009566:	2220      	movs	r2, #32
 8009568:	189b      	adds	r3, r3, r2
 800956a:	19db      	adds	r3, r3, r7
 800956c:	2200      	movs	r2, #0
 800956e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009572:	689a      	ldr	r2, [r3, #8]
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009576:	691b      	ldr	r3, [r3, #16]
 8009578:	431a      	orrs	r2, r3
 800957a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800957c:	695b      	ldr	r3, [r3, #20]
 800957e:	431a      	orrs	r2, r3
 8009580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009582:	69db      	ldr	r3, [r3, #28]
 8009584:	4313      	orrs	r3, r2
 8009586:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4aaf      	ldr	r2, [pc, #700]	; (800984c <UART_SetConfig+0x2f0>)
 8009590:	4013      	ands	r3, r2
 8009592:	0019      	movs	r1, r3
 8009594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800959a:	430b      	orrs	r3, r1
 800959c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800959e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	4aaa      	ldr	r2, [pc, #680]	; (8009850 <UART_SetConfig+0x2f4>)
 80095a6:	4013      	ands	r3, r2
 80095a8:	0018      	movs	r0, r3
 80095aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ac:	68d9      	ldr	r1, [r3, #12]
 80095ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	0003      	movs	r3, r0
 80095b4:	430b      	orrs	r3, r1
 80095b6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80095b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ba:	699b      	ldr	r3, [r3, #24]
 80095bc:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80095be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4aa4      	ldr	r2, [pc, #656]	; (8009854 <UART_SetConfig+0x2f8>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d004      	beq.n	80095d2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80095c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ca:	6a1b      	ldr	r3, [r3, #32]
 80095cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80095ce:	4313      	orrs	r3, r2
 80095d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80095d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	689b      	ldr	r3, [r3, #8]
 80095d8:	4a9f      	ldr	r2, [pc, #636]	; (8009858 <UART_SetConfig+0x2fc>)
 80095da:	4013      	ands	r3, r2
 80095dc:	0019      	movs	r1, r3
 80095de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095e4:	430b      	orrs	r3, r1
 80095e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80095e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ee:	220f      	movs	r2, #15
 80095f0:	4393      	bics	r3, r2
 80095f2:	0018      	movs	r0, r3
 80095f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80095f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	0003      	movs	r3, r0
 80095fe:	430b      	orrs	r3, r1
 8009600:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a95      	ldr	r2, [pc, #596]	; (800985c <UART_SetConfig+0x300>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d131      	bne.n	8009670 <UART_SetConfig+0x114>
 800960c:	4b94      	ldr	r3, [pc, #592]	; (8009860 <UART_SetConfig+0x304>)
 800960e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009610:	2203      	movs	r2, #3
 8009612:	4013      	ands	r3, r2
 8009614:	2b03      	cmp	r3, #3
 8009616:	d01d      	beq.n	8009654 <UART_SetConfig+0xf8>
 8009618:	d823      	bhi.n	8009662 <UART_SetConfig+0x106>
 800961a:	2b02      	cmp	r3, #2
 800961c:	d00c      	beq.n	8009638 <UART_SetConfig+0xdc>
 800961e:	d820      	bhi.n	8009662 <UART_SetConfig+0x106>
 8009620:	2b00      	cmp	r3, #0
 8009622:	d002      	beq.n	800962a <UART_SetConfig+0xce>
 8009624:	2b01      	cmp	r3, #1
 8009626:	d00e      	beq.n	8009646 <UART_SetConfig+0xea>
 8009628:	e01b      	b.n	8009662 <UART_SetConfig+0x106>
 800962a:	231b      	movs	r3, #27
 800962c:	2220      	movs	r2, #32
 800962e:	189b      	adds	r3, r3, r2
 8009630:	19db      	adds	r3, r3, r7
 8009632:	2200      	movs	r2, #0
 8009634:	701a      	strb	r2, [r3, #0]
 8009636:	e0b4      	b.n	80097a2 <UART_SetConfig+0x246>
 8009638:	231b      	movs	r3, #27
 800963a:	2220      	movs	r2, #32
 800963c:	189b      	adds	r3, r3, r2
 800963e:	19db      	adds	r3, r3, r7
 8009640:	2202      	movs	r2, #2
 8009642:	701a      	strb	r2, [r3, #0]
 8009644:	e0ad      	b.n	80097a2 <UART_SetConfig+0x246>
 8009646:	231b      	movs	r3, #27
 8009648:	2220      	movs	r2, #32
 800964a:	189b      	adds	r3, r3, r2
 800964c:	19db      	adds	r3, r3, r7
 800964e:	2204      	movs	r2, #4
 8009650:	701a      	strb	r2, [r3, #0]
 8009652:	e0a6      	b.n	80097a2 <UART_SetConfig+0x246>
 8009654:	231b      	movs	r3, #27
 8009656:	2220      	movs	r2, #32
 8009658:	189b      	adds	r3, r3, r2
 800965a:	19db      	adds	r3, r3, r7
 800965c:	2208      	movs	r2, #8
 800965e:	701a      	strb	r2, [r3, #0]
 8009660:	e09f      	b.n	80097a2 <UART_SetConfig+0x246>
 8009662:	231b      	movs	r3, #27
 8009664:	2220      	movs	r2, #32
 8009666:	189b      	adds	r3, r3, r2
 8009668:	19db      	adds	r3, r3, r7
 800966a:	2210      	movs	r2, #16
 800966c:	701a      	strb	r2, [r3, #0]
 800966e:	e098      	b.n	80097a2 <UART_SetConfig+0x246>
 8009670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a7b      	ldr	r2, [pc, #492]	; (8009864 <UART_SetConfig+0x308>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d131      	bne.n	80096de <UART_SetConfig+0x182>
 800967a:	4b79      	ldr	r3, [pc, #484]	; (8009860 <UART_SetConfig+0x304>)
 800967c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800967e:	220c      	movs	r2, #12
 8009680:	4013      	ands	r3, r2
 8009682:	2b0c      	cmp	r3, #12
 8009684:	d01d      	beq.n	80096c2 <UART_SetConfig+0x166>
 8009686:	d823      	bhi.n	80096d0 <UART_SetConfig+0x174>
 8009688:	2b08      	cmp	r3, #8
 800968a:	d00c      	beq.n	80096a6 <UART_SetConfig+0x14a>
 800968c:	d820      	bhi.n	80096d0 <UART_SetConfig+0x174>
 800968e:	2b00      	cmp	r3, #0
 8009690:	d002      	beq.n	8009698 <UART_SetConfig+0x13c>
 8009692:	2b04      	cmp	r3, #4
 8009694:	d00e      	beq.n	80096b4 <UART_SetConfig+0x158>
 8009696:	e01b      	b.n	80096d0 <UART_SetConfig+0x174>
 8009698:	231b      	movs	r3, #27
 800969a:	2220      	movs	r2, #32
 800969c:	189b      	adds	r3, r3, r2
 800969e:	19db      	adds	r3, r3, r7
 80096a0:	2200      	movs	r2, #0
 80096a2:	701a      	strb	r2, [r3, #0]
 80096a4:	e07d      	b.n	80097a2 <UART_SetConfig+0x246>
 80096a6:	231b      	movs	r3, #27
 80096a8:	2220      	movs	r2, #32
 80096aa:	189b      	adds	r3, r3, r2
 80096ac:	19db      	adds	r3, r3, r7
 80096ae:	2202      	movs	r2, #2
 80096b0:	701a      	strb	r2, [r3, #0]
 80096b2:	e076      	b.n	80097a2 <UART_SetConfig+0x246>
 80096b4:	231b      	movs	r3, #27
 80096b6:	2220      	movs	r2, #32
 80096b8:	189b      	adds	r3, r3, r2
 80096ba:	19db      	adds	r3, r3, r7
 80096bc:	2204      	movs	r2, #4
 80096be:	701a      	strb	r2, [r3, #0]
 80096c0:	e06f      	b.n	80097a2 <UART_SetConfig+0x246>
 80096c2:	231b      	movs	r3, #27
 80096c4:	2220      	movs	r2, #32
 80096c6:	189b      	adds	r3, r3, r2
 80096c8:	19db      	adds	r3, r3, r7
 80096ca:	2208      	movs	r2, #8
 80096cc:	701a      	strb	r2, [r3, #0]
 80096ce:	e068      	b.n	80097a2 <UART_SetConfig+0x246>
 80096d0:	231b      	movs	r3, #27
 80096d2:	2220      	movs	r2, #32
 80096d4:	189b      	adds	r3, r3, r2
 80096d6:	19db      	adds	r3, r3, r7
 80096d8:	2210      	movs	r2, #16
 80096da:	701a      	strb	r2, [r3, #0]
 80096dc:	e061      	b.n	80097a2 <UART_SetConfig+0x246>
 80096de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a61      	ldr	r2, [pc, #388]	; (8009868 <UART_SetConfig+0x30c>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d106      	bne.n	80096f6 <UART_SetConfig+0x19a>
 80096e8:	231b      	movs	r3, #27
 80096ea:	2220      	movs	r2, #32
 80096ec:	189b      	adds	r3, r3, r2
 80096ee:	19db      	adds	r3, r3, r7
 80096f0:	2200      	movs	r2, #0
 80096f2:	701a      	strb	r2, [r3, #0]
 80096f4:	e055      	b.n	80097a2 <UART_SetConfig+0x246>
 80096f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4a5c      	ldr	r2, [pc, #368]	; (800986c <UART_SetConfig+0x310>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d106      	bne.n	800970e <UART_SetConfig+0x1b2>
 8009700:	231b      	movs	r3, #27
 8009702:	2220      	movs	r2, #32
 8009704:	189b      	adds	r3, r3, r2
 8009706:	19db      	adds	r3, r3, r7
 8009708:	2200      	movs	r2, #0
 800970a:	701a      	strb	r2, [r3, #0]
 800970c:	e049      	b.n	80097a2 <UART_SetConfig+0x246>
 800970e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a50      	ldr	r2, [pc, #320]	; (8009854 <UART_SetConfig+0x2f8>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d13e      	bne.n	8009796 <UART_SetConfig+0x23a>
 8009718:	4b51      	ldr	r3, [pc, #324]	; (8009860 <UART_SetConfig+0x304>)
 800971a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800971c:	23c0      	movs	r3, #192	; 0xc0
 800971e:	011b      	lsls	r3, r3, #4
 8009720:	4013      	ands	r3, r2
 8009722:	22c0      	movs	r2, #192	; 0xc0
 8009724:	0112      	lsls	r2, r2, #4
 8009726:	4293      	cmp	r3, r2
 8009728:	d027      	beq.n	800977a <UART_SetConfig+0x21e>
 800972a:	22c0      	movs	r2, #192	; 0xc0
 800972c:	0112      	lsls	r2, r2, #4
 800972e:	4293      	cmp	r3, r2
 8009730:	d82a      	bhi.n	8009788 <UART_SetConfig+0x22c>
 8009732:	2280      	movs	r2, #128	; 0x80
 8009734:	0112      	lsls	r2, r2, #4
 8009736:	4293      	cmp	r3, r2
 8009738:	d011      	beq.n	800975e <UART_SetConfig+0x202>
 800973a:	2280      	movs	r2, #128	; 0x80
 800973c:	0112      	lsls	r2, r2, #4
 800973e:	4293      	cmp	r3, r2
 8009740:	d822      	bhi.n	8009788 <UART_SetConfig+0x22c>
 8009742:	2b00      	cmp	r3, #0
 8009744:	d004      	beq.n	8009750 <UART_SetConfig+0x1f4>
 8009746:	2280      	movs	r2, #128	; 0x80
 8009748:	00d2      	lsls	r2, r2, #3
 800974a:	4293      	cmp	r3, r2
 800974c:	d00e      	beq.n	800976c <UART_SetConfig+0x210>
 800974e:	e01b      	b.n	8009788 <UART_SetConfig+0x22c>
 8009750:	231b      	movs	r3, #27
 8009752:	2220      	movs	r2, #32
 8009754:	189b      	adds	r3, r3, r2
 8009756:	19db      	adds	r3, r3, r7
 8009758:	2200      	movs	r2, #0
 800975a:	701a      	strb	r2, [r3, #0]
 800975c:	e021      	b.n	80097a2 <UART_SetConfig+0x246>
 800975e:	231b      	movs	r3, #27
 8009760:	2220      	movs	r2, #32
 8009762:	189b      	adds	r3, r3, r2
 8009764:	19db      	adds	r3, r3, r7
 8009766:	2202      	movs	r2, #2
 8009768:	701a      	strb	r2, [r3, #0]
 800976a:	e01a      	b.n	80097a2 <UART_SetConfig+0x246>
 800976c:	231b      	movs	r3, #27
 800976e:	2220      	movs	r2, #32
 8009770:	189b      	adds	r3, r3, r2
 8009772:	19db      	adds	r3, r3, r7
 8009774:	2204      	movs	r2, #4
 8009776:	701a      	strb	r2, [r3, #0]
 8009778:	e013      	b.n	80097a2 <UART_SetConfig+0x246>
 800977a:	231b      	movs	r3, #27
 800977c:	2220      	movs	r2, #32
 800977e:	189b      	adds	r3, r3, r2
 8009780:	19db      	adds	r3, r3, r7
 8009782:	2208      	movs	r2, #8
 8009784:	701a      	strb	r2, [r3, #0]
 8009786:	e00c      	b.n	80097a2 <UART_SetConfig+0x246>
 8009788:	231b      	movs	r3, #27
 800978a:	2220      	movs	r2, #32
 800978c:	189b      	adds	r3, r3, r2
 800978e:	19db      	adds	r3, r3, r7
 8009790:	2210      	movs	r2, #16
 8009792:	701a      	strb	r2, [r3, #0]
 8009794:	e005      	b.n	80097a2 <UART_SetConfig+0x246>
 8009796:	231b      	movs	r3, #27
 8009798:	2220      	movs	r2, #32
 800979a:	189b      	adds	r3, r3, r2
 800979c:	19db      	adds	r3, r3, r7
 800979e:	2210      	movs	r2, #16
 80097a0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80097a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a2b      	ldr	r2, [pc, #172]	; (8009854 <UART_SetConfig+0x2f8>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d000      	beq.n	80097ae <UART_SetConfig+0x252>
 80097ac:	e0a9      	b.n	8009902 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80097ae:	231b      	movs	r3, #27
 80097b0:	2220      	movs	r2, #32
 80097b2:	189b      	adds	r3, r3, r2
 80097b4:	19db      	adds	r3, r3, r7
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	2b08      	cmp	r3, #8
 80097ba:	d015      	beq.n	80097e8 <UART_SetConfig+0x28c>
 80097bc:	dc18      	bgt.n	80097f0 <UART_SetConfig+0x294>
 80097be:	2b04      	cmp	r3, #4
 80097c0:	d00d      	beq.n	80097de <UART_SetConfig+0x282>
 80097c2:	dc15      	bgt.n	80097f0 <UART_SetConfig+0x294>
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d002      	beq.n	80097ce <UART_SetConfig+0x272>
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d005      	beq.n	80097d8 <UART_SetConfig+0x27c>
 80097cc:	e010      	b.n	80097f0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097ce:	f7fd ff9f 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 80097d2:	0003      	movs	r3, r0
 80097d4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80097d6:	e014      	b.n	8009802 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097d8:	4b25      	ldr	r3, [pc, #148]	; (8009870 <UART_SetConfig+0x314>)
 80097da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80097dc:	e011      	b.n	8009802 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097de:	f7fd ff0b 	bl	80075f8 <HAL_RCC_GetSysClockFreq>
 80097e2:	0003      	movs	r3, r0
 80097e4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80097e6:	e00c      	b.n	8009802 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097e8:	2380      	movs	r3, #128	; 0x80
 80097ea:	021b      	lsls	r3, r3, #8
 80097ec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80097ee:	e008      	b.n	8009802 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80097f0:	2300      	movs	r3, #0
 80097f2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80097f4:	231a      	movs	r3, #26
 80097f6:	2220      	movs	r2, #32
 80097f8:	189b      	adds	r3, r3, r2
 80097fa:	19db      	adds	r3, r3, r7
 80097fc:	2201      	movs	r2, #1
 80097fe:	701a      	strb	r2, [r3, #0]
        break;
 8009800:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009804:	2b00      	cmp	r3, #0
 8009806:	d100      	bne.n	800980a <UART_SetConfig+0x2ae>
 8009808:	e14b      	b.n	8009aa2 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800980a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800980e:	4b19      	ldr	r3, [pc, #100]	; (8009874 <UART_SetConfig+0x318>)
 8009810:	0052      	lsls	r2, r2, #1
 8009812:	5ad3      	ldrh	r3, [r2, r3]
 8009814:	0019      	movs	r1, r3
 8009816:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009818:	f7f6 fc90 	bl	800013c <__udivsi3>
 800981c:	0003      	movs	r3, r0
 800981e:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009822:	685a      	ldr	r2, [r3, #4]
 8009824:	0013      	movs	r3, r2
 8009826:	005b      	lsls	r3, r3, #1
 8009828:	189b      	adds	r3, r3, r2
 800982a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800982c:	429a      	cmp	r2, r3
 800982e:	d305      	bcc.n	800983c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009836:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009838:	429a      	cmp	r2, r3
 800983a:	d91d      	bls.n	8009878 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800983c:	231a      	movs	r3, #26
 800983e:	2220      	movs	r2, #32
 8009840:	189b      	adds	r3, r3, r2
 8009842:	19db      	adds	r3, r3, r7
 8009844:	2201      	movs	r2, #1
 8009846:	701a      	strb	r2, [r3, #0]
 8009848:	e12b      	b.n	8009aa2 <UART_SetConfig+0x546>
 800984a:	46c0      	nop			; (mov r8, r8)
 800984c:	cfff69f3 	.word	0xcfff69f3
 8009850:	ffffcfff 	.word	0xffffcfff
 8009854:	40008000 	.word	0x40008000
 8009858:	11fff4ff 	.word	0x11fff4ff
 800985c:	40013800 	.word	0x40013800
 8009860:	40021000 	.word	0x40021000
 8009864:	40004400 	.word	0x40004400
 8009868:	40004800 	.word	0x40004800
 800986c:	40004c00 	.word	0x40004c00
 8009870:	00f42400 	.word	0x00f42400
 8009874:	0800fca8 	.word	0x0800fca8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800987a:	61bb      	str	r3, [r7, #24]
 800987c:	2300      	movs	r3, #0
 800987e:	61fb      	str	r3, [r7, #28]
 8009880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009882:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009884:	4b92      	ldr	r3, [pc, #584]	; (8009ad0 <UART_SetConfig+0x574>)
 8009886:	0052      	lsls	r2, r2, #1
 8009888:	5ad3      	ldrh	r3, [r2, r3]
 800988a:	613b      	str	r3, [r7, #16]
 800988c:	2300      	movs	r3, #0
 800988e:	617b      	str	r3, [r7, #20]
 8009890:	693a      	ldr	r2, [r7, #16]
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	69b8      	ldr	r0, [r7, #24]
 8009896:	69f9      	ldr	r1, [r7, #28]
 8009898:	f7f6 fe3e 	bl	8000518 <__aeabi_uldivmod>
 800989c:	0002      	movs	r2, r0
 800989e:	000b      	movs	r3, r1
 80098a0:	0e11      	lsrs	r1, r2, #24
 80098a2:	021d      	lsls	r5, r3, #8
 80098a4:	430d      	orrs	r5, r1
 80098a6:	0214      	lsls	r4, r2, #8
 80098a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	085b      	lsrs	r3, r3, #1
 80098ae:	60bb      	str	r3, [r7, #8]
 80098b0:	2300      	movs	r3, #0
 80098b2:	60fb      	str	r3, [r7, #12]
 80098b4:	68b8      	ldr	r0, [r7, #8]
 80098b6:	68f9      	ldr	r1, [r7, #12]
 80098b8:	1900      	adds	r0, r0, r4
 80098ba:	4169      	adcs	r1, r5
 80098bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	603b      	str	r3, [r7, #0]
 80098c2:	2300      	movs	r3, #0
 80098c4:	607b      	str	r3, [r7, #4]
 80098c6:	683a      	ldr	r2, [r7, #0]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f7f6 fe25 	bl	8000518 <__aeabi_uldivmod>
 80098ce:	0002      	movs	r2, r0
 80098d0:	000b      	movs	r3, r1
 80098d2:	0013      	movs	r3, r2
 80098d4:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80098d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098d8:	23c0      	movs	r3, #192	; 0xc0
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	429a      	cmp	r2, r3
 80098de:	d309      	bcc.n	80098f4 <UART_SetConfig+0x398>
 80098e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098e2:	2380      	movs	r3, #128	; 0x80
 80098e4:	035b      	lsls	r3, r3, #13
 80098e6:	429a      	cmp	r2, r3
 80098e8:	d204      	bcs.n	80098f4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80098ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098f0:	60da      	str	r2, [r3, #12]
 80098f2:	e0d6      	b.n	8009aa2 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80098f4:	231a      	movs	r3, #26
 80098f6:	2220      	movs	r2, #32
 80098f8:	189b      	adds	r3, r3, r2
 80098fa:	19db      	adds	r3, r3, r7
 80098fc:	2201      	movs	r2, #1
 80098fe:	701a      	strb	r2, [r3, #0]
 8009900:	e0cf      	b.n	8009aa2 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009904:	69da      	ldr	r2, [r3, #28]
 8009906:	2380      	movs	r3, #128	; 0x80
 8009908:	021b      	lsls	r3, r3, #8
 800990a:	429a      	cmp	r2, r3
 800990c:	d000      	beq.n	8009910 <UART_SetConfig+0x3b4>
 800990e:	e070      	b.n	80099f2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8009910:	231b      	movs	r3, #27
 8009912:	2220      	movs	r2, #32
 8009914:	189b      	adds	r3, r3, r2
 8009916:	19db      	adds	r3, r3, r7
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	2b08      	cmp	r3, #8
 800991c:	d015      	beq.n	800994a <UART_SetConfig+0x3ee>
 800991e:	dc18      	bgt.n	8009952 <UART_SetConfig+0x3f6>
 8009920:	2b04      	cmp	r3, #4
 8009922:	d00d      	beq.n	8009940 <UART_SetConfig+0x3e4>
 8009924:	dc15      	bgt.n	8009952 <UART_SetConfig+0x3f6>
 8009926:	2b00      	cmp	r3, #0
 8009928:	d002      	beq.n	8009930 <UART_SetConfig+0x3d4>
 800992a:	2b02      	cmp	r3, #2
 800992c:	d005      	beq.n	800993a <UART_SetConfig+0x3de>
 800992e:	e010      	b.n	8009952 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009930:	f7fd feee 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 8009934:	0003      	movs	r3, r0
 8009936:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009938:	e014      	b.n	8009964 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800993a:	4b66      	ldr	r3, [pc, #408]	; (8009ad4 <UART_SetConfig+0x578>)
 800993c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800993e:	e011      	b.n	8009964 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009940:	f7fd fe5a 	bl	80075f8 <HAL_RCC_GetSysClockFreq>
 8009944:	0003      	movs	r3, r0
 8009946:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009948:	e00c      	b.n	8009964 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800994a:	2380      	movs	r3, #128	; 0x80
 800994c:	021b      	lsls	r3, r3, #8
 800994e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009950:	e008      	b.n	8009964 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8009952:	2300      	movs	r3, #0
 8009954:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8009956:	231a      	movs	r3, #26
 8009958:	2220      	movs	r2, #32
 800995a:	189b      	adds	r3, r3, r2
 800995c:	19db      	adds	r3, r3, r7
 800995e:	2201      	movs	r2, #1
 8009960:	701a      	strb	r2, [r3, #0]
        break;
 8009962:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009966:	2b00      	cmp	r3, #0
 8009968:	d100      	bne.n	800996c <UART_SetConfig+0x410>
 800996a:	e09a      	b.n	8009aa2 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800996c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009970:	4b57      	ldr	r3, [pc, #348]	; (8009ad0 <UART_SetConfig+0x574>)
 8009972:	0052      	lsls	r2, r2, #1
 8009974:	5ad3      	ldrh	r3, [r2, r3]
 8009976:	0019      	movs	r1, r3
 8009978:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800997a:	f7f6 fbdf 	bl	800013c <__udivsi3>
 800997e:	0003      	movs	r3, r0
 8009980:	005a      	lsls	r2, r3, #1
 8009982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	085b      	lsrs	r3, r3, #1
 8009988:	18d2      	adds	r2, r2, r3
 800998a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	0019      	movs	r1, r3
 8009990:	0010      	movs	r0, r2
 8009992:	f7f6 fbd3 	bl	800013c <__udivsi3>
 8009996:	0003      	movs	r3, r0
 8009998:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800999a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800999c:	2b0f      	cmp	r3, #15
 800999e:	d921      	bls.n	80099e4 <UART_SetConfig+0x488>
 80099a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099a2:	2380      	movs	r3, #128	; 0x80
 80099a4:	025b      	lsls	r3, r3, #9
 80099a6:	429a      	cmp	r2, r3
 80099a8:	d21c      	bcs.n	80099e4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80099aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ac:	b29a      	uxth	r2, r3
 80099ae:	200e      	movs	r0, #14
 80099b0:	2420      	movs	r4, #32
 80099b2:	1903      	adds	r3, r0, r4
 80099b4:	19db      	adds	r3, r3, r7
 80099b6:	210f      	movs	r1, #15
 80099b8:	438a      	bics	r2, r1
 80099ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80099bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099be:	085b      	lsrs	r3, r3, #1
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	2207      	movs	r2, #7
 80099c4:	4013      	ands	r3, r2
 80099c6:	b299      	uxth	r1, r3
 80099c8:	1903      	adds	r3, r0, r4
 80099ca:	19db      	adds	r3, r3, r7
 80099cc:	1902      	adds	r2, r0, r4
 80099ce:	19d2      	adds	r2, r2, r7
 80099d0:	8812      	ldrh	r2, [r2, #0]
 80099d2:	430a      	orrs	r2, r1
 80099d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80099d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	1902      	adds	r2, r0, r4
 80099dc:	19d2      	adds	r2, r2, r7
 80099de:	8812      	ldrh	r2, [r2, #0]
 80099e0:	60da      	str	r2, [r3, #12]
 80099e2:	e05e      	b.n	8009aa2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80099e4:	231a      	movs	r3, #26
 80099e6:	2220      	movs	r2, #32
 80099e8:	189b      	adds	r3, r3, r2
 80099ea:	19db      	adds	r3, r3, r7
 80099ec:	2201      	movs	r2, #1
 80099ee:	701a      	strb	r2, [r3, #0]
 80099f0:	e057      	b.n	8009aa2 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80099f2:	231b      	movs	r3, #27
 80099f4:	2220      	movs	r2, #32
 80099f6:	189b      	adds	r3, r3, r2
 80099f8:	19db      	adds	r3, r3, r7
 80099fa:	781b      	ldrb	r3, [r3, #0]
 80099fc:	2b08      	cmp	r3, #8
 80099fe:	d015      	beq.n	8009a2c <UART_SetConfig+0x4d0>
 8009a00:	dc18      	bgt.n	8009a34 <UART_SetConfig+0x4d8>
 8009a02:	2b04      	cmp	r3, #4
 8009a04:	d00d      	beq.n	8009a22 <UART_SetConfig+0x4c6>
 8009a06:	dc15      	bgt.n	8009a34 <UART_SetConfig+0x4d8>
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d002      	beq.n	8009a12 <UART_SetConfig+0x4b6>
 8009a0c:	2b02      	cmp	r3, #2
 8009a0e:	d005      	beq.n	8009a1c <UART_SetConfig+0x4c0>
 8009a10:	e010      	b.n	8009a34 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a12:	f7fd fe7d 	bl	8007710 <HAL_RCC_GetPCLK1Freq>
 8009a16:	0003      	movs	r3, r0
 8009a18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009a1a:	e014      	b.n	8009a46 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a1c:	4b2d      	ldr	r3, [pc, #180]	; (8009ad4 <UART_SetConfig+0x578>)
 8009a1e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009a20:	e011      	b.n	8009a46 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a22:	f7fd fde9 	bl	80075f8 <HAL_RCC_GetSysClockFreq>
 8009a26:	0003      	movs	r3, r0
 8009a28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009a2a:	e00c      	b.n	8009a46 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a2c:	2380      	movs	r3, #128	; 0x80
 8009a2e:	021b      	lsls	r3, r3, #8
 8009a30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009a32:	e008      	b.n	8009a46 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8009a34:	2300      	movs	r3, #0
 8009a36:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8009a38:	231a      	movs	r3, #26
 8009a3a:	2220      	movs	r2, #32
 8009a3c:	189b      	adds	r3, r3, r2
 8009a3e:	19db      	adds	r3, r3, r7
 8009a40:	2201      	movs	r2, #1
 8009a42:	701a      	strb	r2, [r3, #0]
        break;
 8009a44:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8009a46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d02a      	beq.n	8009aa2 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a50:	4b1f      	ldr	r3, [pc, #124]	; (8009ad0 <UART_SetConfig+0x574>)
 8009a52:	0052      	lsls	r2, r2, #1
 8009a54:	5ad3      	ldrh	r3, [r2, r3]
 8009a56:	0019      	movs	r1, r3
 8009a58:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009a5a:	f7f6 fb6f 	bl	800013c <__udivsi3>
 8009a5e:	0003      	movs	r3, r0
 8009a60:	001a      	movs	r2, r3
 8009a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	085b      	lsrs	r3, r3, #1
 8009a68:	18d2      	adds	r2, r2, r3
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	0019      	movs	r1, r3
 8009a70:	0010      	movs	r0, r2
 8009a72:	f7f6 fb63 	bl	800013c <__udivsi3>
 8009a76:	0003      	movs	r3, r0
 8009a78:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a7c:	2b0f      	cmp	r3, #15
 8009a7e:	d90a      	bls.n	8009a96 <UART_SetConfig+0x53a>
 8009a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a82:	2380      	movs	r3, #128	; 0x80
 8009a84:	025b      	lsls	r3, r3, #9
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d205      	bcs.n	8009a96 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a8c:	b29a      	uxth	r2, r3
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	60da      	str	r2, [r3, #12]
 8009a94:	e005      	b.n	8009aa2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8009a96:	231a      	movs	r3, #26
 8009a98:	2220      	movs	r2, #32
 8009a9a:	189b      	adds	r3, r3, r2
 8009a9c:	19db      	adds	r3, r3, r7
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa4:	226a      	movs	r2, #106	; 0x6a
 8009aa6:	2101      	movs	r1, #1
 8009aa8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aac:	2268      	movs	r2, #104	; 0x68
 8009aae:	2101      	movs	r1, #1
 8009ab0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8009ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aba:	2200      	movs	r2, #0
 8009abc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8009abe:	231a      	movs	r3, #26
 8009ac0:	2220      	movs	r2, #32
 8009ac2:	189b      	adds	r3, r3, r2
 8009ac4:	19db      	adds	r3, r3, r7
 8009ac6:	781b      	ldrb	r3, [r3, #0]
}
 8009ac8:	0018      	movs	r0, r3
 8009aca:	46bd      	mov	sp, r7
 8009acc:	b010      	add	sp, #64	; 0x40
 8009ace:	bdb0      	pop	{r4, r5, r7, pc}
 8009ad0:	0800fca8 	.word	0x0800fca8
 8009ad4:	00f42400 	.word	0x00f42400

08009ad8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b082      	sub	sp, #8
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	4013      	ands	r3, r2
 8009ae8:	d00b      	beq.n	8009b02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	4a4a      	ldr	r2, [pc, #296]	; (8009c1c <UART_AdvFeatureConfig+0x144>)
 8009af2:	4013      	ands	r3, r2
 8009af4:	0019      	movs	r1, r3
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	430a      	orrs	r2, r1
 8009b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b06:	2202      	movs	r2, #2
 8009b08:	4013      	ands	r3, r2
 8009b0a:	d00b      	beq.n	8009b24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	4a43      	ldr	r2, [pc, #268]	; (8009c20 <UART_AdvFeatureConfig+0x148>)
 8009b14:	4013      	ands	r3, r2
 8009b16:	0019      	movs	r1, r3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	430a      	orrs	r2, r1
 8009b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b28:	2204      	movs	r2, #4
 8009b2a:	4013      	ands	r3, r2
 8009b2c:	d00b      	beq.n	8009b46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	4a3b      	ldr	r2, [pc, #236]	; (8009c24 <UART_AdvFeatureConfig+0x14c>)
 8009b36:	4013      	ands	r3, r2
 8009b38:	0019      	movs	r1, r3
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	430a      	orrs	r2, r1
 8009b44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b4a:	2208      	movs	r2, #8
 8009b4c:	4013      	ands	r3, r2
 8009b4e:	d00b      	beq.n	8009b68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	685b      	ldr	r3, [r3, #4]
 8009b56:	4a34      	ldr	r2, [pc, #208]	; (8009c28 <UART_AdvFeatureConfig+0x150>)
 8009b58:	4013      	ands	r3, r2
 8009b5a:	0019      	movs	r1, r3
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	430a      	orrs	r2, r1
 8009b66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b6c:	2210      	movs	r2, #16
 8009b6e:	4013      	ands	r3, r2
 8009b70:	d00b      	beq.n	8009b8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	689b      	ldr	r3, [r3, #8]
 8009b78:	4a2c      	ldr	r2, [pc, #176]	; (8009c2c <UART_AdvFeatureConfig+0x154>)
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	0019      	movs	r1, r3
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	430a      	orrs	r2, r1
 8009b88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b8e:	2220      	movs	r2, #32
 8009b90:	4013      	ands	r3, r2
 8009b92:	d00b      	beq.n	8009bac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	689b      	ldr	r3, [r3, #8]
 8009b9a:	4a25      	ldr	r2, [pc, #148]	; (8009c30 <UART_AdvFeatureConfig+0x158>)
 8009b9c:	4013      	ands	r3, r2
 8009b9e:	0019      	movs	r1, r3
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	430a      	orrs	r2, r1
 8009baa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bb0:	2240      	movs	r2, #64	; 0x40
 8009bb2:	4013      	ands	r3, r2
 8009bb4:	d01d      	beq.n	8009bf2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	685b      	ldr	r3, [r3, #4]
 8009bbc:	4a1d      	ldr	r2, [pc, #116]	; (8009c34 <UART_AdvFeatureConfig+0x15c>)
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	0019      	movs	r1, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	430a      	orrs	r2, r1
 8009bcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009bd2:	2380      	movs	r3, #128	; 0x80
 8009bd4:	035b      	lsls	r3, r3, #13
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d10b      	bne.n	8009bf2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	4a15      	ldr	r2, [pc, #84]	; (8009c38 <UART_AdvFeatureConfig+0x160>)
 8009be2:	4013      	ands	r3, r2
 8009be4:	0019      	movs	r1, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bf6:	2280      	movs	r2, #128	; 0x80
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	d00b      	beq.n	8009c14 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	685b      	ldr	r3, [r3, #4]
 8009c02:	4a0e      	ldr	r2, [pc, #56]	; (8009c3c <UART_AdvFeatureConfig+0x164>)
 8009c04:	4013      	ands	r3, r2
 8009c06:	0019      	movs	r1, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	430a      	orrs	r2, r1
 8009c12:	605a      	str	r2, [r3, #4]
  }
}
 8009c14:	46c0      	nop			; (mov r8, r8)
 8009c16:	46bd      	mov	sp, r7
 8009c18:	b002      	add	sp, #8
 8009c1a:	bd80      	pop	{r7, pc}
 8009c1c:	fffdffff 	.word	0xfffdffff
 8009c20:	fffeffff 	.word	0xfffeffff
 8009c24:	fffbffff 	.word	0xfffbffff
 8009c28:	ffff7fff 	.word	0xffff7fff
 8009c2c:	ffffefff 	.word	0xffffefff
 8009c30:	ffffdfff 	.word	0xffffdfff
 8009c34:	ffefffff 	.word	0xffefffff
 8009c38:	ff9fffff 	.word	0xff9fffff
 8009c3c:	fff7ffff 	.word	0xfff7ffff

08009c40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b086      	sub	sp, #24
 8009c44:	af02      	add	r7, sp, #8
 8009c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2290      	movs	r2, #144	; 0x90
 8009c4c:	2100      	movs	r1, #0
 8009c4e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c50:	f7fb fa86 	bl	8005160 <HAL_GetTick>
 8009c54:	0003      	movs	r3, r0
 8009c56:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	2208      	movs	r2, #8
 8009c60:	4013      	ands	r3, r2
 8009c62:	2b08      	cmp	r3, #8
 8009c64:	d10c      	bne.n	8009c80 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2280      	movs	r2, #128	; 0x80
 8009c6a:	0391      	lsls	r1, r2, #14
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	4a1a      	ldr	r2, [pc, #104]	; (8009cd8 <UART_CheckIdleState+0x98>)
 8009c70:	9200      	str	r2, [sp, #0]
 8009c72:	2200      	movs	r2, #0
 8009c74:	f000 f832 	bl	8009cdc <UART_WaitOnFlagUntilTimeout>
 8009c78:	1e03      	subs	r3, r0, #0
 8009c7a:	d001      	beq.n	8009c80 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c7c:	2303      	movs	r3, #3
 8009c7e:	e026      	b.n	8009cce <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	2204      	movs	r2, #4
 8009c88:	4013      	ands	r3, r2
 8009c8a:	2b04      	cmp	r3, #4
 8009c8c:	d10c      	bne.n	8009ca8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	2280      	movs	r2, #128	; 0x80
 8009c92:	03d1      	lsls	r1, r2, #15
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	4a10      	ldr	r2, [pc, #64]	; (8009cd8 <UART_CheckIdleState+0x98>)
 8009c98:	9200      	str	r2, [sp, #0]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f000 f81e 	bl	8009cdc <UART_WaitOnFlagUntilTimeout>
 8009ca0:	1e03      	subs	r3, r0, #0
 8009ca2:	d001      	beq.n	8009ca8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ca4:	2303      	movs	r3, #3
 8009ca6:	e012      	b.n	8009cce <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2288      	movs	r2, #136	; 0x88
 8009cac:	2120      	movs	r1, #32
 8009cae:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	228c      	movs	r2, #140	; 0x8c
 8009cb4:	2120      	movs	r1, #32
 8009cb6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2284      	movs	r2, #132	; 0x84
 8009cc8:	2100      	movs	r1, #0
 8009cca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	0018      	movs	r0, r3
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	b004      	add	sp, #16
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	46c0      	nop			; (mov r8, r8)
 8009cd8:	01ffffff 	.word	0x01ffffff

08009cdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b094      	sub	sp, #80	; 0x50
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	603b      	str	r3, [r7, #0]
 8009ce8:	1dfb      	adds	r3, r7, #7
 8009cea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cec:	e0a7      	b.n	8009e3e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	d100      	bne.n	8009cf6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8009cf4:	e0a3      	b.n	8009e3e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cf6:	f7fb fa33 	bl	8005160 <HAL_GetTick>
 8009cfa:	0002      	movs	r2, r0
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	1ad3      	subs	r3, r2, r3
 8009d00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d02:	429a      	cmp	r2, r3
 8009d04:	d302      	bcc.n	8009d0c <UART_WaitOnFlagUntilTimeout+0x30>
 8009d06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d13f      	bne.n	8009d8c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8009d10:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8009d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009d14:	647b      	str	r3, [r7, #68]	; 0x44
 8009d16:	2301      	movs	r3, #1
 8009d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d1c:	f383 8810 	msr	PRIMASK, r3
}
 8009d20:	46c0      	nop			; (mov r8, r8)
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	494e      	ldr	r1, [pc, #312]	; (8009e68 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8009d2e:	400a      	ands	r2, r1
 8009d30:	601a      	str	r2, [r3, #0]
 8009d32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d34:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d38:	f383 8810 	msr	PRIMASK, r3
}
 8009d3c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8009d42:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8009d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d46:	643b      	str	r3, [r7, #64]	; 0x40
 8009d48:	2301      	movs	r3, #1
 8009d4a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d4e:	f383 8810 	msr	PRIMASK, r3
}
 8009d52:	46c0      	nop			; (mov r8, r8)
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	689a      	ldr	r2, [r3, #8]
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	2101      	movs	r1, #1
 8009d60:	438a      	bics	r2, r1
 8009d62:	609a      	str	r2, [r3, #8]
 8009d64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d66:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d6a:	f383 8810 	msr	PRIMASK, r3
}
 8009d6e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2288      	movs	r2, #136	; 0x88
 8009d74:	2120      	movs	r1, #32
 8009d76:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	228c      	movs	r2, #140	; 0x8c
 8009d7c:	2120      	movs	r1, #32
 8009d7e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2284      	movs	r2, #132	; 0x84
 8009d84:	2100      	movs	r1, #0
 8009d86:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009d88:	2303      	movs	r3, #3
 8009d8a:	e069      	b.n	8009e60 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	2204      	movs	r2, #4
 8009d94:	4013      	ands	r3, r2
 8009d96:	d052      	beq.n	8009e3e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	69da      	ldr	r2, [r3, #28]
 8009d9e:	2380      	movs	r3, #128	; 0x80
 8009da0:	011b      	lsls	r3, r3, #4
 8009da2:	401a      	ands	r2, r3
 8009da4:	2380      	movs	r3, #128	; 0x80
 8009da6:	011b      	lsls	r3, r3, #4
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d148      	bne.n	8009e3e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	2280      	movs	r2, #128	; 0x80
 8009db2:	0112      	lsls	r2, r2, #4
 8009db4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009db6:	f3ef 8310 	mrs	r3, PRIMASK
 8009dba:	613b      	str	r3, [r7, #16]
  return(result);
 8009dbc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	f383 8810 	msr	PRIMASK, r3
}
 8009dca:	46c0      	nop			; (mov r8, r8)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4924      	ldr	r1, [pc, #144]	; (8009e68 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8009dd8:	400a      	ands	r2, r1
 8009dda:	601a      	str	r2, [r3, #0]
 8009ddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dde:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009de0:	69bb      	ldr	r3, [r7, #24]
 8009de2:	f383 8810 	msr	PRIMASK, r3
}
 8009de6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009de8:	f3ef 8310 	mrs	r3, PRIMASK
 8009dec:	61fb      	str	r3, [r7, #28]
  return(result);
 8009dee:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009df0:	64bb      	str	r3, [r7, #72]	; 0x48
 8009df2:	2301      	movs	r3, #1
 8009df4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009df6:	6a3b      	ldr	r3, [r7, #32]
 8009df8:	f383 8810 	msr	PRIMASK, r3
}
 8009dfc:	46c0      	nop			; (mov r8, r8)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	689a      	ldr	r2, [r3, #8]
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2101      	movs	r1, #1
 8009e0a:	438a      	bics	r2, r1
 8009e0c:	609a      	str	r2, [r3, #8]
 8009e0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e10:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e14:	f383 8810 	msr	PRIMASK, r3
}
 8009e18:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2288      	movs	r2, #136	; 0x88
 8009e1e:	2120      	movs	r1, #32
 8009e20:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	228c      	movs	r2, #140	; 0x8c
 8009e26:	2120      	movs	r1, #32
 8009e28:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2290      	movs	r2, #144	; 0x90
 8009e2e:	2120      	movs	r1, #32
 8009e30:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2284      	movs	r2, #132	; 0x84
 8009e36:	2100      	movs	r1, #0
 8009e38:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009e3a:	2303      	movs	r3, #3
 8009e3c:	e010      	b.n	8009e60 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	69db      	ldr	r3, [r3, #28]
 8009e44:	68ba      	ldr	r2, [r7, #8]
 8009e46:	4013      	ands	r3, r2
 8009e48:	68ba      	ldr	r2, [r7, #8]
 8009e4a:	1ad3      	subs	r3, r2, r3
 8009e4c:	425a      	negs	r2, r3
 8009e4e:	4153      	adcs	r3, r2
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	001a      	movs	r2, r3
 8009e54:	1dfb      	adds	r3, r7, #7
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d100      	bne.n	8009e5e <UART_WaitOnFlagUntilTimeout+0x182>
 8009e5c:	e747      	b.n	8009cee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	0018      	movs	r0, r3
 8009e62:	46bd      	mov	sp, r7
 8009e64:	b014      	add	sp, #80	; 0x50
 8009e66:	bd80      	pop	{r7, pc}
 8009e68:	fffffe5f 	.word	0xfffffe5f

08009e6c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b084      	sub	sp, #16
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2284      	movs	r2, #132	; 0x84
 8009e78:	5c9b      	ldrb	r3, [r3, r2]
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d101      	bne.n	8009e82 <HAL_UARTEx_DisableFifoMode+0x16>
 8009e7e:	2302      	movs	r3, #2
 8009e80:	e027      	b.n	8009ed2 <HAL_UARTEx_DisableFifoMode+0x66>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2284      	movs	r2, #132	; 0x84
 8009e86:	2101      	movs	r1, #1
 8009e88:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2288      	movs	r2, #136	; 0x88
 8009e8e:	2124      	movs	r1, #36	; 0x24
 8009e90:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	681a      	ldr	r2, [r3, #0]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2101      	movs	r1, #1
 8009ea6:	438a      	bics	r2, r1
 8009ea8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	4a0b      	ldr	r2, [pc, #44]	; (8009edc <HAL_UARTEx_DisableFifoMode+0x70>)
 8009eae:	4013      	ands	r3, r2
 8009eb0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	68fa      	ldr	r2, [r7, #12]
 8009ebe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2288      	movs	r2, #136	; 0x88
 8009ec4:	2120      	movs	r1, #32
 8009ec6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2284      	movs	r2, #132	; 0x84
 8009ecc:	2100      	movs	r1, #0
 8009ece:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
}
 8009ed2:	0018      	movs	r0, r3
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	b004      	add	sp, #16
 8009ed8:	bd80      	pop	{r7, pc}
 8009eda:	46c0      	nop			; (mov r8, r8)
 8009edc:	dfffffff 	.word	0xdfffffff

08009ee0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b084      	sub	sp, #16
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2284      	movs	r2, #132	; 0x84
 8009eee:	5c9b      	ldrb	r3, [r3, r2]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d101      	bne.n	8009ef8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009ef4:	2302      	movs	r3, #2
 8009ef6:	e02e      	b.n	8009f56 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2284      	movs	r2, #132	; 0x84
 8009efc:	2101      	movs	r1, #1
 8009efe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2288      	movs	r2, #136	; 0x88
 8009f04:	2124      	movs	r1, #36	; 0x24
 8009f06:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	681a      	ldr	r2, [r3, #0]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	2101      	movs	r1, #1
 8009f1c:	438a      	bics	r2, r1
 8009f1e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	00db      	lsls	r3, r3, #3
 8009f28:	08d9      	lsrs	r1, r3, #3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	430a      	orrs	r2, r1
 8009f32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	0018      	movs	r0, r3
 8009f38:	f000 f854 	bl	8009fe4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	68fa      	ldr	r2, [r7, #12]
 8009f42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2288      	movs	r2, #136	; 0x88
 8009f48:	2120      	movs	r1, #32
 8009f4a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2284      	movs	r2, #132	; 0x84
 8009f50:	2100      	movs	r1, #0
 8009f52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009f54:	2300      	movs	r3, #0
}
 8009f56:	0018      	movs	r0, r3
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	b004      	add	sp, #16
 8009f5c:	bd80      	pop	{r7, pc}
	...

08009f60 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b084      	sub	sp, #16
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2284      	movs	r2, #132	; 0x84
 8009f6e:	5c9b      	ldrb	r3, [r3, r2]
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d101      	bne.n	8009f78 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009f74:	2302      	movs	r3, #2
 8009f76:	e02f      	b.n	8009fd8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2284      	movs	r2, #132	; 0x84
 8009f7c:	2101      	movs	r1, #1
 8009f7e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2288      	movs	r2, #136	; 0x88
 8009f84:	2124      	movs	r1, #36	; 0x24
 8009f86:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	681a      	ldr	r2, [r3, #0]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2101      	movs	r1, #1
 8009f9c:	438a      	bics	r2, r1
 8009f9e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	689b      	ldr	r3, [r3, #8]
 8009fa6:	4a0e      	ldr	r2, [pc, #56]	; (8009fe0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009fa8:	4013      	ands	r3, r2
 8009faa:	0019      	movs	r1, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	683a      	ldr	r2, [r7, #0]
 8009fb2:	430a      	orrs	r2, r1
 8009fb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	0018      	movs	r0, r3
 8009fba:	f000 f813 	bl	8009fe4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	68fa      	ldr	r2, [r7, #12]
 8009fc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2288      	movs	r2, #136	; 0x88
 8009fca:	2120      	movs	r1, #32
 8009fcc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2284      	movs	r2, #132	; 0x84
 8009fd2:	2100      	movs	r1, #0
 8009fd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009fd6:	2300      	movs	r3, #0
}
 8009fd8:	0018      	movs	r0, r3
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	b004      	add	sp, #16
 8009fde:	bd80      	pop	{r7, pc}
 8009fe0:	f1ffffff 	.word	0xf1ffffff

08009fe4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d108      	bne.n	800a006 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	226a      	movs	r2, #106	; 0x6a
 8009ff8:	2101      	movs	r1, #1
 8009ffa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2268      	movs	r2, #104	; 0x68
 800a000:	2101      	movs	r1, #1
 800a002:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a004:	e043      	b.n	800a08e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a006:	260f      	movs	r6, #15
 800a008:	19bb      	adds	r3, r7, r6
 800a00a:	2208      	movs	r2, #8
 800a00c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a00e:	200e      	movs	r0, #14
 800a010:	183b      	adds	r3, r7, r0
 800a012:	2208      	movs	r2, #8
 800a014:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	689b      	ldr	r3, [r3, #8]
 800a01c:	0e5b      	lsrs	r3, r3, #25
 800a01e:	b2da      	uxtb	r2, r3
 800a020:	240d      	movs	r4, #13
 800a022:	193b      	adds	r3, r7, r4
 800a024:	2107      	movs	r1, #7
 800a026:	400a      	ands	r2, r1
 800a028:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	0f5b      	lsrs	r3, r3, #29
 800a032:	b2da      	uxtb	r2, r3
 800a034:	250c      	movs	r5, #12
 800a036:	197b      	adds	r3, r7, r5
 800a038:	2107      	movs	r1, #7
 800a03a:	400a      	ands	r2, r1
 800a03c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a03e:	183b      	adds	r3, r7, r0
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	197a      	adds	r2, r7, r5
 800a044:	7812      	ldrb	r2, [r2, #0]
 800a046:	4914      	ldr	r1, [pc, #80]	; (800a098 <UARTEx_SetNbDataToProcess+0xb4>)
 800a048:	5c8a      	ldrb	r2, [r1, r2]
 800a04a:	435a      	muls	r2, r3
 800a04c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800a04e:	197b      	adds	r3, r7, r5
 800a050:	781b      	ldrb	r3, [r3, #0]
 800a052:	4a12      	ldr	r2, [pc, #72]	; (800a09c <UARTEx_SetNbDataToProcess+0xb8>)
 800a054:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a056:	0019      	movs	r1, r3
 800a058:	f7f6 f8fa 	bl	8000250 <__divsi3>
 800a05c:	0003      	movs	r3, r0
 800a05e:	b299      	uxth	r1, r3
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	226a      	movs	r2, #106	; 0x6a
 800a064:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a066:	19bb      	adds	r3, r7, r6
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	193a      	adds	r2, r7, r4
 800a06c:	7812      	ldrb	r2, [r2, #0]
 800a06e:	490a      	ldr	r1, [pc, #40]	; (800a098 <UARTEx_SetNbDataToProcess+0xb4>)
 800a070:	5c8a      	ldrb	r2, [r1, r2]
 800a072:	435a      	muls	r2, r3
 800a074:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800a076:	193b      	adds	r3, r7, r4
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	4a08      	ldr	r2, [pc, #32]	; (800a09c <UARTEx_SetNbDataToProcess+0xb8>)
 800a07c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a07e:	0019      	movs	r1, r3
 800a080:	f7f6 f8e6 	bl	8000250 <__divsi3>
 800a084:	0003      	movs	r3, r0
 800a086:	b299      	uxth	r1, r3
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2268      	movs	r2, #104	; 0x68
 800a08c:	5299      	strh	r1, [r3, r2]
}
 800a08e:	46c0      	nop			; (mov r8, r8)
 800a090:	46bd      	mov	sp, r7
 800a092:	b005      	add	sp, #20
 800a094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a096:	46c0      	nop			; (mov r8, r8)
 800a098:	0800fcc0 	.word	0x0800fcc0
 800a09c:	0800fcc8 	.word	0x0800fcc8

0800a0a0 <__cvt>:
 800a0a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0a2:	001e      	movs	r6, r3
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	0014      	movs	r4, r2
 800a0a8:	b08b      	sub	sp, #44	; 0x2c
 800a0aa:	429e      	cmp	r6, r3
 800a0ac:	da04      	bge.n	800a0b8 <__cvt+0x18>
 800a0ae:	2180      	movs	r1, #128	; 0x80
 800a0b0:	0609      	lsls	r1, r1, #24
 800a0b2:	1873      	adds	r3, r6, r1
 800a0b4:	001e      	movs	r6, r3
 800a0b6:	232d      	movs	r3, #45	; 0x2d
 800a0b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a0ba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a0bc:	7013      	strb	r3, [r2, #0]
 800a0be:	2320      	movs	r3, #32
 800a0c0:	2203      	movs	r2, #3
 800a0c2:	439f      	bics	r7, r3
 800a0c4:	2f46      	cmp	r7, #70	; 0x46
 800a0c6:	d007      	beq.n	800a0d8 <__cvt+0x38>
 800a0c8:	003b      	movs	r3, r7
 800a0ca:	3b45      	subs	r3, #69	; 0x45
 800a0cc:	4259      	negs	r1, r3
 800a0ce:	414b      	adcs	r3, r1
 800a0d0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a0d2:	3a01      	subs	r2, #1
 800a0d4:	18cb      	adds	r3, r1, r3
 800a0d6:	9310      	str	r3, [sp, #64]	; 0x40
 800a0d8:	ab09      	add	r3, sp, #36	; 0x24
 800a0da:	9304      	str	r3, [sp, #16]
 800a0dc:	ab08      	add	r3, sp, #32
 800a0de:	9303      	str	r3, [sp, #12]
 800a0e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0e2:	9200      	str	r2, [sp, #0]
 800a0e4:	9302      	str	r3, [sp, #8]
 800a0e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0e8:	0022      	movs	r2, r4
 800a0ea:	9301      	str	r3, [sp, #4]
 800a0ec:	0033      	movs	r3, r6
 800a0ee:	f000 fec3 	bl	800ae78 <_dtoa_r>
 800a0f2:	0005      	movs	r5, r0
 800a0f4:	2f47      	cmp	r7, #71	; 0x47
 800a0f6:	d102      	bne.n	800a0fe <__cvt+0x5e>
 800a0f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0fa:	07db      	lsls	r3, r3, #31
 800a0fc:	d528      	bpl.n	800a150 <__cvt+0xb0>
 800a0fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a100:	18eb      	adds	r3, r5, r3
 800a102:	9307      	str	r3, [sp, #28]
 800a104:	2f46      	cmp	r7, #70	; 0x46
 800a106:	d114      	bne.n	800a132 <__cvt+0x92>
 800a108:	782b      	ldrb	r3, [r5, #0]
 800a10a:	2b30      	cmp	r3, #48	; 0x30
 800a10c:	d10c      	bne.n	800a128 <__cvt+0x88>
 800a10e:	2200      	movs	r2, #0
 800a110:	2300      	movs	r3, #0
 800a112:	0020      	movs	r0, r4
 800a114:	0031      	movs	r1, r6
 800a116:	f7f6 f997 	bl	8000448 <__aeabi_dcmpeq>
 800a11a:	2800      	cmp	r0, #0
 800a11c:	d104      	bne.n	800a128 <__cvt+0x88>
 800a11e:	2301      	movs	r3, #1
 800a120:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a122:	1a9b      	subs	r3, r3, r2
 800a124:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a126:	6013      	str	r3, [r2, #0]
 800a128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a12a:	9a07      	ldr	r2, [sp, #28]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	18d3      	adds	r3, r2, r3
 800a130:	9307      	str	r3, [sp, #28]
 800a132:	2200      	movs	r2, #0
 800a134:	2300      	movs	r3, #0
 800a136:	0020      	movs	r0, r4
 800a138:	0031      	movs	r1, r6
 800a13a:	f7f6 f985 	bl	8000448 <__aeabi_dcmpeq>
 800a13e:	2800      	cmp	r0, #0
 800a140:	d001      	beq.n	800a146 <__cvt+0xa6>
 800a142:	9b07      	ldr	r3, [sp, #28]
 800a144:	9309      	str	r3, [sp, #36]	; 0x24
 800a146:	2230      	movs	r2, #48	; 0x30
 800a148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a14a:	9907      	ldr	r1, [sp, #28]
 800a14c:	428b      	cmp	r3, r1
 800a14e:	d306      	bcc.n	800a15e <__cvt+0xbe>
 800a150:	0028      	movs	r0, r5
 800a152:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a154:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a156:	1b5b      	subs	r3, r3, r5
 800a158:	6013      	str	r3, [r2, #0]
 800a15a:	b00b      	add	sp, #44	; 0x2c
 800a15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a15e:	1c59      	adds	r1, r3, #1
 800a160:	9109      	str	r1, [sp, #36]	; 0x24
 800a162:	701a      	strb	r2, [r3, #0]
 800a164:	e7f0      	b.n	800a148 <__cvt+0xa8>

0800a166 <__exponent>:
 800a166:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a168:	1c83      	adds	r3, r0, #2
 800a16a:	b087      	sub	sp, #28
 800a16c:	9303      	str	r3, [sp, #12]
 800a16e:	0005      	movs	r5, r0
 800a170:	000c      	movs	r4, r1
 800a172:	232b      	movs	r3, #43	; 0x2b
 800a174:	7002      	strb	r2, [r0, #0]
 800a176:	2900      	cmp	r1, #0
 800a178:	da01      	bge.n	800a17e <__exponent+0x18>
 800a17a:	424c      	negs	r4, r1
 800a17c:	3302      	adds	r3, #2
 800a17e:	706b      	strb	r3, [r5, #1]
 800a180:	2c09      	cmp	r4, #9
 800a182:	dd2f      	ble.n	800a1e4 <__exponent+0x7e>
 800a184:	270a      	movs	r7, #10
 800a186:	ab04      	add	r3, sp, #16
 800a188:	1dde      	adds	r6, r3, #7
 800a18a:	0020      	movs	r0, r4
 800a18c:	0039      	movs	r1, r7
 800a18e:	9601      	str	r6, [sp, #4]
 800a190:	f7f6 f944 	bl	800041c <__aeabi_idivmod>
 800a194:	3e01      	subs	r6, #1
 800a196:	3130      	adds	r1, #48	; 0x30
 800a198:	0020      	movs	r0, r4
 800a19a:	7031      	strb	r1, [r6, #0]
 800a19c:	0039      	movs	r1, r7
 800a19e:	9402      	str	r4, [sp, #8]
 800a1a0:	f7f6 f856 	bl	8000250 <__divsi3>
 800a1a4:	9b02      	ldr	r3, [sp, #8]
 800a1a6:	0004      	movs	r4, r0
 800a1a8:	2b63      	cmp	r3, #99	; 0x63
 800a1aa:	dcee      	bgt.n	800a18a <__exponent+0x24>
 800a1ac:	9b01      	ldr	r3, [sp, #4]
 800a1ae:	3430      	adds	r4, #48	; 0x30
 800a1b0:	1e9a      	subs	r2, r3, #2
 800a1b2:	0013      	movs	r3, r2
 800a1b4:	9903      	ldr	r1, [sp, #12]
 800a1b6:	7014      	strb	r4, [r2, #0]
 800a1b8:	a804      	add	r0, sp, #16
 800a1ba:	3007      	adds	r0, #7
 800a1bc:	4298      	cmp	r0, r3
 800a1be:	d80c      	bhi.n	800a1da <__exponent+0x74>
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	4282      	cmp	r2, r0
 800a1c4:	d804      	bhi.n	800a1d0 <__exponent+0x6a>
 800a1c6:	aa04      	add	r2, sp, #16
 800a1c8:	3309      	adds	r3, #9
 800a1ca:	189b      	adds	r3, r3, r2
 800a1cc:	9a01      	ldr	r2, [sp, #4]
 800a1ce:	1a9b      	subs	r3, r3, r2
 800a1d0:	9a03      	ldr	r2, [sp, #12]
 800a1d2:	18d3      	adds	r3, r2, r3
 800a1d4:	1b58      	subs	r0, r3, r5
 800a1d6:	b007      	add	sp, #28
 800a1d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1da:	7818      	ldrb	r0, [r3, #0]
 800a1dc:	3301      	adds	r3, #1
 800a1de:	7008      	strb	r0, [r1, #0]
 800a1e0:	3101      	adds	r1, #1
 800a1e2:	e7e9      	b.n	800a1b8 <__exponent+0x52>
 800a1e4:	2330      	movs	r3, #48	; 0x30
 800a1e6:	3430      	adds	r4, #48	; 0x30
 800a1e8:	70ab      	strb	r3, [r5, #2]
 800a1ea:	70ec      	strb	r4, [r5, #3]
 800a1ec:	1d2b      	adds	r3, r5, #4
 800a1ee:	e7f1      	b.n	800a1d4 <__exponent+0x6e>

0800a1f0 <_printf_float>:
 800a1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1f2:	b095      	sub	sp, #84	; 0x54
 800a1f4:	000c      	movs	r4, r1
 800a1f6:	9208      	str	r2, [sp, #32]
 800a1f8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800a1fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a1fc:	0007      	movs	r7, r0
 800a1fe:	f000 fd19 	bl	800ac34 <_localeconv_r>
 800a202:	6803      	ldr	r3, [r0, #0]
 800a204:	0018      	movs	r0, r3
 800a206:	930c      	str	r3, [sp, #48]	; 0x30
 800a208:	f7f5 ff7c 	bl	8000104 <strlen>
 800a20c:	2300      	movs	r3, #0
 800a20e:	9312      	str	r3, [sp, #72]	; 0x48
 800a210:	7e23      	ldrb	r3, [r4, #24]
 800a212:	2207      	movs	r2, #7
 800a214:	930a      	str	r3, [sp, #40]	; 0x28
 800a216:	6823      	ldr	r3, [r4, #0]
 800a218:	900d      	str	r0, [sp, #52]	; 0x34
 800a21a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a21c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a21e:	682b      	ldr	r3, [r5, #0]
 800a220:	05c9      	lsls	r1, r1, #23
 800a222:	d547      	bpl.n	800a2b4 <_printf_float+0xc4>
 800a224:	189b      	adds	r3, r3, r2
 800a226:	4393      	bics	r3, r2
 800a228:	001a      	movs	r2, r3
 800a22a:	3208      	adds	r2, #8
 800a22c:	602a      	str	r2, [r5, #0]
 800a22e:	681e      	ldr	r6, [r3, #0]
 800a230:	685d      	ldr	r5, [r3, #4]
 800a232:	0032      	movs	r2, r6
 800a234:	002b      	movs	r3, r5
 800a236:	64a2      	str	r2, [r4, #72]	; 0x48
 800a238:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a23a:	2201      	movs	r2, #1
 800a23c:	006b      	lsls	r3, r5, #1
 800a23e:	085b      	lsrs	r3, r3, #1
 800a240:	930e      	str	r3, [sp, #56]	; 0x38
 800a242:	0030      	movs	r0, r6
 800a244:	4bab      	ldr	r3, [pc, #684]	; (800a4f4 <_printf_float+0x304>)
 800a246:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a248:	4252      	negs	r2, r2
 800a24a:	f7f8 fd41 	bl	8002cd0 <__aeabi_dcmpun>
 800a24e:	2800      	cmp	r0, #0
 800a250:	d132      	bne.n	800a2b8 <_printf_float+0xc8>
 800a252:	2201      	movs	r2, #1
 800a254:	0030      	movs	r0, r6
 800a256:	4ba7      	ldr	r3, [pc, #668]	; (800a4f4 <_printf_float+0x304>)
 800a258:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a25a:	4252      	negs	r2, r2
 800a25c:	f7f6 f904 	bl	8000468 <__aeabi_dcmple>
 800a260:	2800      	cmp	r0, #0
 800a262:	d129      	bne.n	800a2b8 <_printf_float+0xc8>
 800a264:	2200      	movs	r2, #0
 800a266:	2300      	movs	r3, #0
 800a268:	0030      	movs	r0, r6
 800a26a:	0029      	movs	r1, r5
 800a26c:	f7f6 f8f2 	bl	8000454 <__aeabi_dcmplt>
 800a270:	2800      	cmp	r0, #0
 800a272:	d003      	beq.n	800a27c <_printf_float+0x8c>
 800a274:	0023      	movs	r3, r4
 800a276:	222d      	movs	r2, #45	; 0x2d
 800a278:	3343      	adds	r3, #67	; 0x43
 800a27a:	701a      	strb	r2, [r3, #0]
 800a27c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a27e:	4d9e      	ldr	r5, [pc, #632]	; (800a4f8 <_printf_float+0x308>)
 800a280:	2b47      	cmp	r3, #71	; 0x47
 800a282:	d900      	bls.n	800a286 <_printf_float+0x96>
 800a284:	4d9d      	ldr	r5, [pc, #628]	; (800a4fc <_printf_float+0x30c>)
 800a286:	2303      	movs	r3, #3
 800a288:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a28a:	6123      	str	r3, [r4, #16]
 800a28c:	3301      	adds	r3, #1
 800a28e:	439a      	bics	r2, r3
 800a290:	2300      	movs	r3, #0
 800a292:	6022      	str	r2, [r4, #0]
 800a294:	930b      	str	r3, [sp, #44]	; 0x2c
 800a296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a298:	0021      	movs	r1, r4
 800a29a:	9300      	str	r3, [sp, #0]
 800a29c:	0038      	movs	r0, r7
 800a29e:	9b08      	ldr	r3, [sp, #32]
 800a2a0:	aa13      	add	r2, sp, #76	; 0x4c
 800a2a2:	f000 f9fb 	bl	800a69c <_printf_common>
 800a2a6:	3001      	adds	r0, #1
 800a2a8:	d000      	beq.n	800a2ac <_printf_float+0xbc>
 800a2aa:	e0a3      	b.n	800a3f4 <_printf_float+0x204>
 800a2ac:	2001      	movs	r0, #1
 800a2ae:	4240      	negs	r0, r0
 800a2b0:	b015      	add	sp, #84	; 0x54
 800a2b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2b4:	3307      	adds	r3, #7
 800a2b6:	e7b6      	b.n	800a226 <_printf_float+0x36>
 800a2b8:	0032      	movs	r2, r6
 800a2ba:	002b      	movs	r3, r5
 800a2bc:	0030      	movs	r0, r6
 800a2be:	0029      	movs	r1, r5
 800a2c0:	f7f8 fd06 	bl	8002cd0 <__aeabi_dcmpun>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	d00b      	beq.n	800a2e0 <_printf_float+0xf0>
 800a2c8:	2d00      	cmp	r5, #0
 800a2ca:	da03      	bge.n	800a2d4 <_printf_float+0xe4>
 800a2cc:	0023      	movs	r3, r4
 800a2ce:	222d      	movs	r2, #45	; 0x2d
 800a2d0:	3343      	adds	r3, #67	; 0x43
 800a2d2:	701a      	strb	r2, [r3, #0]
 800a2d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2d6:	4d8a      	ldr	r5, [pc, #552]	; (800a500 <_printf_float+0x310>)
 800a2d8:	2b47      	cmp	r3, #71	; 0x47
 800a2da:	d9d4      	bls.n	800a286 <_printf_float+0x96>
 800a2dc:	4d89      	ldr	r5, [pc, #548]	; (800a504 <_printf_float+0x314>)
 800a2de:	e7d2      	b.n	800a286 <_printf_float+0x96>
 800a2e0:	2220      	movs	r2, #32
 800a2e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a2e4:	6863      	ldr	r3, [r4, #4]
 800a2e6:	4391      	bics	r1, r2
 800a2e8:	910e      	str	r1, [sp, #56]	; 0x38
 800a2ea:	1c5a      	adds	r2, r3, #1
 800a2ec:	d14a      	bne.n	800a384 <_printf_float+0x194>
 800a2ee:	3307      	adds	r3, #7
 800a2f0:	6063      	str	r3, [r4, #4]
 800a2f2:	2380      	movs	r3, #128	; 0x80
 800a2f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2f6:	00db      	lsls	r3, r3, #3
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	9206      	str	r2, [sp, #24]
 800a2fe:	aa12      	add	r2, sp, #72	; 0x48
 800a300:	9205      	str	r2, [sp, #20]
 800a302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a304:	6023      	str	r3, [r4, #0]
 800a306:	9204      	str	r2, [sp, #16]
 800a308:	aa11      	add	r2, sp, #68	; 0x44
 800a30a:	9203      	str	r2, [sp, #12]
 800a30c:	2223      	movs	r2, #35	; 0x23
 800a30e:	a908      	add	r1, sp, #32
 800a310:	9301      	str	r3, [sp, #4]
 800a312:	6863      	ldr	r3, [r4, #4]
 800a314:	1852      	adds	r2, r2, r1
 800a316:	9202      	str	r2, [sp, #8]
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	0032      	movs	r2, r6
 800a31c:	002b      	movs	r3, r5
 800a31e:	0038      	movs	r0, r7
 800a320:	f7ff febe 	bl	800a0a0 <__cvt>
 800a324:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a326:	0005      	movs	r5, r0
 800a328:	2b47      	cmp	r3, #71	; 0x47
 800a32a:	d109      	bne.n	800a340 <_printf_float+0x150>
 800a32c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a32e:	1cda      	adds	r2, r3, #3
 800a330:	db02      	blt.n	800a338 <_printf_float+0x148>
 800a332:	6862      	ldr	r2, [r4, #4]
 800a334:	4293      	cmp	r3, r2
 800a336:	dd49      	ble.n	800a3cc <_printf_float+0x1dc>
 800a338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a33a:	3b02      	subs	r3, #2
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	930a      	str	r3, [sp, #40]	; 0x28
 800a340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a342:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a344:	2b65      	cmp	r3, #101	; 0x65
 800a346:	d824      	bhi.n	800a392 <_printf_float+0x1a2>
 800a348:	0020      	movs	r0, r4
 800a34a:	001a      	movs	r2, r3
 800a34c:	3901      	subs	r1, #1
 800a34e:	3050      	adds	r0, #80	; 0x50
 800a350:	9111      	str	r1, [sp, #68]	; 0x44
 800a352:	f7ff ff08 	bl	800a166 <__exponent>
 800a356:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a358:	900b      	str	r0, [sp, #44]	; 0x2c
 800a35a:	1813      	adds	r3, r2, r0
 800a35c:	6123      	str	r3, [r4, #16]
 800a35e:	2a01      	cmp	r2, #1
 800a360:	dc02      	bgt.n	800a368 <_printf_float+0x178>
 800a362:	6822      	ldr	r2, [r4, #0]
 800a364:	07d2      	lsls	r2, r2, #31
 800a366:	d501      	bpl.n	800a36c <_printf_float+0x17c>
 800a368:	3301      	adds	r3, #1
 800a36a:	6123      	str	r3, [r4, #16]
 800a36c:	2323      	movs	r3, #35	; 0x23
 800a36e:	aa08      	add	r2, sp, #32
 800a370:	189b      	adds	r3, r3, r2
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d100      	bne.n	800a37a <_printf_float+0x18a>
 800a378:	e78d      	b.n	800a296 <_printf_float+0xa6>
 800a37a:	0023      	movs	r3, r4
 800a37c:	222d      	movs	r2, #45	; 0x2d
 800a37e:	3343      	adds	r3, #67	; 0x43
 800a380:	701a      	strb	r2, [r3, #0]
 800a382:	e788      	b.n	800a296 <_printf_float+0xa6>
 800a384:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a386:	2a47      	cmp	r2, #71	; 0x47
 800a388:	d1b3      	bne.n	800a2f2 <_printf_float+0x102>
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d1b1      	bne.n	800a2f2 <_printf_float+0x102>
 800a38e:	3301      	adds	r3, #1
 800a390:	e7ae      	b.n	800a2f0 <_printf_float+0x100>
 800a392:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a394:	2b66      	cmp	r3, #102	; 0x66
 800a396:	d11b      	bne.n	800a3d0 <_printf_float+0x1e0>
 800a398:	6863      	ldr	r3, [r4, #4]
 800a39a:	2900      	cmp	r1, #0
 800a39c:	dd09      	ble.n	800a3b2 <_printf_float+0x1c2>
 800a39e:	6121      	str	r1, [r4, #16]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d102      	bne.n	800a3aa <_printf_float+0x1ba>
 800a3a4:	6822      	ldr	r2, [r4, #0]
 800a3a6:	07d2      	lsls	r2, r2, #31
 800a3a8:	d50b      	bpl.n	800a3c2 <_printf_float+0x1d2>
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	185b      	adds	r3, r3, r1
 800a3ae:	6123      	str	r3, [r4, #16]
 800a3b0:	e007      	b.n	800a3c2 <_printf_float+0x1d2>
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d103      	bne.n	800a3be <_printf_float+0x1ce>
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	6821      	ldr	r1, [r4, #0]
 800a3ba:	4211      	tst	r1, r2
 800a3bc:	d000      	beq.n	800a3c0 <_printf_float+0x1d0>
 800a3be:	1c9a      	adds	r2, r3, #2
 800a3c0:	6122      	str	r2, [r4, #16]
 800a3c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3c4:	65a3      	str	r3, [r4, #88]	; 0x58
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3ca:	e7cf      	b.n	800a36c <_printf_float+0x17c>
 800a3cc:	2367      	movs	r3, #103	; 0x67
 800a3ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a3d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3d4:	4299      	cmp	r1, r3
 800a3d6:	db06      	blt.n	800a3e6 <_printf_float+0x1f6>
 800a3d8:	6823      	ldr	r3, [r4, #0]
 800a3da:	6121      	str	r1, [r4, #16]
 800a3dc:	07db      	lsls	r3, r3, #31
 800a3de:	d5f0      	bpl.n	800a3c2 <_printf_float+0x1d2>
 800a3e0:	3101      	adds	r1, #1
 800a3e2:	6121      	str	r1, [r4, #16]
 800a3e4:	e7ed      	b.n	800a3c2 <_printf_float+0x1d2>
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	2900      	cmp	r1, #0
 800a3ea:	dc01      	bgt.n	800a3f0 <_printf_float+0x200>
 800a3ec:	1892      	adds	r2, r2, r2
 800a3ee:	1a52      	subs	r2, r2, r1
 800a3f0:	189b      	adds	r3, r3, r2
 800a3f2:	e7dc      	b.n	800a3ae <_printf_float+0x1be>
 800a3f4:	6822      	ldr	r2, [r4, #0]
 800a3f6:	0553      	lsls	r3, r2, #21
 800a3f8:	d408      	bmi.n	800a40c <_printf_float+0x21c>
 800a3fa:	6923      	ldr	r3, [r4, #16]
 800a3fc:	002a      	movs	r2, r5
 800a3fe:	0038      	movs	r0, r7
 800a400:	9908      	ldr	r1, [sp, #32]
 800a402:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a404:	47a8      	blx	r5
 800a406:	3001      	adds	r0, #1
 800a408:	d12a      	bne.n	800a460 <_printf_float+0x270>
 800a40a:	e74f      	b.n	800a2ac <_printf_float+0xbc>
 800a40c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a40e:	2b65      	cmp	r3, #101	; 0x65
 800a410:	d800      	bhi.n	800a414 <_printf_float+0x224>
 800a412:	e0ec      	b.n	800a5ee <_printf_float+0x3fe>
 800a414:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a416:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a418:	2200      	movs	r2, #0
 800a41a:	2300      	movs	r3, #0
 800a41c:	f7f6 f814 	bl	8000448 <__aeabi_dcmpeq>
 800a420:	2800      	cmp	r0, #0
 800a422:	d034      	beq.n	800a48e <_printf_float+0x29e>
 800a424:	2301      	movs	r3, #1
 800a426:	0038      	movs	r0, r7
 800a428:	4a37      	ldr	r2, [pc, #220]	; (800a508 <_printf_float+0x318>)
 800a42a:	9908      	ldr	r1, [sp, #32]
 800a42c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a42e:	47a8      	blx	r5
 800a430:	3001      	adds	r0, #1
 800a432:	d100      	bne.n	800a436 <_printf_float+0x246>
 800a434:	e73a      	b.n	800a2ac <_printf_float+0xbc>
 800a436:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a438:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a43a:	429a      	cmp	r2, r3
 800a43c:	db02      	blt.n	800a444 <_printf_float+0x254>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	07db      	lsls	r3, r3, #31
 800a442:	d50d      	bpl.n	800a460 <_printf_float+0x270>
 800a444:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a446:	0038      	movs	r0, r7
 800a448:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a44a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a44c:	9908      	ldr	r1, [sp, #32]
 800a44e:	47a8      	blx	r5
 800a450:	2500      	movs	r5, #0
 800a452:	3001      	adds	r0, #1
 800a454:	d100      	bne.n	800a458 <_printf_float+0x268>
 800a456:	e729      	b.n	800a2ac <_printf_float+0xbc>
 800a458:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a45a:	3b01      	subs	r3, #1
 800a45c:	42ab      	cmp	r3, r5
 800a45e:	dc0a      	bgt.n	800a476 <_printf_float+0x286>
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	079b      	lsls	r3, r3, #30
 800a464:	d500      	bpl.n	800a468 <_printf_float+0x278>
 800a466:	e116      	b.n	800a696 <_printf_float+0x4a6>
 800a468:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a46a:	68e0      	ldr	r0, [r4, #12]
 800a46c:	4298      	cmp	r0, r3
 800a46e:	db00      	blt.n	800a472 <_printf_float+0x282>
 800a470:	e71e      	b.n	800a2b0 <_printf_float+0xc0>
 800a472:	0018      	movs	r0, r3
 800a474:	e71c      	b.n	800a2b0 <_printf_float+0xc0>
 800a476:	0022      	movs	r2, r4
 800a478:	2301      	movs	r3, #1
 800a47a:	0038      	movs	r0, r7
 800a47c:	9908      	ldr	r1, [sp, #32]
 800a47e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a480:	321a      	adds	r2, #26
 800a482:	47b0      	blx	r6
 800a484:	3001      	adds	r0, #1
 800a486:	d100      	bne.n	800a48a <_printf_float+0x29a>
 800a488:	e710      	b.n	800a2ac <_printf_float+0xbc>
 800a48a:	3501      	adds	r5, #1
 800a48c:	e7e4      	b.n	800a458 <_printf_float+0x268>
 800a48e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a490:	2b00      	cmp	r3, #0
 800a492:	dc3b      	bgt.n	800a50c <_printf_float+0x31c>
 800a494:	2301      	movs	r3, #1
 800a496:	0038      	movs	r0, r7
 800a498:	4a1b      	ldr	r2, [pc, #108]	; (800a508 <_printf_float+0x318>)
 800a49a:	9908      	ldr	r1, [sp, #32]
 800a49c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a49e:	47b0      	blx	r6
 800a4a0:	3001      	adds	r0, #1
 800a4a2:	d100      	bne.n	800a4a6 <_printf_float+0x2b6>
 800a4a4:	e702      	b.n	800a2ac <_printf_float+0xbc>
 800a4a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a4a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a4aa:	4313      	orrs	r3, r2
 800a4ac:	d102      	bne.n	800a4b4 <_printf_float+0x2c4>
 800a4ae:	6823      	ldr	r3, [r4, #0]
 800a4b0:	07db      	lsls	r3, r3, #31
 800a4b2:	d5d5      	bpl.n	800a460 <_printf_float+0x270>
 800a4b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4b6:	0038      	movs	r0, r7
 800a4b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4ba:	9908      	ldr	r1, [sp, #32]
 800a4bc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a4be:	47b0      	blx	r6
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	3001      	adds	r0, #1
 800a4c4:	d100      	bne.n	800a4c8 <_printf_float+0x2d8>
 800a4c6:	e6f1      	b.n	800a2ac <_printf_float+0xbc>
 800a4c8:	930a      	str	r3, [sp, #40]	; 0x28
 800a4ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a4cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4ce:	425b      	negs	r3, r3
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	dc01      	bgt.n	800a4d8 <_printf_float+0x2e8>
 800a4d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a4d6:	e791      	b.n	800a3fc <_printf_float+0x20c>
 800a4d8:	0022      	movs	r2, r4
 800a4da:	2301      	movs	r3, #1
 800a4dc:	0038      	movs	r0, r7
 800a4de:	9908      	ldr	r1, [sp, #32]
 800a4e0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a4e2:	321a      	adds	r2, #26
 800a4e4:	47b0      	blx	r6
 800a4e6:	3001      	adds	r0, #1
 800a4e8:	d100      	bne.n	800a4ec <_printf_float+0x2fc>
 800a4ea:	e6df      	b.n	800a2ac <_printf_float+0xbc>
 800a4ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	e7ea      	b.n	800a4c8 <_printf_float+0x2d8>
 800a4f2:	46c0      	nop			; (mov r8, r8)
 800a4f4:	7fefffff 	.word	0x7fefffff
 800a4f8:	0800fcd0 	.word	0x0800fcd0
 800a4fc:	0800fcd4 	.word	0x0800fcd4
 800a500:	0800fcd8 	.word	0x0800fcd8
 800a504:	0800fcdc 	.word	0x0800fcdc
 800a508:	0800fce0 	.word	0x0800fce0
 800a50c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a50e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a510:	920a      	str	r2, [sp, #40]	; 0x28
 800a512:	429a      	cmp	r2, r3
 800a514:	dd00      	ble.n	800a518 <_printf_float+0x328>
 800a516:	930a      	str	r3, [sp, #40]	; 0x28
 800a518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	dc3d      	bgt.n	800a59a <_printf_float+0x3aa>
 800a51e:	2300      	movs	r3, #0
 800a520:	930e      	str	r3, [sp, #56]	; 0x38
 800a522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a524:	43db      	mvns	r3, r3
 800a526:	17db      	asrs	r3, r3, #31
 800a528:	930f      	str	r3, [sp, #60]	; 0x3c
 800a52a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a52c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a52e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a530:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a532:	4013      	ands	r3, r2
 800a534:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a536:	1ad3      	subs	r3, r2, r3
 800a538:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a53a:	4293      	cmp	r3, r2
 800a53c:	dc36      	bgt.n	800a5ac <_printf_float+0x3bc>
 800a53e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a540:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a542:	429a      	cmp	r2, r3
 800a544:	db40      	blt.n	800a5c8 <_printf_float+0x3d8>
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	07db      	lsls	r3, r3, #31
 800a54a:	d43d      	bmi.n	800a5c8 <_printf_float+0x3d8>
 800a54c:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a54e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a550:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a552:	1af3      	subs	r3, r6, r3
 800a554:	1ab6      	subs	r6, r6, r2
 800a556:	429e      	cmp	r6, r3
 800a558:	dd00      	ble.n	800a55c <_printf_float+0x36c>
 800a55a:	001e      	movs	r6, r3
 800a55c:	2e00      	cmp	r6, #0
 800a55e:	dc3c      	bgt.n	800a5da <_printf_float+0x3ea>
 800a560:	2300      	movs	r3, #0
 800a562:	930a      	str	r3, [sp, #40]	; 0x28
 800a564:	43f3      	mvns	r3, r6
 800a566:	17db      	asrs	r3, r3, #31
 800a568:	930b      	str	r3, [sp, #44]	; 0x2c
 800a56a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a56c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a56e:	1a9b      	subs	r3, r3, r2
 800a570:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a572:	4032      	ands	r2, r6
 800a574:	1a9b      	subs	r3, r3, r2
 800a576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a578:	4293      	cmp	r3, r2
 800a57a:	dc00      	bgt.n	800a57e <_printf_float+0x38e>
 800a57c:	e770      	b.n	800a460 <_printf_float+0x270>
 800a57e:	0022      	movs	r2, r4
 800a580:	2301      	movs	r3, #1
 800a582:	0038      	movs	r0, r7
 800a584:	9908      	ldr	r1, [sp, #32]
 800a586:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a588:	321a      	adds	r2, #26
 800a58a:	47a8      	blx	r5
 800a58c:	3001      	adds	r0, #1
 800a58e:	d100      	bne.n	800a592 <_printf_float+0x3a2>
 800a590:	e68c      	b.n	800a2ac <_printf_float+0xbc>
 800a592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a594:	3301      	adds	r3, #1
 800a596:	930a      	str	r3, [sp, #40]	; 0x28
 800a598:	e7e7      	b.n	800a56a <_printf_float+0x37a>
 800a59a:	002a      	movs	r2, r5
 800a59c:	0038      	movs	r0, r7
 800a59e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5a0:	9908      	ldr	r1, [sp, #32]
 800a5a2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a5a4:	47b0      	blx	r6
 800a5a6:	3001      	adds	r0, #1
 800a5a8:	d1b9      	bne.n	800a51e <_printf_float+0x32e>
 800a5aa:	e67f      	b.n	800a2ac <_printf_float+0xbc>
 800a5ac:	0022      	movs	r2, r4
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	0038      	movs	r0, r7
 800a5b2:	9908      	ldr	r1, [sp, #32]
 800a5b4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a5b6:	321a      	adds	r2, #26
 800a5b8:	47b0      	blx	r6
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	d100      	bne.n	800a5c0 <_printf_float+0x3d0>
 800a5be:	e675      	b.n	800a2ac <_printf_float+0xbc>
 800a5c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	930e      	str	r3, [sp, #56]	; 0x38
 800a5c6:	e7b0      	b.n	800a52a <_printf_float+0x33a>
 800a5c8:	0038      	movs	r0, r7
 800a5ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5ce:	9908      	ldr	r1, [sp, #32]
 800a5d0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a5d2:	47b0      	blx	r6
 800a5d4:	3001      	adds	r0, #1
 800a5d6:	d1b9      	bne.n	800a54c <_printf_float+0x35c>
 800a5d8:	e668      	b.n	800a2ac <_printf_float+0xbc>
 800a5da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5dc:	0038      	movs	r0, r7
 800a5de:	18ea      	adds	r2, r5, r3
 800a5e0:	9908      	ldr	r1, [sp, #32]
 800a5e2:	0033      	movs	r3, r6
 800a5e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a5e6:	47a8      	blx	r5
 800a5e8:	3001      	adds	r0, #1
 800a5ea:	d1b9      	bne.n	800a560 <_printf_float+0x370>
 800a5ec:	e65e      	b.n	800a2ac <_printf_float+0xbc>
 800a5ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	dc02      	bgt.n	800a5fa <_printf_float+0x40a>
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	421a      	tst	r2, r3
 800a5f8:	d03a      	beq.n	800a670 <_printf_float+0x480>
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	002a      	movs	r2, r5
 800a5fe:	0038      	movs	r0, r7
 800a600:	9908      	ldr	r1, [sp, #32]
 800a602:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a604:	47b0      	blx	r6
 800a606:	3001      	adds	r0, #1
 800a608:	d100      	bne.n	800a60c <_printf_float+0x41c>
 800a60a:	e64f      	b.n	800a2ac <_printf_float+0xbc>
 800a60c:	0038      	movs	r0, r7
 800a60e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a610:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a612:	9908      	ldr	r1, [sp, #32]
 800a614:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a616:	47b0      	blx	r6
 800a618:	3001      	adds	r0, #1
 800a61a:	d100      	bne.n	800a61e <_printf_float+0x42e>
 800a61c:	e646      	b.n	800a2ac <_printf_float+0xbc>
 800a61e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a620:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a622:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a624:	2200      	movs	r2, #0
 800a626:	001e      	movs	r6, r3
 800a628:	2300      	movs	r3, #0
 800a62a:	f7f5 ff0d 	bl	8000448 <__aeabi_dcmpeq>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d11c      	bne.n	800a66c <_printf_float+0x47c>
 800a632:	0033      	movs	r3, r6
 800a634:	1c6a      	adds	r2, r5, #1
 800a636:	3b01      	subs	r3, #1
 800a638:	0038      	movs	r0, r7
 800a63a:	9908      	ldr	r1, [sp, #32]
 800a63c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a63e:	47a8      	blx	r5
 800a640:	3001      	adds	r0, #1
 800a642:	d10f      	bne.n	800a664 <_printf_float+0x474>
 800a644:	e632      	b.n	800a2ac <_printf_float+0xbc>
 800a646:	0022      	movs	r2, r4
 800a648:	2301      	movs	r3, #1
 800a64a:	0038      	movs	r0, r7
 800a64c:	9908      	ldr	r1, [sp, #32]
 800a64e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a650:	321a      	adds	r2, #26
 800a652:	47b0      	blx	r6
 800a654:	3001      	adds	r0, #1
 800a656:	d100      	bne.n	800a65a <_printf_float+0x46a>
 800a658:	e628      	b.n	800a2ac <_printf_float+0xbc>
 800a65a:	3501      	adds	r5, #1
 800a65c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a65e:	3b01      	subs	r3, #1
 800a660:	42ab      	cmp	r3, r5
 800a662:	dcf0      	bgt.n	800a646 <_printf_float+0x456>
 800a664:	0022      	movs	r2, r4
 800a666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a668:	3250      	adds	r2, #80	; 0x50
 800a66a:	e6c8      	b.n	800a3fe <_printf_float+0x20e>
 800a66c:	2500      	movs	r5, #0
 800a66e:	e7f5      	b.n	800a65c <_printf_float+0x46c>
 800a670:	002a      	movs	r2, r5
 800a672:	e7e1      	b.n	800a638 <_printf_float+0x448>
 800a674:	0022      	movs	r2, r4
 800a676:	2301      	movs	r3, #1
 800a678:	0038      	movs	r0, r7
 800a67a:	9908      	ldr	r1, [sp, #32]
 800a67c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a67e:	3219      	adds	r2, #25
 800a680:	47b0      	blx	r6
 800a682:	3001      	adds	r0, #1
 800a684:	d100      	bne.n	800a688 <_printf_float+0x498>
 800a686:	e611      	b.n	800a2ac <_printf_float+0xbc>
 800a688:	3501      	adds	r5, #1
 800a68a:	68e3      	ldr	r3, [r4, #12]
 800a68c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a68e:	1a9b      	subs	r3, r3, r2
 800a690:	42ab      	cmp	r3, r5
 800a692:	dcef      	bgt.n	800a674 <_printf_float+0x484>
 800a694:	e6e8      	b.n	800a468 <_printf_float+0x278>
 800a696:	2500      	movs	r5, #0
 800a698:	e7f7      	b.n	800a68a <_printf_float+0x49a>
 800a69a:	46c0      	nop			; (mov r8, r8)

0800a69c <_printf_common>:
 800a69c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a69e:	0016      	movs	r6, r2
 800a6a0:	9301      	str	r3, [sp, #4]
 800a6a2:	688a      	ldr	r2, [r1, #8]
 800a6a4:	690b      	ldr	r3, [r1, #16]
 800a6a6:	000c      	movs	r4, r1
 800a6a8:	9000      	str	r0, [sp, #0]
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	da00      	bge.n	800a6b0 <_printf_common+0x14>
 800a6ae:	0013      	movs	r3, r2
 800a6b0:	0022      	movs	r2, r4
 800a6b2:	6033      	str	r3, [r6, #0]
 800a6b4:	3243      	adds	r2, #67	; 0x43
 800a6b6:	7812      	ldrb	r2, [r2, #0]
 800a6b8:	2a00      	cmp	r2, #0
 800a6ba:	d001      	beq.n	800a6c0 <_printf_common+0x24>
 800a6bc:	3301      	adds	r3, #1
 800a6be:	6033      	str	r3, [r6, #0]
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	069b      	lsls	r3, r3, #26
 800a6c4:	d502      	bpl.n	800a6cc <_printf_common+0x30>
 800a6c6:	6833      	ldr	r3, [r6, #0]
 800a6c8:	3302      	adds	r3, #2
 800a6ca:	6033      	str	r3, [r6, #0]
 800a6cc:	6822      	ldr	r2, [r4, #0]
 800a6ce:	2306      	movs	r3, #6
 800a6d0:	0015      	movs	r5, r2
 800a6d2:	401d      	ands	r5, r3
 800a6d4:	421a      	tst	r2, r3
 800a6d6:	d027      	beq.n	800a728 <_printf_common+0x8c>
 800a6d8:	0023      	movs	r3, r4
 800a6da:	3343      	adds	r3, #67	; 0x43
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	1e5a      	subs	r2, r3, #1
 800a6e0:	4193      	sbcs	r3, r2
 800a6e2:	6822      	ldr	r2, [r4, #0]
 800a6e4:	0692      	lsls	r2, r2, #26
 800a6e6:	d430      	bmi.n	800a74a <_printf_common+0xae>
 800a6e8:	0022      	movs	r2, r4
 800a6ea:	9901      	ldr	r1, [sp, #4]
 800a6ec:	9800      	ldr	r0, [sp, #0]
 800a6ee:	9d08      	ldr	r5, [sp, #32]
 800a6f0:	3243      	adds	r2, #67	; 0x43
 800a6f2:	47a8      	blx	r5
 800a6f4:	3001      	adds	r0, #1
 800a6f6:	d025      	beq.n	800a744 <_printf_common+0xa8>
 800a6f8:	2206      	movs	r2, #6
 800a6fa:	6823      	ldr	r3, [r4, #0]
 800a6fc:	2500      	movs	r5, #0
 800a6fe:	4013      	ands	r3, r2
 800a700:	2b04      	cmp	r3, #4
 800a702:	d105      	bne.n	800a710 <_printf_common+0x74>
 800a704:	6833      	ldr	r3, [r6, #0]
 800a706:	68e5      	ldr	r5, [r4, #12]
 800a708:	1aed      	subs	r5, r5, r3
 800a70a:	43eb      	mvns	r3, r5
 800a70c:	17db      	asrs	r3, r3, #31
 800a70e:	401d      	ands	r5, r3
 800a710:	68a3      	ldr	r3, [r4, #8]
 800a712:	6922      	ldr	r2, [r4, #16]
 800a714:	4293      	cmp	r3, r2
 800a716:	dd01      	ble.n	800a71c <_printf_common+0x80>
 800a718:	1a9b      	subs	r3, r3, r2
 800a71a:	18ed      	adds	r5, r5, r3
 800a71c:	2600      	movs	r6, #0
 800a71e:	42b5      	cmp	r5, r6
 800a720:	d120      	bne.n	800a764 <_printf_common+0xc8>
 800a722:	2000      	movs	r0, #0
 800a724:	e010      	b.n	800a748 <_printf_common+0xac>
 800a726:	3501      	adds	r5, #1
 800a728:	68e3      	ldr	r3, [r4, #12]
 800a72a:	6832      	ldr	r2, [r6, #0]
 800a72c:	1a9b      	subs	r3, r3, r2
 800a72e:	42ab      	cmp	r3, r5
 800a730:	ddd2      	ble.n	800a6d8 <_printf_common+0x3c>
 800a732:	0022      	movs	r2, r4
 800a734:	2301      	movs	r3, #1
 800a736:	9901      	ldr	r1, [sp, #4]
 800a738:	9800      	ldr	r0, [sp, #0]
 800a73a:	9f08      	ldr	r7, [sp, #32]
 800a73c:	3219      	adds	r2, #25
 800a73e:	47b8      	blx	r7
 800a740:	3001      	adds	r0, #1
 800a742:	d1f0      	bne.n	800a726 <_printf_common+0x8a>
 800a744:	2001      	movs	r0, #1
 800a746:	4240      	negs	r0, r0
 800a748:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a74a:	2030      	movs	r0, #48	; 0x30
 800a74c:	18e1      	adds	r1, r4, r3
 800a74e:	3143      	adds	r1, #67	; 0x43
 800a750:	7008      	strb	r0, [r1, #0]
 800a752:	0021      	movs	r1, r4
 800a754:	1c5a      	adds	r2, r3, #1
 800a756:	3145      	adds	r1, #69	; 0x45
 800a758:	7809      	ldrb	r1, [r1, #0]
 800a75a:	18a2      	adds	r2, r4, r2
 800a75c:	3243      	adds	r2, #67	; 0x43
 800a75e:	3302      	adds	r3, #2
 800a760:	7011      	strb	r1, [r2, #0]
 800a762:	e7c1      	b.n	800a6e8 <_printf_common+0x4c>
 800a764:	0022      	movs	r2, r4
 800a766:	2301      	movs	r3, #1
 800a768:	9901      	ldr	r1, [sp, #4]
 800a76a:	9800      	ldr	r0, [sp, #0]
 800a76c:	9f08      	ldr	r7, [sp, #32]
 800a76e:	321a      	adds	r2, #26
 800a770:	47b8      	blx	r7
 800a772:	3001      	adds	r0, #1
 800a774:	d0e6      	beq.n	800a744 <_printf_common+0xa8>
 800a776:	3601      	adds	r6, #1
 800a778:	e7d1      	b.n	800a71e <_printf_common+0x82>
	...

0800a77c <_printf_i>:
 800a77c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a77e:	b08b      	sub	sp, #44	; 0x2c
 800a780:	9206      	str	r2, [sp, #24]
 800a782:	000a      	movs	r2, r1
 800a784:	3243      	adds	r2, #67	; 0x43
 800a786:	9307      	str	r3, [sp, #28]
 800a788:	9005      	str	r0, [sp, #20]
 800a78a:	9204      	str	r2, [sp, #16]
 800a78c:	7e0a      	ldrb	r2, [r1, #24]
 800a78e:	000c      	movs	r4, r1
 800a790:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a792:	2a78      	cmp	r2, #120	; 0x78
 800a794:	d809      	bhi.n	800a7aa <_printf_i+0x2e>
 800a796:	2a62      	cmp	r2, #98	; 0x62
 800a798:	d80b      	bhi.n	800a7b2 <_printf_i+0x36>
 800a79a:	2a00      	cmp	r2, #0
 800a79c:	d100      	bne.n	800a7a0 <_printf_i+0x24>
 800a79e:	e0be      	b.n	800a91e <_printf_i+0x1a2>
 800a7a0:	497c      	ldr	r1, [pc, #496]	; (800a994 <_printf_i+0x218>)
 800a7a2:	9103      	str	r1, [sp, #12]
 800a7a4:	2a58      	cmp	r2, #88	; 0x58
 800a7a6:	d100      	bne.n	800a7aa <_printf_i+0x2e>
 800a7a8:	e093      	b.n	800a8d2 <_printf_i+0x156>
 800a7aa:	0026      	movs	r6, r4
 800a7ac:	3642      	adds	r6, #66	; 0x42
 800a7ae:	7032      	strb	r2, [r6, #0]
 800a7b0:	e022      	b.n	800a7f8 <_printf_i+0x7c>
 800a7b2:	0010      	movs	r0, r2
 800a7b4:	3863      	subs	r0, #99	; 0x63
 800a7b6:	2815      	cmp	r0, #21
 800a7b8:	d8f7      	bhi.n	800a7aa <_printf_i+0x2e>
 800a7ba:	f7f5 fcb5 	bl	8000128 <__gnu_thumb1_case_shi>
 800a7be:	0016      	.short	0x0016
 800a7c0:	fff6001f 	.word	0xfff6001f
 800a7c4:	fff6fff6 	.word	0xfff6fff6
 800a7c8:	001ffff6 	.word	0x001ffff6
 800a7cc:	fff6fff6 	.word	0xfff6fff6
 800a7d0:	fff6fff6 	.word	0xfff6fff6
 800a7d4:	003600a3 	.word	0x003600a3
 800a7d8:	fff60083 	.word	0xfff60083
 800a7dc:	00b4fff6 	.word	0x00b4fff6
 800a7e0:	0036fff6 	.word	0x0036fff6
 800a7e4:	fff6fff6 	.word	0xfff6fff6
 800a7e8:	0087      	.short	0x0087
 800a7ea:	0026      	movs	r6, r4
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	3642      	adds	r6, #66	; 0x42
 800a7f0:	1d11      	adds	r1, r2, #4
 800a7f2:	6019      	str	r1, [r3, #0]
 800a7f4:	6813      	ldr	r3, [r2, #0]
 800a7f6:	7033      	strb	r3, [r6, #0]
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e0a2      	b.n	800a942 <_printf_i+0x1c6>
 800a7fc:	6818      	ldr	r0, [r3, #0]
 800a7fe:	6809      	ldr	r1, [r1, #0]
 800a800:	1d02      	adds	r2, r0, #4
 800a802:	060d      	lsls	r5, r1, #24
 800a804:	d50b      	bpl.n	800a81e <_printf_i+0xa2>
 800a806:	6805      	ldr	r5, [r0, #0]
 800a808:	601a      	str	r2, [r3, #0]
 800a80a:	2d00      	cmp	r5, #0
 800a80c:	da03      	bge.n	800a816 <_printf_i+0x9a>
 800a80e:	232d      	movs	r3, #45	; 0x2d
 800a810:	9a04      	ldr	r2, [sp, #16]
 800a812:	426d      	negs	r5, r5
 800a814:	7013      	strb	r3, [r2, #0]
 800a816:	4b5f      	ldr	r3, [pc, #380]	; (800a994 <_printf_i+0x218>)
 800a818:	270a      	movs	r7, #10
 800a81a:	9303      	str	r3, [sp, #12]
 800a81c:	e01b      	b.n	800a856 <_printf_i+0xda>
 800a81e:	6805      	ldr	r5, [r0, #0]
 800a820:	601a      	str	r2, [r3, #0]
 800a822:	0649      	lsls	r1, r1, #25
 800a824:	d5f1      	bpl.n	800a80a <_printf_i+0x8e>
 800a826:	b22d      	sxth	r5, r5
 800a828:	e7ef      	b.n	800a80a <_printf_i+0x8e>
 800a82a:	680d      	ldr	r5, [r1, #0]
 800a82c:	6819      	ldr	r1, [r3, #0]
 800a82e:	1d08      	adds	r0, r1, #4
 800a830:	6018      	str	r0, [r3, #0]
 800a832:	062e      	lsls	r6, r5, #24
 800a834:	d501      	bpl.n	800a83a <_printf_i+0xbe>
 800a836:	680d      	ldr	r5, [r1, #0]
 800a838:	e003      	b.n	800a842 <_printf_i+0xc6>
 800a83a:	066d      	lsls	r5, r5, #25
 800a83c:	d5fb      	bpl.n	800a836 <_printf_i+0xba>
 800a83e:	680d      	ldr	r5, [r1, #0]
 800a840:	b2ad      	uxth	r5, r5
 800a842:	4b54      	ldr	r3, [pc, #336]	; (800a994 <_printf_i+0x218>)
 800a844:	2708      	movs	r7, #8
 800a846:	9303      	str	r3, [sp, #12]
 800a848:	2a6f      	cmp	r2, #111	; 0x6f
 800a84a:	d000      	beq.n	800a84e <_printf_i+0xd2>
 800a84c:	3702      	adds	r7, #2
 800a84e:	0023      	movs	r3, r4
 800a850:	2200      	movs	r2, #0
 800a852:	3343      	adds	r3, #67	; 0x43
 800a854:	701a      	strb	r2, [r3, #0]
 800a856:	6863      	ldr	r3, [r4, #4]
 800a858:	60a3      	str	r3, [r4, #8]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	db03      	blt.n	800a866 <_printf_i+0xea>
 800a85e:	2104      	movs	r1, #4
 800a860:	6822      	ldr	r2, [r4, #0]
 800a862:	438a      	bics	r2, r1
 800a864:	6022      	str	r2, [r4, #0]
 800a866:	2d00      	cmp	r5, #0
 800a868:	d102      	bne.n	800a870 <_printf_i+0xf4>
 800a86a:	9e04      	ldr	r6, [sp, #16]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d00c      	beq.n	800a88a <_printf_i+0x10e>
 800a870:	9e04      	ldr	r6, [sp, #16]
 800a872:	0028      	movs	r0, r5
 800a874:	0039      	movs	r1, r7
 800a876:	f7f5 fce7 	bl	8000248 <__aeabi_uidivmod>
 800a87a:	9b03      	ldr	r3, [sp, #12]
 800a87c:	3e01      	subs	r6, #1
 800a87e:	5c5b      	ldrb	r3, [r3, r1]
 800a880:	7033      	strb	r3, [r6, #0]
 800a882:	002b      	movs	r3, r5
 800a884:	0005      	movs	r5, r0
 800a886:	429f      	cmp	r7, r3
 800a888:	d9f3      	bls.n	800a872 <_printf_i+0xf6>
 800a88a:	2f08      	cmp	r7, #8
 800a88c:	d109      	bne.n	800a8a2 <_printf_i+0x126>
 800a88e:	6823      	ldr	r3, [r4, #0]
 800a890:	07db      	lsls	r3, r3, #31
 800a892:	d506      	bpl.n	800a8a2 <_printf_i+0x126>
 800a894:	6862      	ldr	r2, [r4, #4]
 800a896:	6923      	ldr	r3, [r4, #16]
 800a898:	429a      	cmp	r2, r3
 800a89a:	dc02      	bgt.n	800a8a2 <_printf_i+0x126>
 800a89c:	2330      	movs	r3, #48	; 0x30
 800a89e:	3e01      	subs	r6, #1
 800a8a0:	7033      	strb	r3, [r6, #0]
 800a8a2:	9b04      	ldr	r3, [sp, #16]
 800a8a4:	1b9b      	subs	r3, r3, r6
 800a8a6:	6123      	str	r3, [r4, #16]
 800a8a8:	9b07      	ldr	r3, [sp, #28]
 800a8aa:	0021      	movs	r1, r4
 800a8ac:	9300      	str	r3, [sp, #0]
 800a8ae:	9805      	ldr	r0, [sp, #20]
 800a8b0:	9b06      	ldr	r3, [sp, #24]
 800a8b2:	aa09      	add	r2, sp, #36	; 0x24
 800a8b4:	f7ff fef2 	bl	800a69c <_printf_common>
 800a8b8:	3001      	adds	r0, #1
 800a8ba:	d147      	bne.n	800a94c <_printf_i+0x1d0>
 800a8bc:	2001      	movs	r0, #1
 800a8be:	4240      	negs	r0, r0
 800a8c0:	b00b      	add	sp, #44	; 0x2c
 800a8c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8c4:	2220      	movs	r2, #32
 800a8c6:	6809      	ldr	r1, [r1, #0]
 800a8c8:	430a      	orrs	r2, r1
 800a8ca:	6022      	str	r2, [r4, #0]
 800a8cc:	2278      	movs	r2, #120	; 0x78
 800a8ce:	4932      	ldr	r1, [pc, #200]	; (800a998 <_printf_i+0x21c>)
 800a8d0:	9103      	str	r1, [sp, #12]
 800a8d2:	0021      	movs	r1, r4
 800a8d4:	3145      	adds	r1, #69	; 0x45
 800a8d6:	700a      	strb	r2, [r1, #0]
 800a8d8:	6819      	ldr	r1, [r3, #0]
 800a8da:	6822      	ldr	r2, [r4, #0]
 800a8dc:	c920      	ldmia	r1!, {r5}
 800a8de:	0610      	lsls	r0, r2, #24
 800a8e0:	d402      	bmi.n	800a8e8 <_printf_i+0x16c>
 800a8e2:	0650      	lsls	r0, r2, #25
 800a8e4:	d500      	bpl.n	800a8e8 <_printf_i+0x16c>
 800a8e6:	b2ad      	uxth	r5, r5
 800a8e8:	6019      	str	r1, [r3, #0]
 800a8ea:	07d3      	lsls	r3, r2, #31
 800a8ec:	d502      	bpl.n	800a8f4 <_printf_i+0x178>
 800a8ee:	2320      	movs	r3, #32
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	6023      	str	r3, [r4, #0]
 800a8f4:	2710      	movs	r7, #16
 800a8f6:	2d00      	cmp	r5, #0
 800a8f8:	d1a9      	bne.n	800a84e <_printf_i+0xd2>
 800a8fa:	2220      	movs	r2, #32
 800a8fc:	6823      	ldr	r3, [r4, #0]
 800a8fe:	4393      	bics	r3, r2
 800a900:	6023      	str	r3, [r4, #0]
 800a902:	e7a4      	b.n	800a84e <_printf_i+0xd2>
 800a904:	681a      	ldr	r2, [r3, #0]
 800a906:	680d      	ldr	r5, [r1, #0]
 800a908:	1d10      	adds	r0, r2, #4
 800a90a:	6949      	ldr	r1, [r1, #20]
 800a90c:	6018      	str	r0, [r3, #0]
 800a90e:	6813      	ldr	r3, [r2, #0]
 800a910:	062e      	lsls	r6, r5, #24
 800a912:	d501      	bpl.n	800a918 <_printf_i+0x19c>
 800a914:	6019      	str	r1, [r3, #0]
 800a916:	e002      	b.n	800a91e <_printf_i+0x1a2>
 800a918:	066d      	lsls	r5, r5, #25
 800a91a:	d5fb      	bpl.n	800a914 <_printf_i+0x198>
 800a91c:	8019      	strh	r1, [r3, #0]
 800a91e:	2300      	movs	r3, #0
 800a920:	9e04      	ldr	r6, [sp, #16]
 800a922:	6123      	str	r3, [r4, #16]
 800a924:	e7c0      	b.n	800a8a8 <_printf_i+0x12c>
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	1d11      	adds	r1, r2, #4
 800a92a:	6019      	str	r1, [r3, #0]
 800a92c:	6816      	ldr	r6, [r2, #0]
 800a92e:	2100      	movs	r1, #0
 800a930:	0030      	movs	r0, r6
 800a932:	6862      	ldr	r2, [r4, #4]
 800a934:	f000 f9fd 	bl	800ad32 <memchr>
 800a938:	2800      	cmp	r0, #0
 800a93a:	d001      	beq.n	800a940 <_printf_i+0x1c4>
 800a93c:	1b80      	subs	r0, r0, r6
 800a93e:	6060      	str	r0, [r4, #4]
 800a940:	6863      	ldr	r3, [r4, #4]
 800a942:	6123      	str	r3, [r4, #16]
 800a944:	2300      	movs	r3, #0
 800a946:	9a04      	ldr	r2, [sp, #16]
 800a948:	7013      	strb	r3, [r2, #0]
 800a94a:	e7ad      	b.n	800a8a8 <_printf_i+0x12c>
 800a94c:	0032      	movs	r2, r6
 800a94e:	6923      	ldr	r3, [r4, #16]
 800a950:	9906      	ldr	r1, [sp, #24]
 800a952:	9805      	ldr	r0, [sp, #20]
 800a954:	9d07      	ldr	r5, [sp, #28]
 800a956:	47a8      	blx	r5
 800a958:	3001      	adds	r0, #1
 800a95a:	d0af      	beq.n	800a8bc <_printf_i+0x140>
 800a95c:	6823      	ldr	r3, [r4, #0]
 800a95e:	079b      	lsls	r3, r3, #30
 800a960:	d415      	bmi.n	800a98e <_printf_i+0x212>
 800a962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a964:	68e0      	ldr	r0, [r4, #12]
 800a966:	4298      	cmp	r0, r3
 800a968:	daaa      	bge.n	800a8c0 <_printf_i+0x144>
 800a96a:	0018      	movs	r0, r3
 800a96c:	e7a8      	b.n	800a8c0 <_printf_i+0x144>
 800a96e:	0022      	movs	r2, r4
 800a970:	2301      	movs	r3, #1
 800a972:	9906      	ldr	r1, [sp, #24]
 800a974:	9805      	ldr	r0, [sp, #20]
 800a976:	9e07      	ldr	r6, [sp, #28]
 800a978:	3219      	adds	r2, #25
 800a97a:	47b0      	blx	r6
 800a97c:	3001      	adds	r0, #1
 800a97e:	d09d      	beq.n	800a8bc <_printf_i+0x140>
 800a980:	3501      	adds	r5, #1
 800a982:	68e3      	ldr	r3, [r4, #12]
 800a984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a986:	1a9b      	subs	r3, r3, r2
 800a988:	42ab      	cmp	r3, r5
 800a98a:	dcf0      	bgt.n	800a96e <_printf_i+0x1f2>
 800a98c:	e7e9      	b.n	800a962 <_printf_i+0x1e6>
 800a98e:	2500      	movs	r5, #0
 800a990:	e7f7      	b.n	800a982 <_printf_i+0x206>
 800a992:	46c0      	nop			; (mov r8, r8)
 800a994:	0800fce2 	.word	0x0800fce2
 800a998:	0800fcf3 	.word	0x0800fcf3

0800a99c <std>:
 800a99c:	2300      	movs	r3, #0
 800a99e:	b510      	push	{r4, lr}
 800a9a0:	0004      	movs	r4, r0
 800a9a2:	6003      	str	r3, [r0, #0]
 800a9a4:	6043      	str	r3, [r0, #4]
 800a9a6:	6083      	str	r3, [r0, #8]
 800a9a8:	8181      	strh	r1, [r0, #12]
 800a9aa:	6643      	str	r3, [r0, #100]	; 0x64
 800a9ac:	81c2      	strh	r2, [r0, #14]
 800a9ae:	6103      	str	r3, [r0, #16]
 800a9b0:	6143      	str	r3, [r0, #20]
 800a9b2:	6183      	str	r3, [r0, #24]
 800a9b4:	0019      	movs	r1, r3
 800a9b6:	2208      	movs	r2, #8
 800a9b8:	305c      	adds	r0, #92	; 0x5c
 800a9ba:	f000 f932 	bl	800ac22 <memset>
 800a9be:	4b0b      	ldr	r3, [pc, #44]	; (800a9ec <std+0x50>)
 800a9c0:	6224      	str	r4, [r4, #32]
 800a9c2:	6263      	str	r3, [r4, #36]	; 0x24
 800a9c4:	4b0a      	ldr	r3, [pc, #40]	; (800a9f0 <std+0x54>)
 800a9c6:	62a3      	str	r3, [r4, #40]	; 0x28
 800a9c8:	4b0a      	ldr	r3, [pc, #40]	; (800a9f4 <std+0x58>)
 800a9ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a9cc:	4b0a      	ldr	r3, [pc, #40]	; (800a9f8 <std+0x5c>)
 800a9ce:	6323      	str	r3, [r4, #48]	; 0x30
 800a9d0:	4b0a      	ldr	r3, [pc, #40]	; (800a9fc <std+0x60>)
 800a9d2:	429c      	cmp	r4, r3
 800a9d4:	d005      	beq.n	800a9e2 <std+0x46>
 800a9d6:	4b0a      	ldr	r3, [pc, #40]	; (800aa00 <std+0x64>)
 800a9d8:	429c      	cmp	r4, r3
 800a9da:	d002      	beq.n	800a9e2 <std+0x46>
 800a9dc:	4b09      	ldr	r3, [pc, #36]	; (800aa04 <std+0x68>)
 800a9de:	429c      	cmp	r4, r3
 800a9e0:	d103      	bne.n	800a9ea <std+0x4e>
 800a9e2:	0020      	movs	r0, r4
 800a9e4:	3058      	adds	r0, #88	; 0x58
 800a9e6:	f000 f9a1 	bl	800ad2c <__retarget_lock_init_recursive>
 800a9ea:	bd10      	pop	{r4, pc}
 800a9ec:	0800ab65 	.word	0x0800ab65
 800a9f0:	0800ab8d 	.word	0x0800ab8d
 800a9f4:	0800abc5 	.word	0x0800abc5
 800a9f8:	0800abf1 	.word	0x0800abf1
 800a9fc:	200008e4 	.word	0x200008e4
 800aa00:	2000094c 	.word	0x2000094c
 800aa04:	200009b4 	.word	0x200009b4

0800aa08 <stdio_exit_handler>:
 800aa08:	b510      	push	{r4, lr}
 800aa0a:	4a03      	ldr	r2, [pc, #12]	; (800aa18 <stdio_exit_handler+0x10>)
 800aa0c:	4903      	ldr	r1, [pc, #12]	; (800aa1c <stdio_exit_handler+0x14>)
 800aa0e:	4804      	ldr	r0, [pc, #16]	; (800aa20 <stdio_exit_handler+0x18>)
 800aa10:	f000 f86c 	bl	800aaec <_fwalk_sglue>
 800aa14:	bd10      	pop	{r4, pc}
 800aa16:	46c0      	nop			; (mov r8, r8)
 800aa18:	200000b0 	.word	0x200000b0
 800aa1c:	0800c7b1 	.word	0x0800c7b1
 800aa20:	200000bc 	.word	0x200000bc

0800aa24 <cleanup_stdio>:
 800aa24:	6841      	ldr	r1, [r0, #4]
 800aa26:	4b0b      	ldr	r3, [pc, #44]	; (800aa54 <cleanup_stdio+0x30>)
 800aa28:	b510      	push	{r4, lr}
 800aa2a:	0004      	movs	r4, r0
 800aa2c:	4299      	cmp	r1, r3
 800aa2e:	d001      	beq.n	800aa34 <cleanup_stdio+0x10>
 800aa30:	f001 febe 	bl	800c7b0 <_fflush_r>
 800aa34:	68a1      	ldr	r1, [r4, #8]
 800aa36:	4b08      	ldr	r3, [pc, #32]	; (800aa58 <cleanup_stdio+0x34>)
 800aa38:	4299      	cmp	r1, r3
 800aa3a:	d002      	beq.n	800aa42 <cleanup_stdio+0x1e>
 800aa3c:	0020      	movs	r0, r4
 800aa3e:	f001 feb7 	bl	800c7b0 <_fflush_r>
 800aa42:	68e1      	ldr	r1, [r4, #12]
 800aa44:	4b05      	ldr	r3, [pc, #20]	; (800aa5c <cleanup_stdio+0x38>)
 800aa46:	4299      	cmp	r1, r3
 800aa48:	d002      	beq.n	800aa50 <cleanup_stdio+0x2c>
 800aa4a:	0020      	movs	r0, r4
 800aa4c:	f001 feb0 	bl	800c7b0 <_fflush_r>
 800aa50:	bd10      	pop	{r4, pc}
 800aa52:	46c0      	nop			; (mov r8, r8)
 800aa54:	200008e4 	.word	0x200008e4
 800aa58:	2000094c 	.word	0x2000094c
 800aa5c:	200009b4 	.word	0x200009b4

0800aa60 <global_stdio_init.part.0>:
 800aa60:	b510      	push	{r4, lr}
 800aa62:	4b09      	ldr	r3, [pc, #36]	; (800aa88 <global_stdio_init.part.0+0x28>)
 800aa64:	4a09      	ldr	r2, [pc, #36]	; (800aa8c <global_stdio_init.part.0+0x2c>)
 800aa66:	2104      	movs	r1, #4
 800aa68:	601a      	str	r2, [r3, #0]
 800aa6a:	4809      	ldr	r0, [pc, #36]	; (800aa90 <global_stdio_init.part.0+0x30>)
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f7ff ff95 	bl	800a99c <std>
 800aa72:	2201      	movs	r2, #1
 800aa74:	2109      	movs	r1, #9
 800aa76:	4807      	ldr	r0, [pc, #28]	; (800aa94 <global_stdio_init.part.0+0x34>)
 800aa78:	f7ff ff90 	bl	800a99c <std>
 800aa7c:	2202      	movs	r2, #2
 800aa7e:	2112      	movs	r1, #18
 800aa80:	4805      	ldr	r0, [pc, #20]	; (800aa98 <global_stdio_init.part.0+0x38>)
 800aa82:	f7ff ff8b 	bl	800a99c <std>
 800aa86:	bd10      	pop	{r4, pc}
 800aa88:	20000a1c 	.word	0x20000a1c
 800aa8c:	0800aa09 	.word	0x0800aa09
 800aa90:	200008e4 	.word	0x200008e4
 800aa94:	2000094c 	.word	0x2000094c
 800aa98:	200009b4 	.word	0x200009b4

0800aa9c <__sfp_lock_acquire>:
 800aa9c:	b510      	push	{r4, lr}
 800aa9e:	4802      	ldr	r0, [pc, #8]	; (800aaa8 <__sfp_lock_acquire+0xc>)
 800aaa0:	f000 f945 	bl	800ad2e <__retarget_lock_acquire_recursive>
 800aaa4:	bd10      	pop	{r4, pc}
 800aaa6:	46c0      	nop			; (mov r8, r8)
 800aaa8:	20000a25 	.word	0x20000a25

0800aaac <__sfp_lock_release>:
 800aaac:	b510      	push	{r4, lr}
 800aaae:	4802      	ldr	r0, [pc, #8]	; (800aab8 <__sfp_lock_release+0xc>)
 800aab0:	f000 f93e 	bl	800ad30 <__retarget_lock_release_recursive>
 800aab4:	bd10      	pop	{r4, pc}
 800aab6:	46c0      	nop			; (mov r8, r8)
 800aab8:	20000a25 	.word	0x20000a25

0800aabc <__sinit>:
 800aabc:	b510      	push	{r4, lr}
 800aabe:	0004      	movs	r4, r0
 800aac0:	f7ff ffec 	bl	800aa9c <__sfp_lock_acquire>
 800aac4:	6a23      	ldr	r3, [r4, #32]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d002      	beq.n	800aad0 <__sinit+0x14>
 800aaca:	f7ff ffef 	bl	800aaac <__sfp_lock_release>
 800aace:	bd10      	pop	{r4, pc}
 800aad0:	4b04      	ldr	r3, [pc, #16]	; (800aae4 <__sinit+0x28>)
 800aad2:	6223      	str	r3, [r4, #32]
 800aad4:	4b04      	ldr	r3, [pc, #16]	; (800aae8 <__sinit+0x2c>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d1f6      	bne.n	800aaca <__sinit+0xe>
 800aadc:	f7ff ffc0 	bl	800aa60 <global_stdio_init.part.0>
 800aae0:	e7f3      	b.n	800aaca <__sinit+0xe>
 800aae2:	46c0      	nop			; (mov r8, r8)
 800aae4:	0800aa25 	.word	0x0800aa25
 800aae8:	20000a1c 	.word	0x20000a1c

0800aaec <_fwalk_sglue>:
 800aaec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaee:	0014      	movs	r4, r2
 800aaf0:	2600      	movs	r6, #0
 800aaf2:	9000      	str	r0, [sp, #0]
 800aaf4:	9101      	str	r1, [sp, #4]
 800aaf6:	68a5      	ldr	r5, [r4, #8]
 800aaf8:	6867      	ldr	r7, [r4, #4]
 800aafa:	3f01      	subs	r7, #1
 800aafc:	d504      	bpl.n	800ab08 <_fwalk_sglue+0x1c>
 800aafe:	6824      	ldr	r4, [r4, #0]
 800ab00:	2c00      	cmp	r4, #0
 800ab02:	d1f8      	bne.n	800aaf6 <_fwalk_sglue+0xa>
 800ab04:	0030      	movs	r0, r6
 800ab06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ab08:	89ab      	ldrh	r3, [r5, #12]
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d908      	bls.n	800ab20 <_fwalk_sglue+0x34>
 800ab0e:	220e      	movs	r2, #14
 800ab10:	5eab      	ldrsh	r3, [r5, r2]
 800ab12:	3301      	adds	r3, #1
 800ab14:	d004      	beq.n	800ab20 <_fwalk_sglue+0x34>
 800ab16:	0029      	movs	r1, r5
 800ab18:	9800      	ldr	r0, [sp, #0]
 800ab1a:	9b01      	ldr	r3, [sp, #4]
 800ab1c:	4798      	blx	r3
 800ab1e:	4306      	orrs	r6, r0
 800ab20:	3568      	adds	r5, #104	; 0x68
 800ab22:	e7ea      	b.n	800aafa <_fwalk_sglue+0xe>

0800ab24 <siprintf>:
 800ab24:	b40e      	push	{r1, r2, r3}
 800ab26:	b500      	push	{lr}
 800ab28:	490b      	ldr	r1, [pc, #44]	; (800ab58 <siprintf+0x34>)
 800ab2a:	b09c      	sub	sp, #112	; 0x70
 800ab2c:	ab1d      	add	r3, sp, #116	; 0x74
 800ab2e:	9002      	str	r0, [sp, #8]
 800ab30:	9006      	str	r0, [sp, #24]
 800ab32:	9107      	str	r1, [sp, #28]
 800ab34:	9104      	str	r1, [sp, #16]
 800ab36:	4809      	ldr	r0, [pc, #36]	; (800ab5c <siprintf+0x38>)
 800ab38:	4909      	ldr	r1, [pc, #36]	; (800ab60 <siprintf+0x3c>)
 800ab3a:	cb04      	ldmia	r3!, {r2}
 800ab3c:	9105      	str	r1, [sp, #20]
 800ab3e:	6800      	ldr	r0, [r0, #0]
 800ab40:	a902      	add	r1, sp, #8
 800ab42:	9301      	str	r3, [sp, #4]
 800ab44:	f001 fcaa 	bl	800c49c <_svfiprintf_r>
 800ab48:	2200      	movs	r2, #0
 800ab4a:	9b02      	ldr	r3, [sp, #8]
 800ab4c:	701a      	strb	r2, [r3, #0]
 800ab4e:	b01c      	add	sp, #112	; 0x70
 800ab50:	bc08      	pop	{r3}
 800ab52:	b003      	add	sp, #12
 800ab54:	4718      	bx	r3
 800ab56:	46c0      	nop			; (mov r8, r8)
 800ab58:	7fffffff 	.word	0x7fffffff
 800ab5c:	20000108 	.word	0x20000108
 800ab60:	ffff0208 	.word	0xffff0208

0800ab64 <__sread>:
 800ab64:	b570      	push	{r4, r5, r6, lr}
 800ab66:	000c      	movs	r4, r1
 800ab68:	250e      	movs	r5, #14
 800ab6a:	5f49      	ldrsh	r1, [r1, r5]
 800ab6c:	f000 f88c 	bl	800ac88 <_read_r>
 800ab70:	2800      	cmp	r0, #0
 800ab72:	db03      	blt.n	800ab7c <__sread+0x18>
 800ab74:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ab76:	181b      	adds	r3, r3, r0
 800ab78:	6563      	str	r3, [r4, #84]	; 0x54
 800ab7a:	bd70      	pop	{r4, r5, r6, pc}
 800ab7c:	89a3      	ldrh	r3, [r4, #12]
 800ab7e:	4a02      	ldr	r2, [pc, #8]	; (800ab88 <__sread+0x24>)
 800ab80:	4013      	ands	r3, r2
 800ab82:	81a3      	strh	r3, [r4, #12]
 800ab84:	e7f9      	b.n	800ab7a <__sread+0x16>
 800ab86:	46c0      	nop			; (mov r8, r8)
 800ab88:	ffffefff 	.word	0xffffefff

0800ab8c <__swrite>:
 800ab8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab8e:	001f      	movs	r7, r3
 800ab90:	898b      	ldrh	r3, [r1, #12]
 800ab92:	0005      	movs	r5, r0
 800ab94:	000c      	movs	r4, r1
 800ab96:	0016      	movs	r6, r2
 800ab98:	05db      	lsls	r3, r3, #23
 800ab9a:	d505      	bpl.n	800aba8 <__swrite+0x1c>
 800ab9c:	230e      	movs	r3, #14
 800ab9e:	5ec9      	ldrsh	r1, [r1, r3]
 800aba0:	2200      	movs	r2, #0
 800aba2:	2302      	movs	r3, #2
 800aba4:	f000 f85c 	bl	800ac60 <_lseek_r>
 800aba8:	89a3      	ldrh	r3, [r4, #12]
 800abaa:	4a05      	ldr	r2, [pc, #20]	; (800abc0 <__swrite+0x34>)
 800abac:	0028      	movs	r0, r5
 800abae:	4013      	ands	r3, r2
 800abb0:	81a3      	strh	r3, [r4, #12]
 800abb2:	0032      	movs	r2, r6
 800abb4:	230e      	movs	r3, #14
 800abb6:	5ee1      	ldrsh	r1, [r4, r3]
 800abb8:	003b      	movs	r3, r7
 800abba:	f000 f879 	bl	800acb0 <_write_r>
 800abbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc0:	ffffefff 	.word	0xffffefff

0800abc4 <__sseek>:
 800abc4:	b570      	push	{r4, r5, r6, lr}
 800abc6:	000c      	movs	r4, r1
 800abc8:	250e      	movs	r5, #14
 800abca:	5f49      	ldrsh	r1, [r1, r5]
 800abcc:	f000 f848 	bl	800ac60 <_lseek_r>
 800abd0:	89a3      	ldrh	r3, [r4, #12]
 800abd2:	1c42      	adds	r2, r0, #1
 800abd4:	d103      	bne.n	800abde <__sseek+0x1a>
 800abd6:	4a05      	ldr	r2, [pc, #20]	; (800abec <__sseek+0x28>)
 800abd8:	4013      	ands	r3, r2
 800abda:	81a3      	strh	r3, [r4, #12]
 800abdc:	bd70      	pop	{r4, r5, r6, pc}
 800abde:	2280      	movs	r2, #128	; 0x80
 800abe0:	0152      	lsls	r2, r2, #5
 800abe2:	4313      	orrs	r3, r2
 800abe4:	81a3      	strh	r3, [r4, #12]
 800abe6:	6560      	str	r0, [r4, #84]	; 0x54
 800abe8:	e7f8      	b.n	800abdc <__sseek+0x18>
 800abea:	46c0      	nop			; (mov r8, r8)
 800abec:	ffffefff 	.word	0xffffefff

0800abf0 <__sclose>:
 800abf0:	b510      	push	{r4, lr}
 800abf2:	230e      	movs	r3, #14
 800abf4:	5ec9      	ldrsh	r1, [r1, r3]
 800abf6:	f000 f821 	bl	800ac3c <_close_r>
 800abfa:	bd10      	pop	{r4, pc}

0800abfc <memmove>:
 800abfc:	b510      	push	{r4, lr}
 800abfe:	4288      	cmp	r0, r1
 800ac00:	d902      	bls.n	800ac08 <memmove+0xc>
 800ac02:	188b      	adds	r3, r1, r2
 800ac04:	4298      	cmp	r0, r3
 800ac06:	d303      	bcc.n	800ac10 <memmove+0x14>
 800ac08:	2300      	movs	r3, #0
 800ac0a:	e007      	b.n	800ac1c <memmove+0x20>
 800ac0c:	5c8b      	ldrb	r3, [r1, r2]
 800ac0e:	5483      	strb	r3, [r0, r2]
 800ac10:	3a01      	subs	r2, #1
 800ac12:	d2fb      	bcs.n	800ac0c <memmove+0x10>
 800ac14:	bd10      	pop	{r4, pc}
 800ac16:	5ccc      	ldrb	r4, [r1, r3]
 800ac18:	54c4      	strb	r4, [r0, r3]
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d1fa      	bne.n	800ac16 <memmove+0x1a>
 800ac20:	e7f8      	b.n	800ac14 <memmove+0x18>

0800ac22 <memset>:
 800ac22:	0003      	movs	r3, r0
 800ac24:	1882      	adds	r2, r0, r2
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d100      	bne.n	800ac2c <memset+0xa>
 800ac2a:	4770      	bx	lr
 800ac2c:	7019      	strb	r1, [r3, #0]
 800ac2e:	3301      	adds	r3, #1
 800ac30:	e7f9      	b.n	800ac26 <memset+0x4>
	...

0800ac34 <_localeconv_r>:
 800ac34:	4800      	ldr	r0, [pc, #0]	; (800ac38 <_localeconv_r+0x4>)
 800ac36:	4770      	bx	lr
 800ac38:	200001fc 	.word	0x200001fc

0800ac3c <_close_r>:
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	b570      	push	{r4, r5, r6, lr}
 800ac40:	4d06      	ldr	r5, [pc, #24]	; (800ac5c <_close_r+0x20>)
 800ac42:	0004      	movs	r4, r0
 800ac44:	0008      	movs	r0, r1
 800ac46:	602b      	str	r3, [r5, #0]
 800ac48:	f7f9 ffa5 	bl	8004b96 <_close>
 800ac4c:	1c43      	adds	r3, r0, #1
 800ac4e:	d103      	bne.n	800ac58 <_close_r+0x1c>
 800ac50:	682b      	ldr	r3, [r5, #0]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d000      	beq.n	800ac58 <_close_r+0x1c>
 800ac56:	6023      	str	r3, [r4, #0]
 800ac58:	bd70      	pop	{r4, r5, r6, pc}
 800ac5a:	46c0      	nop			; (mov r8, r8)
 800ac5c:	20000a20 	.word	0x20000a20

0800ac60 <_lseek_r>:
 800ac60:	b570      	push	{r4, r5, r6, lr}
 800ac62:	0004      	movs	r4, r0
 800ac64:	0008      	movs	r0, r1
 800ac66:	0011      	movs	r1, r2
 800ac68:	001a      	movs	r2, r3
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	4d05      	ldr	r5, [pc, #20]	; (800ac84 <_lseek_r+0x24>)
 800ac6e:	602b      	str	r3, [r5, #0]
 800ac70:	f7f9 ffb2 	bl	8004bd8 <_lseek>
 800ac74:	1c43      	adds	r3, r0, #1
 800ac76:	d103      	bne.n	800ac80 <_lseek_r+0x20>
 800ac78:	682b      	ldr	r3, [r5, #0]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d000      	beq.n	800ac80 <_lseek_r+0x20>
 800ac7e:	6023      	str	r3, [r4, #0]
 800ac80:	bd70      	pop	{r4, r5, r6, pc}
 800ac82:	46c0      	nop			; (mov r8, r8)
 800ac84:	20000a20 	.word	0x20000a20

0800ac88 <_read_r>:
 800ac88:	b570      	push	{r4, r5, r6, lr}
 800ac8a:	0004      	movs	r4, r0
 800ac8c:	0008      	movs	r0, r1
 800ac8e:	0011      	movs	r1, r2
 800ac90:	001a      	movs	r2, r3
 800ac92:	2300      	movs	r3, #0
 800ac94:	4d05      	ldr	r5, [pc, #20]	; (800acac <_read_r+0x24>)
 800ac96:	602b      	str	r3, [r5, #0]
 800ac98:	f7f9 ff44 	bl	8004b24 <_read>
 800ac9c:	1c43      	adds	r3, r0, #1
 800ac9e:	d103      	bne.n	800aca8 <_read_r+0x20>
 800aca0:	682b      	ldr	r3, [r5, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d000      	beq.n	800aca8 <_read_r+0x20>
 800aca6:	6023      	str	r3, [r4, #0]
 800aca8:	bd70      	pop	{r4, r5, r6, pc}
 800acaa:	46c0      	nop			; (mov r8, r8)
 800acac:	20000a20 	.word	0x20000a20

0800acb0 <_write_r>:
 800acb0:	b570      	push	{r4, r5, r6, lr}
 800acb2:	0004      	movs	r4, r0
 800acb4:	0008      	movs	r0, r1
 800acb6:	0011      	movs	r1, r2
 800acb8:	001a      	movs	r2, r3
 800acba:	2300      	movs	r3, #0
 800acbc:	4d05      	ldr	r5, [pc, #20]	; (800acd4 <_write_r+0x24>)
 800acbe:	602b      	str	r3, [r5, #0]
 800acc0:	f7f9 ff4d 	bl	8004b5e <_write>
 800acc4:	1c43      	adds	r3, r0, #1
 800acc6:	d103      	bne.n	800acd0 <_write_r+0x20>
 800acc8:	682b      	ldr	r3, [r5, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d000      	beq.n	800acd0 <_write_r+0x20>
 800acce:	6023      	str	r3, [r4, #0]
 800acd0:	bd70      	pop	{r4, r5, r6, pc}
 800acd2:	46c0      	nop			; (mov r8, r8)
 800acd4:	20000a20 	.word	0x20000a20

0800acd8 <__errno>:
 800acd8:	4b01      	ldr	r3, [pc, #4]	; (800ace0 <__errno+0x8>)
 800acda:	6818      	ldr	r0, [r3, #0]
 800acdc:	4770      	bx	lr
 800acde:	46c0      	nop			; (mov r8, r8)
 800ace0:	20000108 	.word	0x20000108

0800ace4 <__libc_init_array>:
 800ace4:	b570      	push	{r4, r5, r6, lr}
 800ace6:	2600      	movs	r6, #0
 800ace8:	4c0c      	ldr	r4, [pc, #48]	; (800ad1c <__libc_init_array+0x38>)
 800acea:	4d0d      	ldr	r5, [pc, #52]	; (800ad20 <__libc_init_array+0x3c>)
 800acec:	1b64      	subs	r4, r4, r5
 800acee:	10a4      	asrs	r4, r4, #2
 800acf0:	42a6      	cmp	r6, r4
 800acf2:	d109      	bne.n	800ad08 <__libc_init_array+0x24>
 800acf4:	2600      	movs	r6, #0
 800acf6:	f002 f90f 	bl	800cf18 <_init>
 800acfa:	4c0a      	ldr	r4, [pc, #40]	; (800ad24 <__libc_init_array+0x40>)
 800acfc:	4d0a      	ldr	r5, [pc, #40]	; (800ad28 <__libc_init_array+0x44>)
 800acfe:	1b64      	subs	r4, r4, r5
 800ad00:	10a4      	asrs	r4, r4, #2
 800ad02:	42a6      	cmp	r6, r4
 800ad04:	d105      	bne.n	800ad12 <__libc_init_array+0x2e>
 800ad06:	bd70      	pop	{r4, r5, r6, pc}
 800ad08:	00b3      	lsls	r3, r6, #2
 800ad0a:	58eb      	ldr	r3, [r5, r3]
 800ad0c:	4798      	blx	r3
 800ad0e:	3601      	adds	r6, #1
 800ad10:	e7ee      	b.n	800acf0 <__libc_init_array+0xc>
 800ad12:	00b3      	lsls	r3, r6, #2
 800ad14:	58eb      	ldr	r3, [r5, r3]
 800ad16:	4798      	blx	r3
 800ad18:	3601      	adds	r6, #1
 800ad1a:	e7f2      	b.n	800ad02 <__libc_init_array+0x1e>
 800ad1c:	0801004c 	.word	0x0801004c
 800ad20:	0801004c 	.word	0x0801004c
 800ad24:	08010050 	.word	0x08010050
 800ad28:	0801004c 	.word	0x0801004c

0800ad2c <__retarget_lock_init_recursive>:
 800ad2c:	4770      	bx	lr

0800ad2e <__retarget_lock_acquire_recursive>:
 800ad2e:	4770      	bx	lr

0800ad30 <__retarget_lock_release_recursive>:
 800ad30:	4770      	bx	lr

0800ad32 <memchr>:
 800ad32:	b2c9      	uxtb	r1, r1
 800ad34:	1882      	adds	r2, r0, r2
 800ad36:	4290      	cmp	r0, r2
 800ad38:	d101      	bne.n	800ad3e <memchr+0xc>
 800ad3a:	2000      	movs	r0, #0
 800ad3c:	4770      	bx	lr
 800ad3e:	7803      	ldrb	r3, [r0, #0]
 800ad40:	428b      	cmp	r3, r1
 800ad42:	d0fb      	beq.n	800ad3c <memchr+0xa>
 800ad44:	3001      	adds	r0, #1
 800ad46:	e7f6      	b.n	800ad36 <memchr+0x4>

0800ad48 <memcpy>:
 800ad48:	2300      	movs	r3, #0
 800ad4a:	b510      	push	{r4, lr}
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	d100      	bne.n	800ad52 <memcpy+0xa>
 800ad50:	bd10      	pop	{r4, pc}
 800ad52:	5ccc      	ldrb	r4, [r1, r3]
 800ad54:	54c4      	strb	r4, [r0, r3]
 800ad56:	3301      	adds	r3, #1
 800ad58:	e7f8      	b.n	800ad4c <memcpy+0x4>

0800ad5a <quorem>:
 800ad5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad5c:	6902      	ldr	r2, [r0, #16]
 800ad5e:	690b      	ldr	r3, [r1, #16]
 800ad60:	b089      	sub	sp, #36	; 0x24
 800ad62:	0007      	movs	r7, r0
 800ad64:	9104      	str	r1, [sp, #16]
 800ad66:	2000      	movs	r0, #0
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	db69      	blt.n	800ae40 <quorem+0xe6>
 800ad6c:	3b01      	subs	r3, #1
 800ad6e:	009c      	lsls	r4, r3, #2
 800ad70:	9301      	str	r3, [sp, #4]
 800ad72:	000b      	movs	r3, r1
 800ad74:	3314      	adds	r3, #20
 800ad76:	9306      	str	r3, [sp, #24]
 800ad78:	191b      	adds	r3, r3, r4
 800ad7a:	9305      	str	r3, [sp, #20]
 800ad7c:	003b      	movs	r3, r7
 800ad7e:	3314      	adds	r3, #20
 800ad80:	9303      	str	r3, [sp, #12]
 800ad82:	191c      	adds	r4, r3, r4
 800ad84:	9b05      	ldr	r3, [sp, #20]
 800ad86:	6826      	ldr	r6, [r4, #0]
 800ad88:	681d      	ldr	r5, [r3, #0]
 800ad8a:	0030      	movs	r0, r6
 800ad8c:	3501      	adds	r5, #1
 800ad8e:	0029      	movs	r1, r5
 800ad90:	f7f5 f9d4 	bl	800013c <__udivsi3>
 800ad94:	9002      	str	r0, [sp, #8]
 800ad96:	42ae      	cmp	r6, r5
 800ad98:	d329      	bcc.n	800adee <quorem+0x94>
 800ad9a:	9b06      	ldr	r3, [sp, #24]
 800ad9c:	2600      	movs	r6, #0
 800ad9e:	469c      	mov	ip, r3
 800ada0:	9d03      	ldr	r5, [sp, #12]
 800ada2:	9606      	str	r6, [sp, #24]
 800ada4:	4662      	mov	r2, ip
 800ada6:	ca08      	ldmia	r2!, {r3}
 800ada8:	6828      	ldr	r0, [r5, #0]
 800adaa:	4694      	mov	ip, r2
 800adac:	9a02      	ldr	r2, [sp, #8]
 800adae:	b299      	uxth	r1, r3
 800adb0:	4351      	muls	r1, r2
 800adb2:	0c1b      	lsrs	r3, r3, #16
 800adb4:	4353      	muls	r3, r2
 800adb6:	1989      	adds	r1, r1, r6
 800adb8:	0c0a      	lsrs	r2, r1, #16
 800adba:	189b      	adds	r3, r3, r2
 800adbc:	9307      	str	r3, [sp, #28]
 800adbe:	0c1e      	lsrs	r6, r3, #16
 800adc0:	9b06      	ldr	r3, [sp, #24]
 800adc2:	b282      	uxth	r2, r0
 800adc4:	18d2      	adds	r2, r2, r3
 800adc6:	466b      	mov	r3, sp
 800adc8:	b289      	uxth	r1, r1
 800adca:	8b9b      	ldrh	r3, [r3, #28]
 800adcc:	1a52      	subs	r2, r2, r1
 800adce:	0c01      	lsrs	r1, r0, #16
 800add0:	1ac9      	subs	r1, r1, r3
 800add2:	1413      	asrs	r3, r2, #16
 800add4:	18cb      	adds	r3, r1, r3
 800add6:	1419      	asrs	r1, r3, #16
 800add8:	b292      	uxth	r2, r2
 800adda:	041b      	lsls	r3, r3, #16
 800addc:	4313      	orrs	r3, r2
 800adde:	c508      	stmia	r5!, {r3}
 800ade0:	9b05      	ldr	r3, [sp, #20]
 800ade2:	9106      	str	r1, [sp, #24]
 800ade4:	4563      	cmp	r3, ip
 800ade6:	d2dd      	bcs.n	800ada4 <quorem+0x4a>
 800ade8:	6823      	ldr	r3, [r4, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d030      	beq.n	800ae50 <quorem+0xf6>
 800adee:	0038      	movs	r0, r7
 800adf0:	9904      	ldr	r1, [sp, #16]
 800adf2:	f001 f9dd 	bl	800c1b0 <__mcmp>
 800adf6:	2800      	cmp	r0, #0
 800adf8:	db21      	blt.n	800ae3e <quorem+0xe4>
 800adfa:	0038      	movs	r0, r7
 800adfc:	2600      	movs	r6, #0
 800adfe:	9b02      	ldr	r3, [sp, #8]
 800ae00:	9c04      	ldr	r4, [sp, #16]
 800ae02:	3301      	adds	r3, #1
 800ae04:	9302      	str	r3, [sp, #8]
 800ae06:	3014      	adds	r0, #20
 800ae08:	3414      	adds	r4, #20
 800ae0a:	6803      	ldr	r3, [r0, #0]
 800ae0c:	cc02      	ldmia	r4!, {r1}
 800ae0e:	b29d      	uxth	r5, r3
 800ae10:	19ad      	adds	r5, r5, r6
 800ae12:	b28a      	uxth	r2, r1
 800ae14:	1aaa      	subs	r2, r5, r2
 800ae16:	0c09      	lsrs	r1, r1, #16
 800ae18:	0c1b      	lsrs	r3, r3, #16
 800ae1a:	1a5b      	subs	r3, r3, r1
 800ae1c:	1411      	asrs	r1, r2, #16
 800ae1e:	185b      	adds	r3, r3, r1
 800ae20:	141e      	asrs	r6, r3, #16
 800ae22:	b292      	uxth	r2, r2
 800ae24:	041b      	lsls	r3, r3, #16
 800ae26:	4313      	orrs	r3, r2
 800ae28:	c008      	stmia	r0!, {r3}
 800ae2a:	9b05      	ldr	r3, [sp, #20]
 800ae2c:	42a3      	cmp	r3, r4
 800ae2e:	d2ec      	bcs.n	800ae0a <quorem+0xb0>
 800ae30:	9b01      	ldr	r3, [sp, #4]
 800ae32:	9a03      	ldr	r2, [sp, #12]
 800ae34:	009b      	lsls	r3, r3, #2
 800ae36:	18d3      	adds	r3, r2, r3
 800ae38:	681a      	ldr	r2, [r3, #0]
 800ae3a:	2a00      	cmp	r2, #0
 800ae3c:	d015      	beq.n	800ae6a <quorem+0x110>
 800ae3e:	9802      	ldr	r0, [sp, #8]
 800ae40:	b009      	add	sp, #36	; 0x24
 800ae42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae44:	6823      	ldr	r3, [r4, #0]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d106      	bne.n	800ae58 <quorem+0xfe>
 800ae4a:	9b01      	ldr	r3, [sp, #4]
 800ae4c:	3b01      	subs	r3, #1
 800ae4e:	9301      	str	r3, [sp, #4]
 800ae50:	9b03      	ldr	r3, [sp, #12]
 800ae52:	3c04      	subs	r4, #4
 800ae54:	42a3      	cmp	r3, r4
 800ae56:	d3f5      	bcc.n	800ae44 <quorem+0xea>
 800ae58:	9b01      	ldr	r3, [sp, #4]
 800ae5a:	613b      	str	r3, [r7, #16]
 800ae5c:	e7c7      	b.n	800adee <quorem+0x94>
 800ae5e:	681a      	ldr	r2, [r3, #0]
 800ae60:	2a00      	cmp	r2, #0
 800ae62:	d106      	bne.n	800ae72 <quorem+0x118>
 800ae64:	9a01      	ldr	r2, [sp, #4]
 800ae66:	3a01      	subs	r2, #1
 800ae68:	9201      	str	r2, [sp, #4]
 800ae6a:	9a03      	ldr	r2, [sp, #12]
 800ae6c:	3b04      	subs	r3, #4
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d3f5      	bcc.n	800ae5e <quorem+0x104>
 800ae72:	9b01      	ldr	r3, [sp, #4]
 800ae74:	613b      	str	r3, [r7, #16]
 800ae76:	e7e2      	b.n	800ae3e <quorem+0xe4>

0800ae78 <_dtoa_r>:
 800ae78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae7a:	0014      	movs	r4, r2
 800ae7c:	001d      	movs	r5, r3
 800ae7e:	69c6      	ldr	r6, [r0, #28]
 800ae80:	b09d      	sub	sp, #116	; 0x74
 800ae82:	9408      	str	r4, [sp, #32]
 800ae84:	9509      	str	r5, [sp, #36]	; 0x24
 800ae86:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800ae88:	9004      	str	r0, [sp, #16]
 800ae8a:	2e00      	cmp	r6, #0
 800ae8c:	d10f      	bne.n	800aeae <_dtoa_r+0x36>
 800ae8e:	2010      	movs	r0, #16
 800ae90:	f000 fe4a 	bl	800bb28 <malloc>
 800ae94:	9b04      	ldr	r3, [sp, #16]
 800ae96:	1e02      	subs	r2, r0, #0
 800ae98:	61d8      	str	r0, [r3, #28]
 800ae9a:	d104      	bne.n	800aea6 <_dtoa_r+0x2e>
 800ae9c:	21ef      	movs	r1, #239	; 0xef
 800ae9e:	4bc6      	ldr	r3, [pc, #792]	; (800b1b8 <_dtoa_r+0x340>)
 800aea0:	48c6      	ldr	r0, [pc, #792]	; (800b1bc <_dtoa_r+0x344>)
 800aea2:	f001 fcc3 	bl	800c82c <__assert_func>
 800aea6:	6046      	str	r6, [r0, #4]
 800aea8:	6086      	str	r6, [r0, #8]
 800aeaa:	6006      	str	r6, [r0, #0]
 800aeac:	60c6      	str	r6, [r0, #12]
 800aeae:	9b04      	ldr	r3, [sp, #16]
 800aeb0:	69db      	ldr	r3, [r3, #28]
 800aeb2:	6819      	ldr	r1, [r3, #0]
 800aeb4:	2900      	cmp	r1, #0
 800aeb6:	d00b      	beq.n	800aed0 <_dtoa_r+0x58>
 800aeb8:	685a      	ldr	r2, [r3, #4]
 800aeba:	2301      	movs	r3, #1
 800aebc:	4093      	lsls	r3, r2
 800aebe:	604a      	str	r2, [r1, #4]
 800aec0:	608b      	str	r3, [r1, #8]
 800aec2:	9804      	ldr	r0, [sp, #16]
 800aec4:	f000 ff32 	bl	800bd2c <_Bfree>
 800aec8:	2200      	movs	r2, #0
 800aeca:	9b04      	ldr	r3, [sp, #16]
 800aecc:	69db      	ldr	r3, [r3, #28]
 800aece:	601a      	str	r2, [r3, #0]
 800aed0:	2d00      	cmp	r5, #0
 800aed2:	da1e      	bge.n	800af12 <_dtoa_r+0x9a>
 800aed4:	2301      	movs	r3, #1
 800aed6:	603b      	str	r3, [r7, #0]
 800aed8:	006b      	lsls	r3, r5, #1
 800aeda:	085b      	lsrs	r3, r3, #1
 800aedc:	9309      	str	r3, [sp, #36]	; 0x24
 800aede:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aee0:	4bb7      	ldr	r3, [pc, #732]	; (800b1c0 <_dtoa_r+0x348>)
 800aee2:	4ab7      	ldr	r2, [pc, #732]	; (800b1c0 <_dtoa_r+0x348>)
 800aee4:	403b      	ands	r3, r7
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d116      	bne.n	800af18 <_dtoa_r+0xa0>
 800aeea:	4bb6      	ldr	r3, [pc, #728]	; (800b1c4 <_dtoa_r+0x34c>)
 800aeec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aeee:	6013      	str	r3, [r2, #0]
 800aef0:	033b      	lsls	r3, r7, #12
 800aef2:	0b1b      	lsrs	r3, r3, #12
 800aef4:	4323      	orrs	r3, r4
 800aef6:	d101      	bne.n	800aefc <_dtoa_r+0x84>
 800aef8:	f000 fdb5 	bl	800ba66 <_dtoa_r+0xbee>
 800aefc:	4bb2      	ldr	r3, [pc, #712]	; (800b1c8 <_dtoa_r+0x350>)
 800aefe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800af00:	9306      	str	r3, [sp, #24]
 800af02:	2a00      	cmp	r2, #0
 800af04:	d002      	beq.n	800af0c <_dtoa_r+0x94>
 800af06:	4bb1      	ldr	r3, [pc, #708]	; (800b1cc <_dtoa_r+0x354>)
 800af08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800af0a:	6013      	str	r3, [r2, #0]
 800af0c:	9806      	ldr	r0, [sp, #24]
 800af0e:	b01d      	add	sp, #116	; 0x74
 800af10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af12:	2300      	movs	r3, #0
 800af14:	603b      	str	r3, [r7, #0]
 800af16:	e7e2      	b.n	800aede <_dtoa_r+0x66>
 800af18:	9a08      	ldr	r2, [sp, #32]
 800af1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af1c:	9210      	str	r2, [sp, #64]	; 0x40
 800af1e:	9311      	str	r3, [sp, #68]	; 0x44
 800af20:	9810      	ldr	r0, [sp, #64]	; 0x40
 800af22:	9911      	ldr	r1, [sp, #68]	; 0x44
 800af24:	2200      	movs	r2, #0
 800af26:	2300      	movs	r3, #0
 800af28:	f7f5 fa8e 	bl	8000448 <__aeabi_dcmpeq>
 800af2c:	1e06      	subs	r6, r0, #0
 800af2e:	d009      	beq.n	800af44 <_dtoa_r+0xcc>
 800af30:	2301      	movs	r3, #1
 800af32:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800af34:	6013      	str	r3, [r2, #0]
 800af36:	4ba6      	ldr	r3, [pc, #664]	; (800b1d0 <_dtoa_r+0x358>)
 800af38:	9306      	str	r3, [sp, #24]
 800af3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d0e5      	beq.n	800af0c <_dtoa_r+0x94>
 800af40:	4ba4      	ldr	r3, [pc, #656]	; (800b1d4 <_dtoa_r+0x35c>)
 800af42:	e7e1      	b.n	800af08 <_dtoa_r+0x90>
 800af44:	ab1a      	add	r3, sp, #104	; 0x68
 800af46:	9301      	str	r3, [sp, #4]
 800af48:	ab1b      	add	r3, sp, #108	; 0x6c
 800af4a:	9300      	str	r3, [sp, #0]
 800af4c:	9804      	ldr	r0, [sp, #16]
 800af4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800af50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af52:	f001 f9e1 	bl	800c318 <__d2b>
 800af56:	007a      	lsls	r2, r7, #1
 800af58:	9005      	str	r0, [sp, #20]
 800af5a:	0d52      	lsrs	r2, r2, #21
 800af5c:	d100      	bne.n	800af60 <_dtoa_r+0xe8>
 800af5e:	e07b      	b.n	800b058 <_dtoa_r+0x1e0>
 800af60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af62:	9617      	str	r6, [sp, #92]	; 0x5c
 800af64:	0319      	lsls	r1, r3, #12
 800af66:	4b9c      	ldr	r3, [pc, #624]	; (800b1d8 <_dtoa_r+0x360>)
 800af68:	0b09      	lsrs	r1, r1, #12
 800af6a:	430b      	orrs	r3, r1
 800af6c:	499b      	ldr	r1, [pc, #620]	; (800b1dc <_dtoa_r+0x364>)
 800af6e:	1857      	adds	r7, r2, r1
 800af70:	9810      	ldr	r0, [sp, #64]	; 0x40
 800af72:	9911      	ldr	r1, [sp, #68]	; 0x44
 800af74:	0019      	movs	r1, r3
 800af76:	2200      	movs	r2, #0
 800af78:	4b99      	ldr	r3, [pc, #612]	; (800b1e0 <_dtoa_r+0x368>)
 800af7a:	f7f7 fb27 	bl	80025cc <__aeabi_dsub>
 800af7e:	4a99      	ldr	r2, [pc, #612]	; (800b1e4 <_dtoa_r+0x36c>)
 800af80:	4b99      	ldr	r3, [pc, #612]	; (800b1e8 <_dtoa_r+0x370>)
 800af82:	f7f7 f861 	bl	8002048 <__aeabi_dmul>
 800af86:	4a99      	ldr	r2, [pc, #612]	; (800b1ec <_dtoa_r+0x374>)
 800af88:	4b99      	ldr	r3, [pc, #612]	; (800b1f0 <_dtoa_r+0x378>)
 800af8a:	f7f6 f903 	bl	8001194 <__aeabi_dadd>
 800af8e:	0004      	movs	r4, r0
 800af90:	0038      	movs	r0, r7
 800af92:	000d      	movs	r5, r1
 800af94:	f7f7 fef0 	bl	8002d78 <__aeabi_i2d>
 800af98:	4a96      	ldr	r2, [pc, #600]	; (800b1f4 <_dtoa_r+0x37c>)
 800af9a:	4b97      	ldr	r3, [pc, #604]	; (800b1f8 <_dtoa_r+0x380>)
 800af9c:	f7f7 f854 	bl	8002048 <__aeabi_dmul>
 800afa0:	0002      	movs	r2, r0
 800afa2:	000b      	movs	r3, r1
 800afa4:	0020      	movs	r0, r4
 800afa6:	0029      	movs	r1, r5
 800afa8:	f7f6 f8f4 	bl	8001194 <__aeabi_dadd>
 800afac:	0004      	movs	r4, r0
 800afae:	000d      	movs	r5, r1
 800afb0:	f7f7 feac 	bl	8002d0c <__aeabi_d2iz>
 800afb4:	2200      	movs	r2, #0
 800afb6:	9003      	str	r0, [sp, #12]
 800afb8:	2300      	movs	r3, #0
 800afba:	0020      	movs	r0, r4
 800afbc:	0029      	movs	r1, r5
 800afbe:	f7f5 fa49 	bl	8000454 <__aeabi_dcmplt>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d00b      	beq.n	800afde <_dtoa_r+0x166>
 800afc6:	9803      	ldr	r0, [sp, #12]
 800afc8:	f7f7 fed6 	bl	8002d78 <__aeabi_i2d>
 800afcc:	002b      	movs	r3, r5
 800afce:	0022      	movs	r2, r4
 800afd0:	f7f5 fa3a 	bl	8000448 <__aeabi_dcmpeq>
 800afd4:	4243      	negs	r3, r0
 800afd6:	4158      	adcs	r0, r3
 800afd8:	9b03      	ldr	r3, [sp, #12]
 800afda:	1a1b      	subs	r3, r3, r0
 800afdc:	9303      	str	r3, [sp, #12]
 800afde:	2301      	movs	r3, #1
 800afe0:	9316      	str	r3, [sp, #88]	; 0x58
 800afe2:	9b03      	ldr	r3, [sp, #12]
 800afe4:	2b16      	cmp	r3, #22
 800afe6:	d810      	bhi.n	800b00a <_dtoa_r+0x192>
 800afe8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800afea:	9911      	ldr	r1, [sp, #68]	; 0x44
 800afec:	9a03      	ldr	r2, [sp, #12]
 800afee:	4b83      	ldr	r3, [pc, #524]	; (800b1fc <_dtoa_r+0x384>)
 800aff0:	00d2      	lsls	r2, r2, #3
 800aff2:	189b      	adds	r3, r3, r2
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	685b      	ldr	r3, [r3, #4]
 800aff8:	f7f5 fa2c 	bl	8000454 <__aeabi_dcmplt>
 800affc:	2800      	cmp	r0, #0
 800affe:	d047      	beq.n	800b090 <_dtoa_r+0x218>
 800b000:	9b03      	ldr	r3, [sp, #12]
 800b002:	3b01      	subs	r3, #1
 800b004:	9303      	str	r3, [sp, #12]
 800b006:	2300      	movs	r3, #0
 800b008:	9316      	str	r3, [sp, #88]	; 0x58
 800b00a:	2200      	movs	r2, #0
 800b00c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b00e:	920a      	str	r2, [sp, #40]	; 0x28
 800b010:	1bdb      	subs	r3, r3, r7
 800b012:	1e5a      	subs	r2, r3, #1
 800b014:	d53e      	bpl.n	800b094 <_dtoa_r+0x21c>
 800b016:	2201      	movs	r2, #1
 800b018:	1ad3      	subs	r3, r2, r3
 800b01a:	930a      	str	r3, [sp, #40]	; 0x28
 800b01c:	2300      	movs	r3, #0
 800b01e:	930c      	str	r3, [sp, #48]	; 0x30
 800b020:	9b03      	ldr	r3, [sp, #12]
 800b022:	2b00      	cmp	r3, #0
 800b024:	db38      	blt.n	800b098 <_dtoa_r+0x220>
 800b026:	9a03      	ldr	r2, [sp, #12]
 800b028:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b02a:	4694      	mov	ip, r2
 800b02c:	4463      	add	r3, ip
 800b02e:	930c      	str	r3, [sp, #48]	; 0x30
 800b030:	2300      	movs	r3, #0
 800b032:	9213      	str	r2, [sp, #76]	; 0x4c
 800b034:	930d      	str	r3, [sp, #52]	; 0x34
 800b036:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b038:	2401      	movs	r4, #1
 800b03a:	2b09      	cmp	r3, #9
 800b03c:	d867      	bhi.n	800b10e <_dtoa_r+0x296>
 800b03e:	2b05      	cmp	r3, #5
 800b040:	dd02      	ble.n	800b048 <_dtoa_r+0x1d0>
 800b042:	2400      	movs	r4, #0
 800b044:	3b04      	subs	r3, #4
 800b046:	9322      	str	r3, [sp, #136]	; 0x88
 800b048:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b04a:	1e98      	subs	r0, r3, #2
 800b04c:	2803      	cmp	r0, #3
 800b04e:	d867      	bhi.n	800b120 <_dtoa_r+0x2a8>
 800b050:	f7f5 f860 	bl	8000114 <__gnu_thumb1_case_uqi>
 800b054:	5b383a2b 	.word	0x5b383a2b
 800b058:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b05a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800b05c:	18f6      	adds	r6, r6, r3
 800b05e:	4b68      	ldr	r3, [pc, #416]	; (800b200 <_dtoa_r+0x388>)
 800b060:	18f2      	adds	r2, r6, r3
 800b062:	2a20      	cmp	r2, #32
 800b064:	dd0f      	ble.n	800b086 <_dtoa_r+0x20e>
 800b066:	2340      	movs	r3, #64	; 0x40
 800b068:	1a9b      	subs	r3, r3, r2
 800b06a:	409f      	lsls	r7, r3
 800b06c:	4b65      	ldr	r3, [pc, #404]	; (800b204 <_dtoa_r+0x38c>)
 800b06e:	0038      	movs	r0, r7
 800b070:	18f3      	adds	r3, r6, r3
 800b072:	40dc      	lsrs	r4, r3
 800b074:	4320      	orrs	r0, r4
 800b076:	f7f7 feaf 	bl	8002dd8 <__aeabi_ui2d>
 800b07a:	2201      	movs	r2, #1
 800b07c:	4b62      	ldr	r3, [pc, #392]	; (800b208 <_dtoa_r+0x390>)
 800b07e:	1e77      	subs	r7, r6, #1
 800b080:	18cb      	adds	r3, r1, r3
 800b082:	9217      	str	r2, [sp, #92]	; 0x5c
 800b084:	e776      	b.n	800af74 <_dtoa_r+0xfc>
 800b086:	2320      	movs	r3, #32
 800b088:	0020      	movs	r0, r4
 800b08a:	1a9b      	subs	r3, r3, r2
 800b08c:	4098      	lsls	r0, r3
 800b08e:	e7f2      	b.n	800b076 <_dtoa_r+0x1fe>
 800b090:	9016      	str	r0, [sp, #88]	; 0x58
 800b092:	e7ba      	b.n	800b00a <_dtoa_r+0x192>
 800b094:	920c      	str	r2, [sp, #48]	; 0x30
 800b096:	e7c3      	b.n	800b020 <_dtoa_r+0x1a8>
 800b098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b09a:	9a03      	ldr	r2, [sp, #12]
 800b09c:	1a9b      	subs	r3, r3, r2
 800b09e:	930a      	str	r3, [sp, #40]	; 0x28
 800b0a0:	4253      	negs	r3, r2
 800b0a2:	930d      	str	r3, [sp, #52]	; 0x34
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	9313      	str	r3, [sp, #76]	; 0x4c
 800b0a8:	e7c5      	b.n	800b036 <_dtoa_r+0x1be>
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b0b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0b2:	9307      	str	r3, [sp, #28]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	dc13      	bgt.n	800b0e0 <_dtoa_r+0x268>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	001a      	movs	r2, r3
 800b0bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0be:	9307      	str	r3, [sp, #28]
 800b0c0:	9223      	str	r2, [sp, #140]	; 0x8c
 800b0c2:	e00d      	b.n	800b0e0 <_dtoa_r+0x268>
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	e7f1      	b.n	800b0ac <_dtoa_r+0x234>
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800b0cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0ce:	4694      	mov	ip, r2
 800b0d0:	9b03      	ldr	r3, [sp, #12]
 800b0d2:	4463      	add	r3, ip
 800b0d4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	9307      	str	r3, [sp, #28]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	dc00      	bgt.n	800b0e0 <_dtoa_r+0x268>
 800b0de:	2301      	movs	r3, #1
 800b0e0:	9a04      	ldr	r2, [sp, #16]
 800b0e2:	2100      	movs	r1, #0
 800b0e4:	69d0      	ldr	r0, [r2, #28]
 800b0e6:	2204      	movs	r2, #4
 800b0e8:	0015      	movs	r5, r2
 800b0ea:	3514      	adds	r5, #20
 800b0ec:	429d      	cmp	r5, r3
 800b0ee:	d91b      	bls.n	800b128 <_dtoa_r+0x2b0>
 800b0f0:	6041      	str	r1, [r0, #4]
 800b0f2:	9804      	ldr	r0, [sp, #16]
 800b0f4:	f000 fdd6 	bl	800bca4 <_Balloc>
 800b0f8:	9006      	str	r0, [sp, #24]
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d117      	bne.n	800b12e <_dtoa_r+0x2b6>
 800b0fe:	21b0      	movs	r1, #176	; 0xb0
 800b100:	4b42      	ldr	r3, [pc, #264]	; (800b20c <_dtoa_r+0x394>)
 800b102:	482e      	ldr	r0, [pc, #184]	; (800b1bc <_dtoa_r+0x344>)
 800b104:	9a06      	ldr	r2, [sp, #24]
 800b106:	31ff      	adds	r1, #255	; 0xff
 800b108:	e6cb      	b.n	800aea2 <_dtoa_r+0x2a>
 800b10a:	2301      	movs	r3, #1
 800b10c:	e7dd      	b.n	800b0ca <_dtoa_r+0x252>
 800b10e:	2300      	movs	r3, #0
 800b110:	940f      	str	r4, [sp, #60]	; 0x3c
 800b112:	9322      	str	r3, [sp, #136]	; 0x88
 800b114:	3b01      	subs	r3, #1
 800b116:	930b      	str	r3, [sp, #44]	; 0x2c
 800b118:	9307      	str	r3, [sp, #28]
 800b11a:	2200      	movs	r2, #0
 800b11c:	3313      	adds	r3, #19
 800b11e:	e7cf      	b.n	800b0c0 <_dtoa_r+0x248>
 800b120:	2301      	movs	r3, #1
 800b122:	930f      	str	r3, [sp, #60]	; 0x3c
 800b124:	3b02      	subs	r3, #2
 800b126:	e7f6      	b.n	800b116 <_dtoa_r+0x29e>
 800b128:	3101      	adds	r1, #1
 800b12a:	0052      	lsls	r2, r2, #1
 800b12c:	e7dc      	b.n	800b0e8 <_dtoa_r+0x270>
 800b12e:	9b04      	ldr	r3, [sp, #16]
 800b130:	9a06      	ldr	r2, [sp, #24]
 800b132:	69db      	ldr	r3, [r3, #28]
 800b134:	601a      	str	r2, [r3, #0]
 800b136:	9b07      	ldr	r3, [sp, #28]
 800b138:	2b0e      	cmp	r3, #14
 800b13a:	d900      	bls.n	800b13e <_dtoa_r+0x2c6>
 800b13c:	e0e5      	b.n	800b30a <_dtoa_r+0x492>
 800b13e:	2c00      	cmp	r4, #0
 800b140:	d100      	bne.n	800b144 <_dtoa_r+0x2cc>
 800b142:	e0e2      	b.n	800b30a <_dtoa_r+0x492>
 800b144:	9b03      	ldr	r3, [sp, #12]
 800b146:	2b00      	cmp	r3, #0
 800b148:	dd64      	ble.n	800b214 <_dtoa_r+0x39c>
 800b14a:	210f      	movs	r1, #15
 800b14c:	9a03      	ldr	r2, [sp, #12]
 800b14e:	4b2b      	ldr	r3, [pc, #172]	; (800b1fc <_dtoa_r+0x384>)
 800b150:	400a      	ands	r2, r1
 800b152:	00d2      	lsls	r2, r2, #3
 800b154:	189b      	adds	r3, r3, r2
 800b156:	681e      	ldr	r6, [r3, #0]
 800b158:	685f      	ldr	r7, [r3, #4]
 800b15a:	9b03      	ldr	r3, [sp, #12]
 800b15c:	2402      	movs	r4, #2
 800b15e:	111d      	asrs	r5, r3, #4
 800b160:	05db      	lsls	r3, r3, #23
 800b162:	d50a      	bpl.n	800b17a <_dtoa_r+0x302>
 800b164:	4b2a      	ldr	r3, [pc, #168]	; (800b210 <_dtoa_r+0x398>)
 800b166:	400d      	ands	r5, r1
 800b168:	6a1a      	ldr	r2, [r3, #32]
 800b16a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b16c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b16e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b170:	f7f6 fb70 	bl	8001854 <__aeabi_ddiv>
 800b174:	9008      	str	r0, [sp, #32]
 800b176:	9109      	str	r1, [sp, #36]	; 0x24
 800b178:	3401      	adds	r4, #1
 800b17a:	4b25      	ldr	r3, [pc, #148]	; (800b210 <_dtoa_r+0x398>)
 800b17c:	930e      	str	r3, [sp, #56]	; 0x38
 800b17e:	2d00      	cmp	r5, #0
 800b180:	d108      	bne.n	800b194 <_dtoa_r+0x31c>
 800b182:	9808      	ldr	r0, [sp, #32]
 800b184:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b186:	0032      	movs	r2, r6
 800b188:	003b      	movs	r3, r7
 800b18a:	f7f6 fb63 	bl	8001854 <__aeabi_ddiv>
 800b18e:	9008      	str	r0, [sp, #32]
 800b190:	9109      	str	r1, [sp, #36]	; 0x24
 800b192:	e05a      	b.n	800b24a <_dtoa_r+0x3d2>
 800b194:	2301      	movs	r3, #1
 800b196:	421d      	tst	r5, r3
 800b198:	d009      	beq.n	800b1ae <_dtoa_r+0x336>
 800b19a:	18e4      	adds	r4, r4, r3
 800b19c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b19e:	0030      	movs	r0, r6
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	0039      	movs	r1, r7
 800b1a6:	f7f6 ff4f 	bl	8002048 <__aeabi_dmul>
 800b1aa:	0006      	movs	r6, r0
 800b1ac:	000f      	movs	r7, r1
 800b1ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1b0:	106d      	asrs	r5, r5, #1
 800b1b2:	3308      	adds	r3, #8
 800b1b4:	e7e2      	b.n	800b17c <_dtoa_r+0x304>
 800b1b6:	46c0      	nop			; (mov r8, r8)
 800b1b8:	0800fd11 	.word	0x0800fd11
 800b1bc:	0800fd28 	.word	0x0800fd28
 800b1c0:	7ff00000 	.word	0x7ff00000
 800b1c4:	0000270f 	.word	0x0000270f
 800b1c8:	0800fd0d 	.word	0x0800fd0d
 800b1cc:	0800fd10 	.word	0x0800fd10
 800b1d0:	0800fce0 	.word	0x0800fce0
 800b1d4:	0800fce1 	.word	0x0800fce1
 800b1d8:	3ff00000 	.word	0x3ff00000
 800b1dc:	fffffc01 	.word	0xfffffc01
 800b1e0:	3ff80000 	.word	0x3ff80000
 800b1e4:	636f4361 	.word	0x636f4361
 800b1e8:	3fd287a7 	.word	0x3fd287a7
 800b1ec:	8b60c8b3 	.word	0x8b60c8b3
 800b1f0:	3fc68a28 	.word	0x3fc68a28
 800b1f4:	509f79fb 	.word	0x509f79fb
 800b1f8:	3fd34413 	.word	0x3fd34413
 800b1fc:	0800fe18 	.word	0x0800fe18
 800b200:	00000432 	.word	0x00000432
 800b204:	00000412 	.word	0x00000412
 800b208:	fe100000 	.word	0xfe100000
 800b20c:	0800fd80 	.word	0x0800fd80
 800b210:	0800fdf0 	.word	0x0800fdf0
 800b214:	9b03      	ldr	r3, [sp, #12]
 800b216:	2402      	movs	r4, #2
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d016      	beq.n	800b24a <_dtoa_r+0x3d2>
 800b21c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b21e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b220:	220f      	movs	r2, #15
 800b222:	425d      	negs	r5, r3
 800b224:	402a      	ands	r2, r5
 800b226:	4bdd      	ldr	r3, [pc, #884]	; (800b59c <_dtoa_r+0x724>)
 800b228:	00d2      	lsls	r2, r2, #3
 800b22a:	189b      	adds	r3, r3, r2
 800b22c:	681a      	ldr	r2, [r3, #0]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	f7f6 ff0a 	bl	8002048 <__aeabi_dmul>
 800b234:	2701      	movs	r7, #1
 800b236:	2300      	movs	r3, #0
 800b238:	9008      	str	r0, [sp, #32]
 800b23a:	9109      	str	r1, [sp, #36]	; 0x24
 800b23c:	4ed8      	ldr	r6, [pc, #864]	; (800b5a0 <_dtoa_r+0x728>)
 800b23e:	112d      	asrs	r5, r5, #4
 800b240:	2d00      	cmp	r5, #0
 800b242:	d000      	beq.n	800b246 <_dtoa_r+0x3ce>
 800b244:	e091      	b.n	800b36a <_dtoa_r+0x4f2>
 800b246:	2b00      	cmp	r3, #0
 800b248:	d1a1      	bne.n	800b18e <_dtoa_r+0x316>
 800b24a:	9e08      	ldr	r6, [sp, #32]
 800b24c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b24e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b250:	2b00      	cmp	r3, #0
 800b252:	d100      	bne.n	800b256 <_dtoa_r+0x3de>
 800b254:	e094      	b.n	800b380 <_dtoa_r+0x508>
 800b256:	2200      	movs	r2, #0
 800b258:	0030      	movs	r0, r6
 800b25a:	0039      	movs	r1, r7
 800b25c:	4bd1      	ldr	r3, [pc, #836]	; (800b5a4 <_dtoa_r+0x72c>)
 800b25e:	f7f5 f8f9 	bl	8000454 <__aeabi_dcmplt>
 800b262:	2800      	cmp	r0, #0
 800b264:	d100      	bne.n	800b268 <_dtoa_r+0x3f0>
 800b266:	e08b      	b.n	800b380 <_dtoa_r+0x508>
 800b268:	9b07      	ldr	r3, [sp, #28]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d100      	bne.n	800b270 <_dtoa_r+0x3f8>
 800b26e:	e087      	b.n	800b380 <_dtoa_r+0x508>
 800b270:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b272:	2b00      	cmp	r3, #0
 800b274:	dd45      	ble.n	800b302 <_dtoa_r+0x48a>
 800b276:	9b03      	ldr	r3, [sp, #12]
 800b278:	2200      	movs	r2, #0
 800b27a:	3b01      	subs	r3, #1
 800b27c:	930e      	str	r3, [sp, #56]	; 0x38
 800b27e:	0030      	movs	r0, r6
 800b280:	4bc9      	ldr	r3, [pc, #804]	; (800b5a8 <_dtoa_r+0x730>)
 800b282:	0039      	movs	r1, r7
 800b284:	f7f6 fee0 	bl	8002048 <__aeabi_dmul>
 800b288:	9008      	str	r0, [sp, #32]
 800b28a:	9109      	str	r1, [sp, #36]	; 0x24
 800b28c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b28e:	3401      	adds	r4, #1
 800b290:	0020      	movs	r0, r4
 800b292:	9e08      	ldr	r6, [sp, #32]
 800b294:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b296:	9312      	str	r3, [sp, #72]	; 0x48
 800b298:	f7f7 fd6e 	bl	8002d78 <__aeabi_i2d>
 800b29c:	0032      	movs	r2, r6
 800b29e:	003b      	movs	r3, r7
 800b2a0:	f7f6 fed2 	bl	8002048 <__aeabi_dmul>
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	4bc1      	ldr	r3, [pc, #772]	; (800b5ac <_dtoa_r+0x734>)
 800b2a8:	f7f5 ff74 	bl	8001194 <__aeabi_dadd>
 800b2ac:	4ac0      	ldr	r2, [pc, #768]	; (800b5b0 <_dtoa_r+0x738>)
 800b2ae:	9014      	str	r0, [sp, #80]	; 0x50
 800b2b0:	9115      	str	r1, [sp, #84]	; 0x54
 800b2b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2b4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800b2b6:	4694      	mov	ip, r2
 800b2b8:	9308      	str	r3, [sp, #32]
 800b2ba:	9409      	str	r4, [sp, #36]	; 0x24
 800b2bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2be:	4463      	add	r3, ip
 800b2c0:	9318      	str	r3, [sp, #96]	; 0x60
 800b2c2:	9309      	str	r3, [sp, #36]	; 0x24
 800b2c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d15e      	bne.n	800b388 <_dtoa_r+0x510>
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	4bb9      	ldr	r3, [pc, #740]	; (800b5b4 <_dtoa_r+0x73c>)
 800b2ce:	0030      	movs	r0, r6
 800b2d0:	0039      	movs	r1, r7
 800b2d2:	f7f7 f97b 	bl	80025cc <__aeabi_dsub>
 800b2d6:	9a08      	ldr	r2, [sp, #32]
 800b2d8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b2da:	0004      	movs	r4, r0
 800b2dc:	000d      	movs	r5, r1
 800b2de:	f7f5 f8cd 	bl	800047c <__aeabi_dcmpgt>
 800b2e2:	2800      	cmp	r0, #0
 800b2e4:	d000      	beq.n	800b2e8 <_dtoa_r+0x470>
 800b2e6:	e2b3      	b.n	800b850 <_dtoa_r+0x9d8>
 800b2e8:	48b3      	ldr	r0, [pc, #716]	; (800b5b8 <_dtoa_r+0x740>)
 800b2ea:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b2ec:	4684      	mov	ip, r0
 800b2ee:	4461      	add	r1, ip
 800b2f0:	000b      	movs	r3, r1
 800b2f2:	0020      	movs	r0, r4
 800b2f4:	0029      	movs	r1, r5
 800b2f6:	9a08      	ldr	r2, [sp, #32]
 800b2f8:	f7f5 f8ac 	bl	8000454 <__aeabi_dcmplt>
 800b2fc:	2800      	cmp	r0, #0
 800b2fe:	d000      	beq.n	800b302 <_dtoa_r+0x48a>
 800b300:	e2a3      	b.n	800b84a <_dtoa_r+0x9d2>
 800b302:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b304:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800b306:	9308      	str	r3, [sp, #32]
 800b308:	9409      	str	r4, [sp, #36]	; 0x24
 800b30a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	da00      	bge.n	800b312 <_dtoa_r+0x49a>
 800b310:	e179      	b.n	800b606 <_dtoa_r+0x78e>
 800b312:	9a03      	ldr	r2, [sp, #12]
 800b314:	2a0e      	cmp	r2, #14
 800b316:	dd00      	ble.n	800b31a <_dtoa_r+0x4a2>
 800b318:	e175      	b.n	800b606 <_dtoa_r+0x78e>
 800b31a:	4ba0      	ldr	r3, [pc, #640]	; (800b59c <_dtoa_r+0x724>)
 800b31c:	00d2      	lsls	r2, r2, #3
 800b31e:	189b      	adds	r3, r3, r2
 800b320:	681e      	ldr	r6, [r3, #0]
 800b322:	685f      	ldr	r7, [r3, #4]
 800b324:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b326:	2b00      	cmp	r3, #0
 800b328:	db00      	blt.n	800b32c <_dtoa_r+0x4b4>
 800b32a:	e0e5      	b.n	800b4f8 <_dtoa_r+0x680>
 800b32c:	9b07      	ldr	r3, [sp, #28]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	dd00      	ble.n	800b334 <_dtoa_r+0x4bc>
 800b332:	e0e1      	b.n	800b4f8 <_dtoa_r+0x680>
 800b334:	d000      	beq.n	800b338 <_dtoa_r+0x4c0>
 800b336:	e288      	b.n	800b84a <_dtoa_r+0x9d2>
 800b338:	2200      	movs	r2, #0
 800b33a:	0030      	movs	r0, r6
 800b33c:	0039      	movs	r1, r7
 800b33e:	4b9d      	ldr	r3, [pc, #628]	; (800b5b4 <_dtoa_r+0x73c>)
 800b340:	f7f6 fe82 	bl	8002048 <__aeabi_dmul>
 800b344:	9a08      	ldr	r2, [sp, #32]
 800b346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b348:	f7f5 f8a2 	bl	8000490 <__aeabi_dcmpge>
 800b34c:	9e07      	ldr	r6, [sp, #28]
 800b34e:	0037      	movs	r7, r6
 800b350:	2800      	cmp	r0, #0
 800b352:	d000      	beq.n	800b356 <_dtoa_r+0x4de>
 800b354:	e25f      	b.n	800b816 <_dtoa_r+0x99e>
 800b356:	9b06      	ldr	r3, [sp, #24]
 800b358:	9a06      	ldr	r2, [sp, #24]
 800b35a:	3301      	adds	r3, #1
 800b35c:	9308      	str	r3, [sp, #32]
 800b35e:	2331      	movs	r3, #49	; 0x31
 800b360:	7013      	strb	r3, [r2, #0]
 800b362:	9b03      	ldr	r3, [sp, #12]
 800b364:	3301      	adds	r3, #1
 800b366:	9303      	str	r3, [sp, #12]
 800b368:	e25a      	b.n	800b820 <_dtoa_r+0x9a8>
 800b36a:	423d      	tst	r5, r7
 800b36c:	d005      	beq.n	800b37a <_dtoa_r+0x502>
 800b36e:	6832      	ldr	r2, [r6, #0]
 800b370:	6873      	ldr	r3, [r6, #4]
 800b372:	f7f6 fe69 	bl	8002048 <__aeabi_dmul>
 800b376:	003b      	movs	r3, r7
 800b378:	3401      	adds	r4, #1
 800b37a:	106d      	asrs	r5, r5, #1
 800b37c:	3608      	adds	r6, #8
 800b37e:	e75f      	b.n	800b240 <_dtoa_r+0x3c8>
 800b380:	9b03      	ldr	r3, [sp, #12]
 800b382:	930e      	str	r3, [sp, #56]	; 0x38
 800b384:	9b07      	ldr	r3, [sp, #28]
 800b386:	e783      	b.n	800b290 <_dtoa_r+0x418>
 800b388:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b38a:	4b84      	ldr	r3, [pc, #528]	; (800b59c <_dtoa_r+0x724>)
 800b38c:	3a01      	subs	r2, #1
 800b38e:	00d2      	lsls	r2, r2, #3
 800b390:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b392:	189b      	adds	r3, r3, r2
 800b394:	9c08      	ldr	r4, [sp, #32]
 800b396:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b398:	681a      	ldr	r2, [r3, #0]
 800b39a:	685b      	ldr	r3, [r3, #4]
 800b39c:	2900      	cmp	r1, #0
 800b39e:	d051      	beq.n	800b444 <_dtoa_r+0x5cc>
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	4986      	ldr	r1, [pc, #536]	; (800b5bc <_dtoa_r+0x744>)
 800b3a4:	f7f6 fa56 	bl	8001854 <__aeabi_ddiv>
 800b3a8:	0022      	movs	r2, r4
 800b3aa:	002b      	movs	r3, r5
 800b3ac:	f7f7 f90e 	bl	80025cc <__aeabi_dsub>
 800b3b0:	9a06      	ldr	r2, [sp, #24]
 800b3b2:	0004      	movs	r4, r0
 800b3b4:	4694      	mov	ip, r2
 800b3b6:	000d      	movs	r5, r1
 800b3b8:	9b06      	ldr	r3, [sp, #24]
 800b3ba:	9314      	str	r3, [sp, #80]	; 0x50
 800b3bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3be:	4463      	add	r3, ip
 800b3c0:	9318      	str	r3, [sp, #96]	; 0x60
 800b3c2:	0039      	movs	r1, r7
 800b3c4:	0030      	movs	r0, r6
 800b3c6:	f7f7 fca1 	bl	8002d0c <__aeabi_d2iz>
 800b3ca:	9012      	str	r0, [sp, #72]	; 0x48
 800b3cc:	f7f7 fcd4 	bl	8002d78 <__aeabi_i2d>
 800b3d0:	0002      	movs	r2, r0
 800b3d2:	000b      	movs	r3, r1
 800b3d4:	0030      	movs	r0, r6
 800b3d6:	0039      	movs	r1, r7
 800b3d8:	f7f7 f8f8 	bl	80025cc <__aeabi_dsub>
 800b3dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b3de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	9308      	str	r3, [sp, #32]
 800b3e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3e6:	0006      	movs	r6, r0
 800b3e8:	3330      	adds	r3, #48	; 0x30
 800b3ea:	7013      	strb	r3, [r2, #0]
 800b3ec:	0022      	movs	r2, r4
 800b3ee:	002b      	movs	r3, r5
 800b3f0:	000f      	movs	r7, r1
 800b3f2:	f7f5 f82f 	bl	8000454 <__aeabi_dcmplt>
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d174      	bne.n	800b4e4 <_dtoa_r+0x66c>
 800b3fa:	0032      	movs	r2, r6
 800b3fc:	003b      	movs	r3, r7
 800b3fe:	2000      	movs	r0, #0
 800b400:	4968      	ldr	r1, [pc, #416]	; (800b5a4 <_dtoa_r+0x72c>)
 800b402:	f7f7 f8e3 	bl	80025cc <__aeabi_dsub>
 800b406:	0022      	movs	r2, r4
 800b408:	002b      	movs	r3, r5
 800b40a:	f7f5 f823 	bl	8000454 <__aeabi_dcmplt>
 800b40e:	2800      	cmp	r0, #0
 800b410:	d000      	beq.n	800b414 <_dtoa_r+0x59c>
 800b412:	e0d7      	b.n	800b5c4 <_dtoa_r+0x74c>
 800b414:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b416:	9a08      	ldr	r2, [sp, #32]
 800b418:	4293      	cmp	r3, r2
 800b41a:	d100      	bne.n	800b41e <_dtoa_r+0x5a6>
 800b41c:	e771      	b.n	800b302 <_dtoa_r+0x48a>
 800b41e:	2200      	movs	r2, #0
 800b420:	0020      	movs	r0, r4
 800b422:	0029      	movs	r1, r5
 800b424:	4b60      	ldr	r3, [pc, #384]	; (800b5a8 <_dtoa_r+0x730>)
 800b426:	f7f6 fe0f 	bl	8002048 <__aeabi_dmul>
 800b42a:	4b5f      	ldr	r3, [pc, #380]	; (800b5a8 <_dtoa_r+0x730>)
 800b42c:	0004      	movs	r4, r0
 800b42e:	000d      	movs	r5, r1
 800b430:	0030      	movs	r0, r6
 800b432:	0039      	movs	r1, r7
 800b434:	2200      	movs	r2, #0
 800b436:	f7f6 fe07 	bl	8002048 <__aeabi_dmul>
 800b43a:	9b08      	ldr	r3, [sp, #32]
 800b43c:	0006      	movs	r6, r0
 800b43e:	000f      	movs	r7, r1
 800b440:	9314      	str	r3, [sp, #80]	; 0x50
 800b442:	e7be      	b.n	800b3c2 <_dtoa_r+0x54a>
 800b444:	0020      	movs	r0, r4
 800b446:	0029      	movs	r1, r5
 800b448:	f7f6 fdfe 	bl	8002048 <__aeabi_dmul>
 800b44c:	9a06      	ldr	r2, [sp, #24]
 800b44e:	9b06      	ldr	r3, [sp, #24]
 800b450:	4694      	mov	ip, r2
 800b452:	9308      	str	r3, [sp, #32]
 800b454:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b456:	9014      	str	r0, [sp, #80]	; 0x50
 800b458:	9115      	str	r1, [sp, #84]	; 0x54
 800b45a:	4463      	add	r3, ip
 800b45c:	9319      	str	r3, [sp, #100]	; 0x64
 800b45e:	0030      	movs	r0, r6
 800b460:	0039      	movs	r1, r7
 800b462:	f7f7 fc53 	bl	8002d0c <__aeabi_d2iz>
 800b466:	9018      	str	r0, [sp, #96]	; 0x60
 800b468:	f7f7 fc86 	bl	8002d78 <__aeabi_i2d>
 800b46c:	0002      	movs	r2, r0
 800b46e:	000b      	movs	r3, r1
 800b470:	0030      	movs	r0, r6
 800b472:	0039      	movs	r1, r7
 800b474:	f7f7 f8aa 	bl	80025cc <__aeabi_dsub>
 800b478:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800b47a:	9b08      	ldr	r3, [sp, #32]
 800b47c:	3630      	adds	r6, #48	; 0x30
 800b47e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b480:	701e      	strb	r6, [r3, #0]
 800b482:	3301      	adds	r3, #1
 800b484:	0004      	movs	r4, r0
 800b486:	000d      	movs	r5, r1
 800b488:	9308      	str	r3, [sp, #32]
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d12d      	bne.n	800b4ea <_dtoa_r+0x672>
 800b48e:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b490:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b492:	9a06      	ldr	r2, [sp, #24]
 800b494:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b496:	4694      	mov	ip, r2
 800b498:	4463      	add	r3, ip
 800b49a:	2200      	movs	r2, #0
 800b49c:	9308      	str	r3, [sp, #32]
 800b49e:	4b47      	ldr	r3, [pc, #284]	; (800b5bc <_dtoa_r+0x744>)
 800b4a0:	f7f5 fe78 	bl	8001194 <__aeabi_dadd>
 800b4a4:	0002      	movs	r2, r0
 800b4a6:	000b      	movs	r3, r1
 800b4a8:	0020      	movs	r0, r4
 800b4aa:	0029      	movs	r1, r5
 800b4ac:	f7f4 ffe6 	bl	800047c <__aeabi_dcmpgt>
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	d000      	beq.n	800b4b6 <_dtoa_r+0x63e>
 800b4b4:	e086      	b.n	800b5c4 <_dtoa_r+0x74c>
 800b4b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b4b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b4ba:	2000      	movs	r0, #0
 800b4bc:	493f      	ldr	r1, [pc, #252]	; (800b5bc <_dtoa_r+0x744>)
 800b4be:	f7f7 f885 	bl	80025cc <__aeabi_dsub>
 800b4c2:	0002      	movs	r2, r0
 800b4c4:	000b      	movs	r3, r1
 800b4c6:	0020      	movs	r0, r4
 800b4c8:	0029      	movs	r1, r5
 800b4ca:	f7f4 ffc3 	bl	8000454 <__aeabi_dcmplt>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	d100      	bne.n	800b4d4 <_dtoa_r+0x65c>
 800b4d2:	e716      	b.n	800b302 <_dtoa_r+0x48a>
 800b4d4:	9b08      	ldr	r3, [sp, #32]
 800b4d6:	001a      	movs	r2, r3
 800b4d8:	3a01      	subs	r2, #1
 800b4da:	9208      	str	r2, [sp, #32]
 800b4dc:	7812      	ldrb	r2, [r2, #0]
 800b4de:	2a30      	cmp	r2, #48	; 0x30
 800b4e0:	d0f8      	beq.n	800b4d4 <_dtoa_r+0x65c>
 800b4e2:	9308      	str	r3, [sp, #32]
 800b4e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4e6:	9303      	str	r3, [sp, #12]
 800b4e8:	e046      	b.n	800b578 <_dtoa_r+0x700>
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	4b2e      	ldr	r3, [pc, #184]	; (800b5a8 <_dtoa_r+0x730>)
 800b4ee:	f7f6 fdab 	bl	8002048 <__aeabi_dmul>
 800b4f2:	0006      	movs	r6, r0
 800b4f4:	000f      	movs	r7, r1
 800b4f6:	e7b2      	b.n	800b45e <_dtoa_r+0x5e6>
 800b4f8:	9b06      	ldr	r3, [sp, #24]
 800b4fa:	9a06      	ldr	r2, [sp, #24]
 800b4fc:	930a      	str	r3, [sp, #40]	; 0x28
 800b4fe:	9b07      	ldr	r3, [sp, #28]
 800b500:	9c08      	ldr	r4, [sp, #32]
 800b502:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b504:	3b01      	subs	r3, #1
 800b506:	189b      	adds	r3, r3, r2
 800b508:	930b      	str	r3, [sp, #44]	; 0x2c
 800b50a:	0032      	movs	r2, r6
 800b50c:	003b      	movs	r3, r7
 800b50e:	0020      	movs	r0, r4
 800b510:	0029      	movs	r1, r5
 800b512:	f7f6 f99f 	bl	8001854 <__aeabi_ddiv>
 800b516:	f7f7 fbf9 	bl	8002d0c <__aeabi_d2iz>
 800b51a:	9007      	str	r0, [sp, #28]
 800b51c:	f7f7 fc2c 	bl	8002d78 <__aeabi_i2d>
 800b520:	0032      	movs	r2, r6
 800b522:	003b      	movs	r3, r7
 800b524:	f7f6 fd90 	bl	8002048 <__aeabi_dmul>
 800b528:	0002      	movs	r2, r0
 800b52a:	000b      	movs	r3, r1
 800b52c:	0020      	movs	r0, r4
 800b52e:	0029      	movs	r1, r5
 800b530:	f7f7 f84c 	bl	80025cc <__aeabi_dsub>
 800b534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b536:	001a      	movs	r2, r3
 800b538:	3201      	adds	r2, #1
 800b53a:	920a      	str	r2, [sp, #40]	; 0x28
 800b53c:	9208      	str	r2, [sp, #32]
 800b53e:	9a07      	ldr	r2, [sp, #28]
 800b540:	3230      	adds	r2, #48	; 0x30
 800b542:	701a      	strb	r2, [r3, #0]
 800b544:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b546:	429a      	cmp	r2, r3
 800b548:	d14f      	bne.n	800b5ea <_dtoa_r+0x772>
 800b54a:	0002      	movs	r2, r0
 800b54c:	000b      	movs	r3, r1
 800b54e:	f7f5 fe21 	bl	8001194 <__aeabi_dadd>
 800b552:	0032      	movs	r2, r6
 800b554:	003b      	movs	r3, r7
 800b556:	0004      	movs	r4, r0
 800b558:	000d      	movs	r5, r1
 800b55a:	f7f4 ff8f 	bl	800047c <__aeabi_dcmpgt>
 800b55e:	2800      	cmp	r0, #0
 800b560:	d12e      	bne.n	800b5c0 <_dtoa_r+0x748>
 800b562:	0032      	movs	r2, r6
 800b564:	003b      	movs	r3, r7
 800b566:	0020      	movs	r0, r4
 800b568:	0029      	movs	r1, r5
 800b56a:	f7f4 ff6d 	bl	8000448 <__aeabi_dcmpeq>
 800b56e:	2800      	cmp	r0, #0
 800b570:	d002      	beq.n	800b578 <_dtoa_r+0x700>
 800b572:	9b07      	ldr	r3, [sp, #28]
 800b574:	07de      	lsls	r6, r3, #31
 800b576:	d423      	bmi.n	800b5c0 <_dtoa_r+0x748>
 800b578:	9905      	ldr	r1, [sp, #20]
 800b57a:	9804      	ldr	r0, [sp, #16]
 800b57c:	f000 fbd6 	bl	800bd2c <_Bfree>
 800b580:	2300      	movs	r3, #0
 800b582:	9a08      	ldr	r2, [sp, #32]
 800b584:	7013      	strb	r3, [r2, #0]
 800b586:	9b03      	ldr	r3, [sp, #12]
 800b588:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b58a:	3301      	adds	r3, #1
 800b58c:	6013      	str	r3, [r2, #0]
 800b58e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b590:	2b00      	cmp	r3, #0
 800b592:	d100      	bne.n	800b596 <_dtoa_r+0x71e>
 800b594:	e4ba      	b.n	800af0c <_dtoa_r+0x94>
 800b596:	9a08      	ldr	r2, [sp, #32]
 800b598:	601a      	str	r2, [r3, #0]
 800b59a:	e4b7      	b.n	800af0c <_dtoa_r+0x94>
 800b59c:	0800fe18 	.word	0x0800fe18
 800b5a0:	0800fdf0 	.word	0x0800fdf0
 800b5a4:	3ff00000 	.word	0x3ff00000
 800b5a8:	40240000 	.word	0x40240000
 800b5ac:	401c0000 	.word	0x401c0000
 800b5b0:	fcc00000 	.word	0xfcc00000
 800b5b4:	40140000 	.word	0x40140000
 800b5b8:	7cc00000 	.word	0x7cc00000
 800b5bc:	3fe00000 	.word	0x3fe00000
 800b5c0:	9b03      	ldr	r3, [sp, #12]
 800b5c2:	930e      	str	r3, [sp, #56]	; 0x38
 800b5c4:	9b08      	ldr	r3, [sp, #32]
 800b5c6:	9308      	str	r3, [sp, #32]
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	781a      	ldrb	r2, [r3, #0]
 800b5cc:	2a39      	cmp	r2, #57	; 0x39
 800b5ce:	d108      	bne.n	800b5e2 <_dtoa_r+0x76a>
 800b5d0:	9a06      	ldr	r2, [sp, #24]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d1f7      	bne.n	800b5c6 <_dtoa_r+0x74e>
 800b5d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5d8:	9906      	ldr	r1, [sp, #24]
 800b5da:	3201      	adds	r2, #1
 800b5dc:	920e      	str	r2, [sp, #56]	; 0x38
 800b5de:	2230      	movs	r2, #48	; 0x30
 800b5e0:	700a      	strb	r2, [r1, #0]
 800b5e2:	781a      	ldrb	r2, [r3, #0]
 800b5e4:	3201      	adds	r2, #1
 800b5e6:	701a      	strb	r2, [r3, #0]
 800b5e8:	e77c      	b.n	800b4e4 <_dtoa_r+0x66c>
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	4ba9      	ldr	r3, [pc, #676]	; (800b894 <_dtoa_r+0xa1c>)
 800b5ee:	f7f6 fd2b 	bl	8002048 <__aeabi_dmul>
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	0004      	movs	r4, r0
 800b5f8:	000d      	movs	r5, r1
 800b5fa:	f7f4 ff25 	bl	8000448 <__aeabi_dcmpeq>
 800b5fe:	2800      	cmp	r0, #0
 800b600:	d100      	bne.n	800b604 <_dtoa_r+0x78c>
 800b602:	e782      	b.n	800b50a <_dtoa_r+0x692>
 800b604:	e7b8      	b.n	800b578 <_dtoa_r+0x700>
 800b606:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800b608:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b60a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b60c:	2f00      	cmp	r7, #0
 800b60e:	d012      	beq.n	800b636 <_dtoa_r+0x7be>
 800b610:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b612:	2a01      	cmp	r2, #1
 800b614:	dc6e      	bgt.n	800b6f4 <_dtoa_r+0x87c>
 800b616:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b618:	2a00      	cmp	r2, #0
 800b61a:	d065      	beq.n	800b6e8 <_dtoa_r+0x870>
 800b61c:	4a9e      	ldr	r2, [pc, #632]	; (800b898 <_dtoa_r+0xa20>)
 800b61e:	189b      	adds	r3, r3, r2
 800b620:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b622:	2101      	movs	r1, #1
 800b624:	18d2      	adds	r2, r2, r3
 800b626:	920a      	str	r2, [sp, #40]	; 0x28
 800b628:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b62a:	9804      	ldr	r0, [sp, #16]
 800b62c:	18d3      	adds	r3, r2, r3
 800b62e:	930c      	str	r3, [sp, #48]	; 0x30
 800b630:	f000 fc2c 	bl	800be8c <__i2b>
 800b634:	0007      	movs	r7, r0
 800b636:	2c00      	cmp	r4, #0
 800b638:	d00e      	beq.n	800b658 <_dtoa_r+0x7e0>
 800b63a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	dd0b      	ble.n	800b658 <_dtoa_r+0x7e0>
 800b640:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b642:	0023      	movs	r3, r4
 800b644:	4294      	cmp	r4, r2
 800b646:	dd00      	ble.n	800b64a <_dtoa_r+0x7d2>
 800b648:	0013      	movs	r3, r2
 800b64a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b64c:	1ae4      	subs	r4, r4, r3
 800b64e:	1ad2      	subs	r2, r2, r3
 800b650:	920a      	str	r2, [sp, #40]	; 0x28
 800b652:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b654:	1ad3      	subs	r3, r2, r3
 800b656:	930c      	str	r3, [sp, #48]	; 0x30
 800b658:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d01e      	beq.n	800b69c <_dtoa_r+0x824>
 800b65e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b660:	2b00      	cmp	r3, #0
 800b662:	d05c      	beq.n	800b71e <_dtoa_r+0x8a6>
 800b664:	2d00      	cmp	r5, #0
 800b666:	dd10      	ble.n	800b68a <_dtoa_r+0x812>
 800b668:	0039      	movs	r1, r7
 800b66a:	002a      	movs	r2, r5
 800b66c:	9804      	ldr	r0, [sp, #16]
 800b66e:	f000 fcd5 	bl	800c01c <__pow5mult>
 800b672:	9a05      	ldr	r2, [sp, #20]
 800b674:	0001      	movs	r1, r0
 800b676:	0007      	movs	r7, r0
 800b678:	9804      	ldr	r0, [sp, #16]
 800b67a:	f000 fc1f 	bl	800bebc <__multiply>
 800b67e:	0006      	movs	r6, r0
 800b680:	9905      	ldr	r1, [sp, #20]
 800b682:	9804      	ldr	r0, [sp, #16]
 800b684:	f000 fb52 	bl	800bd2c <_Bfree>
 800b688:	9605      	str	r6, [sp, #20]
 800b68a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b68c:	1b5a      	subs	r2, r3, r5
 800b68e:	42ab      	cmp	r3, r5
 800b690:	d004      	beq.n	800b69c <_dtoa_r+0x824>
 800b692:	9905      	ldr	r1, [sp, #20]
 800b694:	9804      	ldr	r0, [sp, #16]
 800b696:	f000 fcc1 	bl	800c01c <__pow5mult>
 800b69a:	9005      	str	r0, [sp, #20]
 800b69c:	2101      	movs	r1, #1
 800b69e:	9804      	ldr	r0, [sp, #16]
 800b6a0:	f000 fbf4 	bl	800be8c <__i2b>
 800b6a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b6a6:	0006      	movs	r6, r0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	dd3a      	ble.n	800b722 <_dtoa_r+0x8aa>
 800b6ac:	001a      	movs	r2, r3
 800b6ae:	0001      	movs	r1, r0
 800b6b0:	9804      	ldr	r0, [sp, #16]
 800b6b2:	f000 fcb3 	bl	800c01c <__pow5mult>
 800b6b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b6b8:	0006      	movs	r6, r0
 800b6ba:	2500      	movs	r5, #0
 800b6bc:	2b01      	cmp	r3, #1
 800b6be:	dc38      	bgt.n	800b732 <_dtoa_r+0x8ba>
 800b6c0:	2500      	movs	r5, #0
 800b6c2:	9b08      	ldr	r3, [sp, #32]
 800b6c4:	42ab      	cmp	r3, r5
 800b6c6:	d130      	bne.n	800b72a <_dtoa_r+0x8b2>
 800b6c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6ca:	031b      	lsls	r3, r3, #12
 800b6cc:	42ab      	cmp	r3, r5
 800b6ce:	d12c      	bne.n	800b72a <_dtoa_r+0x8b2>
 800b6d0:	4b72      	ldr	r3, [pc, #456]	; (800b89c <_dtoa_r+0xa24>)
 800b6d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6d4:	4213      	tst	r3, r2
 800b6d6:	d028      	beq.n	800b72a <_dtoa_r+0x8b2>
 800b6d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6da:	3501      	adds	r5, #1
 800b6dc:	3301      	adds	r3, #1
 800b6de:	930a      	str	r3, [sp, #40]	; 0x28
 800b6e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6e2:	3301      	adds	r3, #1
 800b6e4:	930c      	str	r3, [sp, #48]	; 0x30
 800b6e6:	e020      	b.n	800b72a <_dtoa_r+0x8b2>
 800b6e8:	2336      	movs	r3, #54	; 0x36
 800b6ea:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b6ec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b6ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b6f0:	1a9b      	subs	r3, r3, r2
 800b6f2:	e795      	b.n	800b620 <_dtoa_r+0x7a8>
 800b6f4:	9b07      	ldr	r3, [sp, #28]
 800b6f6:	1e5d      	subs	r5, r3, #1
 800b6f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6fa:	42ab      	cmp	r3, r5
 800b6fc:	db07      	blt.n	800b70e <_dtoa_r+0x896>
 800b6fe:	1b5d      	subs	r5, r3, r5
 800b700:	9b07      	ldr	r3, [sp, #28]
 800b702:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b704:	2b00      	cmp	r3, #0
 800b706:	da8b      	bge.n	800b620 <_dtoa_r+0x7a8>
 800b708:	1ae4      	subs	r4, r4, r3
 800b70a:	2300      	movs	r3, #0
 800b70c:	e788      	b.n	800b620 <_dtoa_r+0x7a8>
 800b70e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b710:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b712:	1aeb      	subs	r3, r5, r3
 800b714:	18d3      	adds	r3, r2, r3
 800b716:	950d      	str	r5, [sp, #52]	; 0x34
 800b718:	9313      	str	r3, [sp, #76]	; 0x4c
 800b71a:	2500      	movs	r5, #0
 800b71c:	e7f0      	b.n	800b700 <_dtoa_r+0x888>
 800b71e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b720:	e7b7      	b.n	800b692 <_dtoa_r+0x81a>
 800b722:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b724:	2500      	movs	r5, #0
 800b726:	2b01      	cmp	r3, #1
 800b728:	ddca      	ble.n	800b6c0 <_dtoa_r+0x848>
 800b72a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b72c:	2001      	movs	r0, #1
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d008      	beq.n	800b744 <_dtoa_r+0x8cc>
 800b732:	6933      	ldr	r3, [r6, #16]
 800b734:	3303      	adds	r3, #3
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	18f3      	adds	r3, r6, r3
 800b73a:	6858      	ldr	r0, [r3, #4]
 800b73c:	f000 fb5e 	bl	800bdfc <__hi0bits>
 800b740:	2320      	movs	r3, #32
 800b742:	1a18      	subs	r0, r3, r0
 800b744:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b746:	1818      	adds	r0, r3, r0
 800b748:	0002      	movs	r2, r0
 800b74a:	231f      	movs	r3, #31
 800b74c:	401a      	ands	r2, r3
 800b74e:	4218      	tst	r0, r3
 800b750:	d047      	beq.n	800b7e2 <_dtoa_r+0x96a>
 800b752:	3301      	adds	r3, #1
 800b754:	1a9b      	subs	r3, r3, r2
 800b756:	2b04      	cmp	r3, #4
 800b758:	dd3f      	ble.n	800b7da <_dtoa_r+0x962>
 800b75a:	231c      	movs	r3, #28
 800b75c:	1a9b      	subs	r3, r3, r2
 800b75e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b760:	18e4      	adds	r4, r4, r3
 800b762:	18d2      	adds	r2, r2, r3
 800b764:	920a      	str	r2, [sp, #40]	; 0x28
 800b766:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b768:	18d3      	adds	r3, r2, r3
 800b76a:	930c      	str	r3, [sp, #48]	; 0x30
 800b76c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b76e:	2b00      	cmp	r3, #0
 800b770:	dd05      	ble.n	800b77e <_dtoa_r+0x906>
 800b772:	001a      	movs	r2, r3
 800b774:	9905      	ldr	r1, [sp, #20]
 800b776:	9804      	ldr	r0, [sp, #16]
 800b778:	f000 fcac 	bl	800c0d4 <__lshift>
 800b77c:	9005      	str	r0, [sp, #20]
 800b77e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b780:	2b00      	cmp	r3, #0
 800b782:	dd05      	ble.n	800b790 <_dtoa_r+0x918>
 800b784:	0031      	movs	r1, r6
 800b786:	001a      	movs	r2, r3
 800b788:	9804      	ldr	r0, [sp, #16]
 800b78a:	f000 fca3 	bl	800c0d4 <__lshift>
 800b78e:	0006      	movs	r6, r0
 800b790:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b792:	2b00      	cmp	r3, #0
 800b794:	d027      	beq.n	800b7e6 <_dtoa_r+0x96e>
 800b796:	0031      	movs	r1, r6
 800b798:	9805      	ldr	r0, [sp, #20]
 800b79a:	f000 fd09 	bl	800c1b0 <__mcmp>
 800b79e:	2800      	cmp	r0, #0
 800b7a0:	da21      	bge.n	800b7e6 <_dtoa_r+0x96e>
 800b7a2:	9b03      	ldr	r3, [sp, #12]
 800b7a4:	220a      	movs	r2, #10
 800b7a6:	3b01      	subs	r3, #1
 800b7a8:	9303      	str	r3, [sp, #12]
 800b7aa:	9905      	ldr	r1, [sp, #20]
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	9804      	ldr	r0, [sp, #16]
 800b7b0:	f000 fae0 	bl	800bd74 <__multadd>
 800b7b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b7b6:	9005      	str	r0, [sp, #20]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d100      	bne.n	800b7be <_dtoa_r+0x946>
 800b7bc:	e15d      	b.n	800ba7a <_dtoa_r+0xc02>
 800b7be:	2300      	movs	r3, #0
 800b7c0:	0039      	movs	r1, r7
 800b7c2:	220a      	movs	r2, #10
 800b7c4:	9804      	ldr	r0, [sp, #16]
 800b7c6:	f000 fad5 	bl	800bd74 <__multadd>
 800b7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7cc:	0007      	movs	r7, r0
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	dc49      	bgt.n	800b866 <_dtoa_r+0x9ee>
 800b7d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7d4:	2b02      	cmp	r3, #2
 800b7d6:	dc0e      	bgt.n	800b7f6 <_dtoa_r+0x97e>
 800b7d8:	e045      	b.n	800b866 <_dtoa_r+0x9ee>
 800b7da:	2b04      	cmp	r3, #4
 800b7dc:	d0c6      	beq.n	800b76c <_dtoa_r+0x8f4>
 800b7de:	331c      	adds	r3, #28
 800b7e0:	e7bd      	b.n	800b75e <_dtoa_r+0x8e6>
 800b7e2:	0013      	movs	r3, r2
 800b7e4:	e7fb      	b.n	800b7de <_dtoa_r+0x966>
 800b7e6:	9b07      	ldr	r3, [sp, #28]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	dc36      	bgt.n	800b85a <_dtoa_r+0x9e2>
 800b7ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7ee:	2b02      	cmp	r3, #2
 800b7f0:	dd33      	ble.n	800b85a <_dtoa_r+0x9e2>
 800b7f2:	9b07      	ldr	r3, [sp, #28]
 800b7f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b7f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d10c      	bne.n	800b816 <_dtoa_r+0x99e>
 800b7fc:	0031      	movs	r1, r6
 800b7fe:	2205      	movs	r2, #5
 800b800:	9804      	ldr	r0, [sp, #16]
 800b802:	f000 fab7 	bl	800bd74 <__multadd>
 800b806:	0006      	movs	r6, r0
 800b808:	0001      	movs	r1, r0
 800b80a:	9805      	ldr	r0, [sp, #20]
 800b80c:	f000 fcd0 	bl	800c1b0 <__mcmp>
 800b810:	2800      	cmp	r0, #0
 800b812:	dd00      	ble.n	800b816 <_dtoa_r+0x99e>
 800b814:	e59f      	b.n	800b356 <_dtoa_r+0x4de>
 800b816:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b818:	43db      	mvns	r3, r3
 800b81a:	9303      	str	r3, [sp, #12]
 800b81c:	9b06      	ldr	r3, [sp, #24]
 800b81e:	9308      	str	r3, [sp, #32]
 800b820:	2500      	movs	r5, #0
 800b822:	0031      	movs	r1, r6
 800b824:	9804      	ldr	r0, [sp, #16]
 800b826:	f000 fa81 	bl	800bd2c <_Bfree>
 800b82a:	2f00      	cmp	r7, #0
 800b82c:	d100      	bne.n	800b830 <_dtoa_r+0x9b8>
 800b82e:	e6a3      	b.n	800b578 <_dtoa_r+0x700>
 800b830:	2d00      	cmp	r5, #0
 800b832:	d005      	beq.n	800b840 <_dtoa_r+0x9c8>
 800b834:	42bd      	cmp	r5, r7
 800b836:	d003      	beq.n	800b840 <_dtoa_r+0x9c8>
 800b838:	0029      	movs	r1, r5
 800b83a:	9804      	ldr	r0, [sp, #16]
 800b83c:	f000 fa76 	bl	800bd2c <_Bfree>
 800b840:	0039      	movs	r1, r7
 800b842:	9804      	ldr	r0, [sp, #16]
 800b844:	f000 fa72 	bl	800bd2c <_Bfree>
 800b848:	e696      	b.n	800b578 <_dtoa_r+0x700>
 800b84a:	2600      	movs	r6, #0
 800b84c:	0037      	movs	r7, r6
 800b84e:	e7e2      	b.n	800b816 <_dtoa_r+0x99e>
 800b850:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b852:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b854:	9303      	str	r3, [sp, #12]
 800b856:	0037      	movs	r7, r6
 800b858:	e57d      	b.n	800b356 <_dtoa_r+0x4de>
 800b85a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d100      	bne.n	800b862 <_dtoa_r+0x9ea>
 800b860:	e0c3      	b.n	800b9ea <_dtoa_r+0xb72>
 800b862:	9b07      	ldr	r3, [sp, #28]
 800b864:	930b      	str	r3, [sp, #44]	; 0x2c
 800b866:	2c00      	cmp	r4, #0
 800b868:	dd05      	ble.n	800b876 <_dtoa_r+0x9fe>
 800b86a:	0039      	movs	r1, r7
 800b86c:	0022      	movs	r2, r4
 800b86e:	9804      	ldr	r0, [sp, #16]
 800b870:	f000 fc30 	bl	800c0d4 <__lshift>
 800b874:	0007      	movs	r7, r0
 800b876:	0038      	movs	r0, r7
 800b878:	2d00      	cmp	r5, #0
 800b87a:	d024      	beq.n	800b8c6 <_dtoa_r+0xa4e>
 800b87c:	6879      	ldr	r1, [r7, #4]
 800b87e:	9804      	ldr	r0, [sp, #16]
 800b880:	f000 fa10 	bl	800bca4 <_Balloc>
 800b884:	1e04      	subs	r4, r0, #0
 800b886:	d111      	bne.n	800b8ac <_dtoa_r+0xa34>
 800b888:	0022      	movs	r2, r4
 800b88a:	4b05      	ldr	r3, [pc, #20]	; (800b8a0 <_dtoa_r+0xa28>)
 800b88c:	4805      	ldr	r0, [pc, #20]	; (800b8a4 <_dtoa_r+0xa2c>)
 800b88e:	4906      	ldr	r1, [pc, #24]	; (800b8a8 <_dtoa_r+0xa30>)
 800b890:	f7ff fb07 	bl	800aea2 <_dtoa_r+0x2a>
 800b894:	40240000 	.word	0x40240000
 800b898:	00000433 	.word	0x00000433
 800b89c:	7ff00000 	.word	0x7ff00000
 800b8a0:	0800fd80 	.word	0x0800fd80
 800b8a4:	0800fd28 	.word	0x0800fd28
 800b8a8:	000002ef 	.word	0x000002ef
 800b8ac:	0039      	movs	r1, r7
 800b8ae:	693a      	ldr	r2, [r7, #16]
 800b8b0:	310c      	adds	r1, #12
 800b8b2:	3202      	adds	r2, #2
 800b8b4:	0092      	lsls	r2, r2, #2
 800b8b6:	300c      	adds	r0, #12
 800b8b8:	f7ff fa46 	bl	800ad48 <memcpy>
 800b8bc:	2201      	movs	r2, #1
 800b8be:	0021      	movs	r1, r4
 800b8c0:	9804      	ldr	r0, [sp, #16]
 800b8c2:	f000 fc07 	bl	800c0d4 <__lshift>
 800b8c6:	9b06      	ldr	r3, [sp, #24]
 800b8c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b8ca:	9307      	str	r3, [sp, #28]
 800b8cc:	3b01      	subs	r3, #1
 800b8ce:	189b      	adds	r3, r3, r2
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	003d      	movs	r5, r7
 800b8d4:	0007      	movs	r7, r0
 800b8d6:	930e      	str	r3, [sp, #56]	; 0x38
 800b8d8:	9b08      	ldr	r3, [sp, #32]
 800b8da:	4013      	ands	r3, r2
 800b8dc:	930d      	str	r3, [sp, #52]	; 0x34
 800b8de:	0031      	movs	r1, r6
 800b8e0:	9805      	ldr	r0, [sp, #20]
 800b8e2:	f7ff fa3a 	bl	800ad5a <quorem>
 800b8e6:	0029      	movs	r1, r5
 800b8e8:	0004      	movs	r4, r0
 800b8ea:	900b      	str	r0, [sp, #44]	; 0x2c
 800b8ec:	9805      	ldr	r0, [sp, #20]
 800b8ee:	f000 fc5f 	bl	800c1b0 <__mcmp>
 800b8f2:	003a      	movs	r2, r7
 800b8f4:	900c      	str	r0, [sp, #48]	; 0x30
 800b8f6:	0031      	movs	r1, r6
 800b8f8:	9804      	ldr	r0, [sp, #16]
 800b8fa:	f000 fc75 	bl	800c1e8 <__mdiff>
 800b8fe:	2201      	movs	r2, #1
 800b900:	68c3      	ldr	r3, [r0, #12]
 800b902:	3430      	adds	r4, #48	; 0x30
 800b904:	9008      	str	r0, [sp, #32]
 800b906:	920a      	str	r2, [sp, #40]	; 0x28
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d104      	bne.n	800b916 <_dtoa_r+0xa9e>
 800b90c:	0001      	movs	r1, r0
 800b90e:	9805      	ldr	r0, [sp, #20]
 800b910:	f000 fc4e 	bl	800c1b0 <__mcmp>
 800b914:	900a      	str	r0, [sp, #40]	; 0x28
 800b916:	9908      	ldr	r1, [sp, #32]
 800b918:	9804      	ldr	r0, [sp, #16]
 800b91a:	f000 fa07 	bl	800bd2c <_Bfree>
 800b91e:	9b07      	ldr	r3, [sp, #28]
 800b920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b922:	3301      	adds	r3, #1
 800b924:	9308      	str	r3, [sp, #32]
 800b926:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b928:	4313      	orrs	r3, r2
 800b92a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b92c:	4313      	orrs	r3, r2
 800b92e:	d109      	bne.n	800b944 <_dtoa_r+0xacc>
 800b930:	2c39      	cmp	r4, #57	; 0x39
 800b932:	d022      	beq.n	800b97a <_dtoa_r+0xb02>
 800b934:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b936:	2b00      	cmp	r3, #0
 800b938:	dd01      	ble.n	800b93e <_dtoa_r+0xac6>
 800b93a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b93c:	3431      	adds	r4, #49	; 0x31
 800b93e:	9b07      	ldr	r3, [sp, #28]
 800b940:	701c      	strb	r4, [r3, #0]
 800b942:	e76e      	b.n	800b822 <_dtoa_r+0x9aa>
 800b944:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b946:	2b00      	cmp	r3, #0
 800b948:	db04      	blt.n	800b954 <_dtoa_r+0xadc>
 800b94a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b94c:	4313      	orrs	r3, r2
 800b94e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b950:	4313      	orrs	r3, r2
 800b952:	d11e      	bne.n	800b992 <_dtoa_r+0xb1a>
 800b954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b956:	2b00      	cmp	r3, #0
 800b958:	ddf1      	ble.n	800b93e <_dtoa_r+0xac6>
 800b95a:	9905      	ldr	r1, [sp, #20]
 800b95c:	2201      	movs	r2, #1
 800b95e:	9804      	ldr	r0, [sp, #16]
 800b960:	f000 fbb8 	bl	800c0d4 <__lshift>
 800b964:	0031      	movs	r1, r6
 800b966:	9005      	str	r0, [sp, #20]
 800b968:	f000 fc22 	bl	800c1b0 <__mcmp>
 800b96c:	2800      	cmp	r0, #0
 800b96e:	dc02      	bgt.n	800b976 <_dtoa_r+0xafe>
 800b970:	d1e5      	bne.n	800b93e <_dtoa_r+0xac6>
 800b972:	07e3      	lsls	r3, r4, #31
 800b974:	d5e3      	bpl.n	800b93e <_dtoa_r+0xac6>
 800b976:	2c39      	cmp	r4, #57	; 0x39
 800b978:	d1df      	bne.n	800b93a <_dtoa_r+0xac2>
 800b97a:	2339      	movs	r3, #57	; 0x39
 800b97c:	9a07      	ldr	r2, [sp, #28]
 800b97e:	7013      	strb	r3, [r2, #0]
 800b980:	9b08      	ldr	r3, [sp, #32]
 800b982:	9308      	str	r3, [sp, #32]
 800b984:	3b01      	subs	r3, #1
 800b986:	781a      	ldrb	r2, [r3, #0]
 800b988:	2a39      	cmp	r2, #57	; 0x39
 800b98a:	d063      	beq.n	800ba54 <_dtoa_r+0xbdc>
 800b98c:	3201      	adds	r2, #1
 800b98e:	701a      	strb	r2, [r3, #0]
 800b990:	e747      	b.n	800b822 <_dtoa_r+0x9aa>
 800b992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b994:	2b00      	cmp	r3, #0
 800b996:	dd03      	ble.n	800b9a0 <_dtoa_r+0xb28>
 800b998:	2c39      	cmp	r4, #57	; 0x39
 800b99a:	d0ee      	beq.n	800b97a <_dtoa_r+0xb02>
 800b99c:	3401      	adds	r4, #1
 800b99e:	e7ce      	b.n	800b93e <_dtoa_r+0xac6>
 800b9a0:	9b07      	ldr	r3, [sp, #28]
 800b9a2:	9a07      	ldr	r2, [sp, #28]
 800b9a4:	701c      	strb	r4, [r3, #0]
 800b9a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9a8:	4293      	cmp	r3, r2
 800b9aa:	d03e      	beq.n	800ba2a <_dtoa_r+0xbb2>
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	220a      	movs	r2, #10
 800b9b0:	9905      	ldr	r1, [sp, #20]
 800b9b2:	9804      	ldr	r0, [sp, #16]
 800b9b4:	f000 f9de 	bl	800bd74 <__multadd>
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	9005      	str	r0, [sp, #20]
 800b9bc:	220a      	movs	r2, #10
 800b9be:	0029      	movs	r1, r5
 800b9c0:	9804      	ldr	r0, [sp, #16]
 800b9c2:	42bd      	cmp	r5, r7
 800b9c4:	d106      	bne.n	800b9d4 <_dtoa_r+0xb5c>
 800b9c6:	f000 f9d5 	bl	800bd74 <__multadd>
 800b9ca:	0005      	movs	r5, r0
 800b9cc:	0007      	movs	r7, r0
 800b9ce:	9b08      	ldr	r3, [sp, #32]
 800b9d0:	9307      	str	r3, [sp, #28]
 800b9d2:	e784      	b.n	800b8de <_dtoa_r+0xa66>
 800b9d4:	f000 f9ce 	bl	800bd74 <__multadd>
 800b9d8:	0039      	movs	r1, r7
 800b9da:	0005      	movs	r5, r0
 800b9dc:	2300      	movs	r3, #0
 800b9de:	220a      	movs	r2, #10
 800b9e0:	9804      	ldr	r0, [sp, #16]
 800b9e2:	f000 f9c7 	bl	800bd74 <__multadd>
 800b9e6:	0007      	movs	r7, r0
 800b9e8:	e7f1      	b.n	800b9ce <_dtoa_r+0xb56>
 800b9ea:	9b07      	ldr	r3, [sp, #28]
 800b9ec:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9ee:	2500      	movs	r5, #0
 800b9f0:	0031      	movs	r1, r6
 800b9f2:	9805      	ldr	r0, [sp, #20]
 800b9f4:	f7ff f9b1 	bl	800ad5a <quorem>
 800b9f8:	9b06      	ldr	r3, [sp, #24]
 800b9fa:	3030      	adds	r0, #48	; 0x30
 800b9fc:	5558      	strb	r0, [r3, r5]
 800b9fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba00:	3501      	adds	r5, #1
 800ba02:	0004      	movs	r4, r0
 800ba04:	42ab      	cmp	r3, r5
 800ba06:	dd07      	ble.n	800ba18 <_dtoa_r+0xba0>
 800ba08:	2300      	movs	r3, #0
 800ba0a:	220a      	movs	r2, #10
 800ba0c:	9905      	ldr	r1, [sp, #20]
 800ba0e:	9804      	ldr	r0, [sp, #16]
 800ba10:	f000 f9b0 	bl	800bd74 <__multadd>
 800ba14:	9005      	str	r0, [sp, #20]
 800ba16:	e7eb      	b.n	800b9f0 <_dtoa_r+0xb78>
 800ba18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	2a00      	cmp	r2, #0
 800ba1e:	dd00      	ble.n	800ba22 <_dtoa_r+0xbaa>
 800ba20:	0013      	movs	r3, r2
 800ba22:	2500      	movs	r5, #0
 800ba24:	9a06      	ldr	r2, [sp, #24]
 800ba26:	18d3      	adds	r3, r2, r3
 800ba28:	9308      	str	r3, [sp, #32]
 800ba2a:	9905      	ldr	r1, [sp, #20]
 800ba2c:	2201      	movs	r2, #1
 800ba2e:	9804      	ldr	r0, [sp, #16]
 800ba30:	f000 fb50 	bl	800c0d4 <__lshift>
 800ba34:	0031      	movs	r1, r6
 800ba36:	9005      	str	r0, [sp, #20]
 800ba38:	f000 fbba 	bl	800c1b0 <__mcmp>
 800ba3c:	2800      	cmp	r0, #0
 800ba3e:	dc9f      	bgt.n	800b980 <_dtoa_r+0xb08>
 800ba40:	d101      	bne.n	800ba46 <_dtoa_r+0xbce>
 800ba42:	07e4      	lsls	r4, r4, #31
 800ba44:	d49c      	bmi.n	800b980 <_dtoa_r+0xb08>
 800ba46:	9b08      	ldr	r3, [sp, #32]
 800ba48:	9308      	str	r3, [sp, #32]
 800ba4a:	3b01      	subs	r3, #1
 800ba4c:	781a      	ldrb	r2, [r3, #0]
 800ba4e:	2a30      	cmp	r2, #48	; 0x30
 800ba50:	d0fa      	beq.n	800ba48 <_dtoa_r+0xbd0>
 800ba52:	e6e6      	b.n	800b822 <_dtoa_r+0x9aa>
 800ba54:	9a06      	ldr	r2, [sp, #24]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d193      	bne.n	800b982 <_dtoa_r+0xb0a>
 800ba5a:	9b03      	ldr	r3, [sp, #12]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	9303      	str	r3, [sp, #12]
 800ba60:	2331      	movs	r3, #49	; 0x31
 800ba62:	7013      	strb	r3, [r2, #0]
 800ba64:	e6dd      	b.n	800b822 <_dtoa_r+0x9aa>
 800ba66:	4b09      	ldr	r3, [pc, #36]	; (800ba8c <_dtoa_r+0xc14>)
 800ba68:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ba6a:	9306      	str	r3, [sp, #24]
 800ba6c:	4b08      	ldr	r3, [pc, #32]	; (800ba90 <_dtoa_r+0xc18>)
 800ba6e:	2a00      	cmp	r2, #0
 800ba70:	d001      	beq.n	800ba76 <_dtoa_r+0xbfe>
 800ba72:	f7ff fa49 	bl	800af08 <_dtoa_r+0x90>
 800ba76:	f7ff fa49 	bl	800af0c <_dtoa_r+0x94>
 800ba7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	dcb6      	bgt.n	800b9ee <_dtoa_r+0xb76>
 800ba80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ba82:	2b02      	cmp	r3, #2
 800ba84:	dd00      	ble.n	800ba88 <_dtoa_r+0xc10>
 800ba86:	e6b6      	b.n	800b7f6 <_dtoa_r+0x97e>
 800ba88:	e7b1      	b.n	800b9ee <_dtoa_r+0xb76>
 800ba8a:	46c0      	nop			; (mov r8, r8)
 800ba8c:	0800fd04 	.word	0x0800fd04
 800ba90:	0800fd0c 	.word	0x0800fd0c

0800ba94 <_free_r>:
 800ba94:	b570      	push	{r4, r5, r6, lr}
 800ba96:	0005      	movs	r5, r0
 800ba98:	2900      	cmp	r1, #0
 800ba9a:	d010      	beq.n	800babe <_free_r+0x2a>
 800ba9c:	1f0c      	subs	r4, r1, #4
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	da00      	bge.n	800baa6 <_free_r+0x12>
 800baa4:	18e4      	adds	r4, r4, r3
 800baa6:	0028      	movs	r0, r5
 800baa8:	f000 f8ec 	bl	800bc84 <__malloc_lock>
 800baac:	4a1d      	ldr	r2, [pc, #116]	; (800bb24 <_free_r+0x90>)
 800baae:	6813      	ldr	r3, [r2, #0]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d105      	bne.n	800bac0 <_free_r+0x2c>
 800bab4:	6063      	str	r3, [r4, #4]
 800bab6:	6014      	str	r4, [r2, #0]
 800bab8:	0028      	movs	r0, r5
 800baba:	f000 f8eb 	bl	800bc94 <__malloc_unlock>
 800babe:	bd70      	pop	{r4, r5, r6, pc}
 800bac0:	42a3      	cmp	r3, r4
 800bac2:	d908      	bls.n	800bad6 <_free_r+0x42>
 800bac4:	6820      	ldr	r0, [r4, #0]
 800bac6:	1821      	adds	r1, r4, r0
 800bac8:	428b      	cmp	r3, r1
 800baca:	d1f3      	bne.n	800bab4 <_free_r+0x20>
 800bacc:	6819      	ldr	r1, [r3, #0]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	1809      	adds	r1, r1, r0
 800bad2:	6021      	str	r1, [r4, #0]
 800bad4:	e7ee      	b.n	800bab4 <_free_r+0x20>
 800bad6:	001a      	movs	r2, r3
 800bad8:	685b      	ldr	r3, [r3, #4]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d001      	beq.n	800bae2 <_free_r+0x4e>
 800bade:	42a3      	cmp	r3, r4
 800bae0:	d9f9      	bls.n	800bad6 <_free_r+0x42>
 800bae2:	6811      	ldr	r1, [r2, #0]
 800bae4:	1850      	adds	r0, r2, r1
 800bae6:	42a0      	cmp	r0, r4
 800bae8:	d10b      	bne.n	800bb02 <_free_r+0x6e>
 800baea:	6820      	ldr	r0, [r4, #0]
 800baec:	1809      	adds	r1, r1, r0
 800baee:	1850      	adds	r0, r2, r1
 800baf0:	6011      	str	r1, [r2, #0]
 800baf2:	4283      	cmp	r3, r0
 800baf4:	d1e0      	bne.n	800bab8 <_free_r+0x24>
 800baf6:	6818      	ldr	r0, [r3, #0]
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	1841      	adds	r1, r0, r1
 800bafc:	6011      	str	r1, [r2, #0]
 800bafe:	6053      	str	r3, [r2, #4]
 800bb00:	e7da      	b.n	800bab8 <_free_r+0x24>
 800bb02:	42a0      	cmp	r0, r4
 800bb04:	d902      	bls.n	800bb0c <_free_r+0x78>
 800bb06:	230c      	movs	r3, #12
 800bb08:	602b      	str	r3, [r5, #0]
 800bb0a:	e7d5      	b.n	800bab8 <_free_r+0x24>
 800bb0c:	6820      	ldr	r0, [r4, #0]
 800bb0e:	1821      	adds	r1, r4, r0
 800bb10:	428b      	cmp	r3, r1
 800bb12:	d103      	bne.n	800bb1c <_free_r+0x88>
 800bb14:	6819      	ldr	r1, [r3, #0]
 800bb16:	685b      	ldr	r3, [r3, #4]
 800bb18:	1809      	adds	r1, r1, r0
 800bb1a:	6021      	str	r1, [r4, #0]
 800bb1c:	6063      	str	r3, [r4, #4]
 800bb1e:	6054      	str	r4, [r2, #4]
 800bb20:	e7ca      	b.n	800bab8 <_free_r+0x24>
 800bb22:	46c0      	nop			; (mov r8, r8)
 800bb24:	20000a28 	.word	0x20000a28

0800bb28 <malloc>:
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	4b03      	ldr	r3, [pc, #12]	; (800bb38 <malloc+0x10>)
 800bb2c:	0001      	movs	r1, r0
 800bb2e:	6818      	ldr	r0, [r3, #0]
 800bb30:	f000 f826 	bl	800bb80 <_malloc_r>
 800bb34:	bd10      	pop	{r4, pc}
 800bb36:	46c0      	nop			; (mov r8, r8)
 800bb38:	20000108 	.word	0x20000108

0800bb3c <sbrk_aligned>:
 800bb3c:	b570      	push	{r4, r5, r6, lr}
 800bb3e:	4e0f      	ldr	r6, [pc, #60]	; (800bb7c <sbrk_aligned+0x40>)
 800bb40:	000d      	movs	r5, r1
 800bb42:	6831      	ldr	r1, [r6, #0]
 800bb44:	0004      	movs	r4, r0
 800bb46:	2900      	cmp	r1, #0
 800bb48:	d102      	bne.n	800bb50 <sbrk_aligned+0x14>
 800bb4a:	f000 fe5d 	bl	800c808 <_sbrk_r>
 800bb4e:	6030      	str	r0, [r6, #0]
 800bb50:	0029      	movs	r1, r5
 800bb52:	0020      	movs	r0, r4
 800bb54:	f000 fe58 	bl	800c808 <_sbrk_r>
 800bb58:	1c43      	adds	r3, r0, #1
 800bb5a:	d00a      	beq.n	800bb72 <sbrk_aligned+0x36>
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	1cc5      	adds	r5, r0, #3
 800bb60:	439d      	bics	r5, r3
 800bb62:	42a8      	cmp	r0, r5
 800bb64:	d007      	beq.n	800bb76 <sbrk_aligned+0x3a>
 800bb66:	1a29      	subs	r1, r5, r0
 800bb68:	0020      	movs	r0, r4
 800bb6a:	f000 fe4d 	bl	800c808 <_sbrk_r>
 800bb6e:	3001      	adds	r0, #1
 800bb70:	d101      	bne.n	800bb76 <sbrk_aligned+0x3a>
 800bb72:	2501      	movs	r5, #1
 800bb74:	426d      	negs	r5, r5
 800bb76:	0028      	movs	r0, r5
 800bb78:	bd70      	pop	{r4, r5, r6, pc}
 800bb7a:	46c0      	nop			; (mov r8, r8)
 800bb7c:	20000a2c 	.word	0x20000a2c

0800bb80 <_malloc_r>:
 800bb80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb82:	2203      	movs	r2, #3
 800bb84:	1ccb      	adds	r3, r1, #3
 800bb86:	4393      	bics	r3, r2
 800bb88:	3308      	adds	r3, #8
 800bb8a:	0006      	movs	r6, r0
 800bb8c:	001f      	movs	r7, r3
 800bb8e:	2b0c      	cmp	r3, #12
 800bb90:	d238      	bcs.n	800bc04 <_malloc_r+0x84>
 800bb92:	270c      	movs	r7, #12
 800bb94:	42b9      	cmp	r1, r7
 800bb96:	d837      	bhi.n	800bc08 <_malloc_r+0x88>
 800bb98:	0030      	movs	r0, r6
 800bb9a:	f000 f873 	bl	800bc84 <__malloc_lock>
 800bb9e:	4b38      	ldr	r3, [pc, #224]	; (800bc80 <_malloc_r+0x100>)
 800bba0:	9300      	str	r3, [sp, #0]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	001c      	movs	r4, r3
 800bba6:	2c00      	cmp	r4, #0
 800bba8:	d133      	bne.n	800bc12 <_malloc_r+0x92>
 800bbaa:	0039      	movs	r1, r7
 800bbac:	0030      	movs	r0, r6
 800bbae:	f7ff ffc5 	bl	800bb3c <sbrk_aligned>
 800bbb2:	0004      	movs	r4, r0
 800bbb4:	1c43      	adds	r3, r0, #1
 800bbb6:	d15e      	bne.n	800bc76 <_malloc_r+0xf6>
 800bbb8:	9b00      	ldr	r3, [sp, #0]
 800bbba:	681c      	ldr	r4, [r3, #0]
 800bbbc:	0025      	movs	r5, r4
 800bbbe:	2d00      	cmp	r5, #0
 800bbc0:	d14e      	bne.n	800bc60 <_malloc_r+0xe0>
 800bbc2:	2c00      	cmp	r4, #0
 800bbc4:	d051      	beq.n	800bc6a <_malloc_r+0xea>
 800bbc6:	6823      	ldr	r3, [r4, #0]
 800bbc8:	0029      	movs	r1, r5
 800bbca:	18e3      	adds	r3, r4, r3
 800bbcc:	0030      	movs	r0, r6
 800bbce:	9301      	str	r3, [sp, #4]
 800bbd0:	f000 fe1a 	bl	800c808 <_sbrk_r>
 800bbd4:	9b01      	ldr	r3, [sp, #4]
 800bbd6:	4283      	cmp	r3, r0
 800bbd8:	d147      	bne.n	800bc6a <_malloc_r+0xea>
 800bbda:	6823      	ldr	r3, [r4, #0]
 800bbdc:	0030      	movs	r0, r6
 800bbde:	1aff      	subs	r7, r7, r3
 800bbe0:	0039      	movs	r1, r7
 800bbe2:	f7ff ffab 	bl	800bb3c <sbrk_aligned>
 800bbe6:	3001      	adds	r0, #1
 800bbe8:	d03f      	beq.n	800bc6a <_malloc_r+0xea>
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	19db      	adds	r3, r3, r7
 800bbee:	6023      	str	r3, [r4, #0]
 800bbf0:	9b00      	ldr	r3, [sp, #0]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d040      	beq.n	800bc7a <_malloc_r+0xfa>
 800bbf8:	685a      	ldr	r2, [r3, #4]
 800bbfa:	42a2      	cmp	r2, r4
 800bbfc:	d133      	bne.n	800bc66 <_malloc_r+0xe6>
 800bbfe:	2200      	movs	r2, #0
 800bc00:	605a      	str	r2, [r3, #4]
 800bc02:	e014      	b.n	800bc2e <_malloc_r+0xae>
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	dac5      	bge.n	800bb94 <_malloc_r+0x14>
 800bc08:	230c      	movs	r3, #12
 800bc0a:	2500      	movs	r5, #0
 800bc0c:	6033      	str	r3, [r6, #0]
 800bc0e:	0028      	movs	r0, r5
 800bc10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc12:	6821      	ldr	r1, [r4, #0]
 800bc14:	1bc9      	subs	r1, r1, r7
 800bc16:	d420      	bmi.n	800bc5a <_malloc_r+0xda>
 800bc18:	290b      	cmp	r1, #11
 800bc1a:	d918      	bls.n	800bc4e <_malloc_r+0xce>
 800bc1c:	19e2      	adds	r2, r4, r7
 800bc1e:	6027      	str	r7, [r4, #0]
 800bc20:	42a3      	cmp	r3, r4
 800bc22:	d112      	bne.n	800bc4a <_malloc_r+0xca>
 800bc24:	9b00      	ldr	r3, [sp, #0]
 800bc26:	601a      	str	r2, [r3, #0]
 800bc28:	6863      	ldr	r3, [r4, #4]
 800bc2a:	6011      	str	r1, [r2, #0]
 800bc2c:	6053      	str	r3, [r2, #4]
 800bc2e:	0030      	movs	r0, r6
 800bc30:	0025      	movs	r5, r4
 800bc32:	f000 f82f 	bl	800bc94 <__malloc_unlock>
 800bc36:	2207      	movs	r2, #7
 800bc38:	350b      	adds	r5, #11
 800bc3a:	1d23      	adds	r3, r4, #4
 800bc3c:	4395      	bics	r5, r2
 800bc3e:	1aea      	subs	r2, r5, r3
 800bc40:	429d      	cmp	r5, r3
 800bc42:	d0e4      	beq.n	800bc0e <_malloc_r+0x8e>
 800bc44:	1b5b      	subs	r3, r3, r5
 800bc46:	50a3      	str	r3, [r4, r2]
 800bc48:	e7e1      	b.n	800bc0e <_malloc_r+0x8e>
 800bc4a:	605a      	str	r2, [r3, #4]
 800bc4c:	e7ec      	b.n	800bc28 <_malloc_r+0xa8>
 800bc4e:	6862      	ldr	r2, [r4, #4]
 800bc50:	42a3      	cmp	r3, r4
 800bc52:	d1d5      	bne.n	800bc00 <_malloc_r+0x80>
 800bc54:	9b00      	ldr	r3, [sp, #0]
 800bc56:	601a      	str	r2, [r3, #0]
 800bc58:	e7e9      	b.n	800bc2e <_malloc_r+0xae>
 800bc5a:	0023      	movs	r3, r4
 800bc5c:	6864      	ldr	r4, [r4, #4]
 800bc5e:	e7a2      	b.n	800bba6 <_malloc_r+0x26>
 800bc60:	002c      	movs	r4, r5
 800bc62:	686d      	ldr	r5, [r5, #4]
 800bc64:	e7ab      	b.n	800bbbe <_malloc_r+0x3e>
 800bc66:	0013      	movs	r3, r2
 800bc68:	e7c4      	b.n	800bbf4 <_malloc_r+0x74>
 800bc6a:	230c      	movs	r3, #12
 800bc6c:	0030      	movs	r0, r6
 800bc6e:	6033      	str	r3, [r6, #0]
 800bc70:	f000 f810 	bl	800bc94 <__malloc_unlock>
 800bc74:	e7cb      	b.n	800bc0e <_malloc_r+0x8e>
 800bc76:	6027      	str	r7, [r4, #0]
 800bc78:	e7d9      	b.n	800bc2e <_malloc_r+0xae>
 800bc7a:	605b      	str	r3, [r3, #4]
 800bc7c:	deff      	udf	#255	; 0xff
 800bc7e:	46c0      	nop			; (mov r8, r8)
 800bc80:	20000a28 	.word	0x20000a28

0800bc84 <__malloc_lock>:
 800bc84:	b510      	push	{r4, lr}
 800bc86:	4802      	ldr	r0, [pc, #8]	; (800bc90 <__malloc_lock+0xc>)
 800bc88:	f7ff f851 	bl	800ad2e <__retarget_lock_acquire_recursive>
 800bc8c:	bd10      	pop	{r4, pc}
 800bc8e:	46c0      	nop			; (mov r8, r8)
 800bc90:	20000a24 	.word	0x20000a24

0800bc94 <__malloc_unlock>:
 800bc94:	b510      	push	{r4, lr}
 800bc96:	4802      	ldr	r0, [pc, #8]	; (800bca0 <__malloc_unlock+0xc>)
 800bc98:	f7ff f84a 	bl	800ad30 <__retarget_lock_release_recursive>
 800bc9c:	bd10      	pop	{r4, pc}
 800bc9e:	46c0      	nop			; (mov r8, r8)
 800bca0:	20000a24 	.word	0x20000a24

0800bca4 <_Balloc>:
 800bca4:	b570      	push	{r4, r5, r6, lr}
 800bca6:	69c5      	ldr	r5, [r0, #28]
 800bca8:	0006      	movs	r6, r0
 800bcaa:	000c      	movs	r4, r1
 800bcac:	2d00      	cmp	r5, #0
 800bcae:	d10e      	bne.n	800bcce <_Balloc+0x2a>
 800bcb0:	2010      	movs	r0, #16
 800bcb2:	f7ff ff39 	bl	800bb28 <malloc>
 800bcb6:	1e02      	subs	r2, r0, #0
 800bcb8:	61f0      	str	r0, [r6, #28]
 800bcba:	d104      	bne.n	800bcc6 <_Balloc+0x22>
 800bcbc:	216b      	movs	r1, #107	; 0x6b
 800bcbe:	4b19      	ldr	r3, [pc, #100]	; (800bd24 <_Balloc+0x80>)
 800bcc0:	4819      	ldr	r0, [pc, #100]	; (800bd28 <_Balloc+0x84>)
 800bcc2:	f000 fdb3 	bl	800c82c <__assert_func>
 800bcc6:	6045      	str	r5, [r0, #4]
 800bcc8:	6085      	str	r5, [r0, #8]
 800bcca:	6005      	str	r5, [r0, #0]
 800bccc:	60c5      	str	r5, [r0, #12]
 800bcce:	69f5      	ldr	r5, [r6, #28]
 800bcd0:	68eb      	ldr	r3, [r5, #12]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d013      	beq.n	800bcfe <_Balloc+0x5a>
 800bcd6:	69f3      	ldr	r3, [r6, #28]
 800bcd8:	00a2      	lsls	r2, r4, #2
 800bcda:	68db      	ldr	r3, [r3, #12]
 800bcdc:	189b      	adds	r3, r3, r2
 800bcde:	6818      	ldr	r0, [r3, #0]
 800bce0:	2800      	cmp	r0, #0
 800bce2:	d118      	bne.n	800bd16 <_Balloc+0x72>
 800bce4:	2101      	movs	r1, #1
 800bce6:	000d      	movs	r5, r1
 800bce8:	40a5      	lsls	r5, r4
 800bcea:	1d6a      	adds	r2, r5, #5
 800bcec:	0030      	movs	r0, r6
 800bcee:	0092      	lsls	r2, r2, #2
 800bcf0:	f000 fdba 	bl	800c868 <_calloc_r>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	d00c      	beq.n	800bd12 <_Balloc+0x6e>
 800bcf8:	6044      	str	r4, [r0, #4]
 800bcfa:	6085      	str	r5, [r0, #8]
 800bcfc:	e00d      	b.n	800bd1a <_Balloc+0x76>
 800bcfe:	2221      	movs	r2, #33	; 0x21
 800bd00:	2104      	movs	r1, #4
 800bd02:	0030      	movs	r0, r6
 800bd04:	f000 fdb0 	bl	800c868 <_calloc_r>
 800bd08:	69f3      	ldr	r3, [r6, #28]
 800bd0a:	60e8      	str	r0, [r5, #12]
 800bd0c:	68db      	ldr	r3, [r3, #12]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d1e1      	bne.n	800bcd6 <_Balloc+0x32>
 800bd12:	2000      	movs	r0, #0
 800bd14:	bd70      	pop	{r4, r5, r6, pc}
 800bd16:	6802      	ldr	r2, [r0, #0]
 800bd18:	601a      	str	r2, [r3, #0]
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	6103      	str	r3, [r0, #16]
 800bd1e:	60c3      	str	r3, [r0, #12]
 800bd20:	e7f8      	b.n	800bd14 <_Balloc+0x70>
 800bd22:	46c0      	nop			; (mov r8, r8)
 800bd24:	0800fd11 	.word	0x0800fd11
 800bd28:	0800fd91 	.word	0x0800fd91

0800bd2c <_Bfree>:
 800bd2c:	b570      	push	{r4, r5, r6, lr}
 800bd2e:	69c6      	ldr	r6, [r0, #28]
 800bd30:	0005      	movs	r5, r0
 800bd32:	000c      	movs	r4, r1
 800bd34:	2e00      	cmp	r6, #0
 800bd36:	d10e      	bne.n	800bd56 <_Bfree+0x2a>
 800bd38:	2010      	movs	r0, #16
 800bd3a:	f7ff fef5 	bl	800bb28 <malloc>
 800bd3e:	1e02      	subs	r2, r0, #0
 800bd40:	61e8      	str	r0, [r5, #28]
 800bd42:	d104      	bne.n	800bd4e <_Bfree+0x22>
 800bd44:	218f      	movs	r1, #143	; 0x8f
 800bd46:	4b09      	ldr	r3, [pc, #36]	; (800bd6c <_Bfree+0x40>)
 800bd48:	4809      	ldr	r0, [pc, #36]	; (800bd70 <_Bfree+0x44>)
 800bd4a:	f000 fd6f 	bl	800c82c <__assert_func>
 800bd4e:	6046      	str	r6, [r0, #4]
 800bd50:	6086      	str	r6, [r0, #8]
 800bd52:	6006      	str	r6, [r0, #0]
 800bd54:	60c6      	str	r6, [r0, #12]
 800bd56:	2c00      	cmp	r4, #0
 800bd58:	d007      	beq.n	800bd6a <_Bfree+0x3e>
 800bd5a:	69eb      	ldr	r3, [r5, #28]
 800bd5c:	6862      	ldr	r2, [r4, #4]
 800bd5e:	68db      	ldr	r3, [r3, #12]
 800bd60:	0092      	lsls	r2, r2, #2
 800bd62:	189b      	adds	r3, r3, r2
 800bd64:	681a      	ldr	r2, [r3, #0]
 800bd66:	6022      	str	r2, [r4, #0]
 800bd68:	601c      	str	r4, [r3, #0]
 800bd6a:	bd70      	pop	{r4, r5, r6, pc}
 800bd6c:	0800fd11 	.word	0x0800fd11
 800bd70:	0800fd91 	.word	0x0800fd91

0800bd74 <__multadd>:
 800bd74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd76:	000e      	movs	r6, r1
 800bd78:	9001      	str	r0, [sp, #4]
 800bd7a:	000c      	movs	r4, r1
 800bd7c:	001d      	movs	r5, r3
 800bd7e:	2000      	movs	r0, #0
 800bd80:	690f      	ldr	r7, [r1, #16]
 800bd82:	3614      	adds	r6, #20
 800bd84:	6833      	ldr	r3, [r6, #0]
 800bd86:	3001      	adds	r0, #1
 800bd88:	b299      	uxth	r1, r3
 800bd8a:	4351      	muls	r1, r2
 800bd8c:	0c1b      	lsrs	r3, r3, #16
 800bd8e:	4353      	muls	r3, r2
 800bd90:	1949      	adds	r1, r1, r5
 800bd92:	0c0d      	lsrs	r5, r1, #16
 800bd94:	195b      	adds	r3, r3, r5
 800bd96:	0c1d      	lsrs	r5, r3, #16
 800bd98:	b289      	uxth	r1, r1
 800bd9a:	041b      	lsls	r3, r3, #16
 800bd9c:	185b      	adds	r3, r3, r1
 800bd9e:	c608      	stmia	r6!, {r3}
 800bda0:	4287      	cmp	r7, r0
 800bda2:	dcef      	bgt.n	800bd84 <__multadd+0x10>
 800bda4:	2d00      	cmp	r5, #0
 800bda6:	d022      	beq.n	800bdee <__multadd+0x7a>
 800bda8:	68a3      	ldr	r3, [r4, #8]
 800bdaa:	42bb      	cmp	r3, r7
 800bdac:	dc19      	bgt.n	800bde2 <__multadd+0x6e>
 800bdae:	6861      	ldr	r1, [r4, #4]
 800bdb0:	9801      	ldr	r0, [sp, #4]
 800bdb2:	3101      	adds	r1, #1
 800bdb4:	f7ff ff76 	bl	800bca4 <_Balloc>
 800bdb8:	1e06      	subs	r6, r0, #0
 800bdba:	d105      	bne.n	800bdc8 <__multadd+0x54>
 800bdbc:	0032      	movs	r2, r6
 800bdbe:	21ba      	movs	r1, #186	; 0xba
 800bdc0:	4b0c      	ldr	r3, [pc, #48]	; (800bdf4 <__multadd+0x80>)
 800bdc2:	480d      	ldr	r0, [pc, #52]	; (800bdf8 <__multadd+0x84>)
 800bdc4:	f000 fd32 	bl	800c82c <__assert_func>
 800bdc8:	0021      	movs	r1, r4
 800bdca:	6922      	ldr	r2, [r4, #16]
 800bdcc:	310c      	adds	r1, #12
 800bdce:	3202      	adds	r2, #2
 800bdd0:	0092      	lsls	r2, r2, #2
 800bdd2:	300c      	adds	r0, #12
 800bdd4:	f7fe ffb8 	bl	800ad48 <memcpy>
 800bdd8:	0021      	movs	r1, r4
 800bdda:	9801      	ldr	r0, [sp, #4]
 800bddc:	f7ff ffa6 	bl	800bd2c <_Bfree>
 800bde0:	0034      	movs	r4, r6
 800bde2:	1d3b      	adds	r3, r7, #4
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	18e3      	adds	r3, r4, r3
 800bde8:	605d      	str	r5, [r3, #4]
 800bdea:	1c7b      	adds	r3, r7, #1
 800bdec:	6123      	str	r3, [r4, #16]
 800bdee:	0020      	movs	r0, r4
 800bdf0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bdf2:	46c0      	nop			; (mov r8, r8)
 800bdf4:	0800fd80 	.word	0x0800fd80
 800bdf8:	0800fd91 	.word	0x0800fd91

0800bdfc <__hi0bits>:
 800bdfc:	0003      	movs	r3, r0
 800bdfe:	0c02      	lsrs	r2, r0, #16
 800be00:	2000      	movs	r0, #0
 800be02:	4282      	cmp	r2, r0
 800be04:	d101      	bne.n	800be0a <__hi0bits+0xe>
 800be06:	041b      	lsls	r3, r3, #16
 800be08:	3010      	adds	r0, #16
 800be0a:	0e1a      	lsrs	r2, r3, #24
 800be0c:	d101      	bne.n	800be12 <__hi0bits+0x16>
 800be0e:	3008      	adds	r0, #8
 800be10:	021b      	lsls	r3, r3, #8
 800be12:	0f1a      	lsrs	r2, r3, #28
 800be14:	d101      	bne.n	800be1a <__hi0bits+0x1e>
 800be16:	3004      	adds	r0, #4
 800be18:	011b      	lsls	r3, r3, #4
 800be1a:	0f9a      	lsrs	r2, r3, #30
 800be1c:	d101      	bne.n	800be22 <__hi0bits+0x26>
 800be1e:	3002      	adds	r0, #2
 800be20:	009b      	lsls	r3, r3, #2
 800be22:	2b00      	cmp	r3, #0
 800be24:	db03      	blt.n	800be2e <__hi0bits+0x32>
 800be26:	3001      	adds	r0, #1
 800be28:	005b      	lsls	r3, r3, #1
 800be2a:	d400      	bmi.n	800be2e <__hi0bits+0x32>
 800be2c:	2020      	movs	r0, #32
 800be2e:	4770      	bx	lr

0800be30 <__lo0bits>:
 800be30:	6803      	ldr	r3, [r0, #0]
 800be32:	0001      	movs	r1, r0
 800be34:	2207      	movs	r2, #7
 800be36:	0018      	movs	r0, r3
 800be38:	4010      	ands	r0, r2
 800be3a:	4213      	tst	r3, r2
 800be3c:	d00d      	beq.n	800be5a <__lo0bits+0x2a>
 800be3e:	3a06      	subs	r2, #6
 800be40:	2000      	movs	r0, #0
 800be42:	4213      	tst	r3, r2
 800be44:	d105      	bne.n	800be52 <__lo0bits+0x22>
 800be46:	3002      	adds	r0, #2
 800be48:	4203      	tst	r3, r0
 800be4a:	d003      	beq.n	800be54 <__lo0bits+0x24>
 800be4c:	40d3      	lsrs	r3, r2
 800be4e:	0010      	movs	r0, r2
 800be50:	600b      	str	r3, [r1, #0]
 800be52:	4770      	bx	lr
 800be54:	089b      	lsrs	r3, r3, #2
 800be56:	600b      	str	r3, [r1, #0]
 800be58:	e7fb      	b.n	800be52 <__lo0bits+0x22>
 800be5a:	b29a      	uxth	r2, r3
 800be5c:	2a00      	cmp	r2, #0
 800be5e:	d101      	bne.n	800be64 <__lo0bits+0x34>
 800be60:	2010      	movs	r0, #16
 800be62:	0c1b      	lsrs	r3, r3, #16
 800be64:	b2da      	uxtb	r2, r3
 800be66:	2a00      	cmp	r2, #0
 800be68:	d101      	bne.n	800be6e <__lo0bits+0x3e>
 800be6a:	3008      	adds	r0, #8
 800be6c:	0a1b      	lsrs	r3, r3, #8
 800be6e:	071a      	lsls	r2, r3, #28
 800be70:	d101      	bne.n	800be76 <__lo0bits+0x46>
 800be72:	3004      	adds	r0, #4
 800be74:	091b      	lsrs	r3, r3, #4
 800be76:	079a      	lsls	r2, r3, #30
 800be78:	d101      	bne.n	800be7e <__lo0bits+0x4e>
 800be7a:	3002      	adds	r0, #2
 800be7c:	089b      	lsrs	r3, r3, #2
 800be7e:	07da      	lsls	r2, r3, #31
 800be80:	d4e9      	bmi.n	800be56 <__lo0bits+0x26>
 800be82:	3001      	adds	r0, #1
 800be84:	085b      	lsrs	r3, r3, #1
 800be86:	d1e6      	bne.n	800be56 <__lo0bits+0x26>
 800be88:	2020      	movs	r0, #32
 800be8a:	e7e2      	b.n	800be52 <__lo0bits+0x22>

0800be8c <__i2b>:
 800be8c:	b510      	push	{r4, lr}
 800be8e:	000c      	movs	r4, r1
 800be90:	2101      	movs	r1, #1
 800be92:	f7ff ff07 	bl	800bca4 <_Balloc>
 800be96:	2800      	cmp	r0, #0
 800be98:	d107      	bne.n	800beaa <__i2b+0x1e>
 800be9a:	2146      	movs	r1, #70	; 0x46
 800be9c:	4c05      	ldr	r4, [pc, #20]	; (800beb4 <__i2b+0x28>)
 800be9e:	0002      	movs	r2, r0
 800bea0:	4b05      	ldr	r3, [pc, #20]	; (800beb8 <__i2b+0x2c>)
 800bea2:	0020      	movs	r0, r4
 800bea4:	31ff      	adds	r1, #255	; 0xff
 800bea6:	f000 fcc1 	bl	800c82c <__assert_func>
 800beaa:	2301      	movs	r3, #1
 800beac:	6144      	str	r4, [r0, #20]
 800beae:	6103      	str	r3, [r0, #16]
 800beb0:	bd10      	pop	{r4, pc}
 800beb2:	46c0      	nop			; (mov r8, r8)
 800beb4:	0800fd91 	.word	0x0800fd91
 800beb8:	0800fd80 	.word	0x0800fd80

0800bebc <__multiply>:
 800bebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bebe:	0015      	movs	r5, r2
 800bec0:	690a      	ldr	r2, [r1, #16]
 800bec2:	692b      	ldr	r3, [r5, #16]
 800bec4:	000c      	movs	r4, r1
 800bec6:	b08b      	sub	sp, #44	; 0x2c
 800bec8:	429a      	cmp	r2, r3
 800beca:	da01      	bge.n	800bed0 <__multiply+0x14>
 800becc:	002c      	movs	r4, r5
 800bece:	000d      	movs	r5, r1
 800bed0:	6927      	ldr	r7, [r4, #16]
 800bed2:	692e      	ldr	r6, [r5, #16]
 800bed4:	6861      	ldr	r1, [r4, #4]
 800bed6:	19bb      	adds	r3, r7, r6
 800bed8:	9303      	str	r3, [sp, #12]
 800beda:	68a3      	ldr	r3, [r4, #8]
 800bedc:	19ba      	adds	r2, r7, r6
 800bede:	4293      	cmp	r3, r2
 800bee0:	da00      	bge.n	800bee4 <__multiply+0x28>
 800bee2:	3101      	adds	r1, #1
 800bee4:	f7ff fede 	bl	800bca4 <_Balloc>
 800bee8:	9002      	str	r0, [sp, #8]
 800beea:	2800      	cmp	r0, #0
 800beec:	d106      	bne.n	800befc <__multiply+0x40>
 800beee:	21b1      	movs	r1, #177	; 0xb1
 800bef0:	4b48      	ldr	r3, [pc, #288]	; (800c014 <__multiply+0x158>)
 800bef2:	4849      	ldr	r0, [pc, #292]	; (800c018 <__multiply+0x15c>)
 800bef4:	9a02      	ldr	r2, [sp, #8]
 800bef6:	0049      	lsls	r1, r1, #1
 800bef8:	f000 fc98 	bl	800c82c <__assert_func>
 800befc:	9b02      	ldr	r3, [sp, #8]
 800befe:	2200      	movs	r2, #0
 800bf00:	3314      	adds	r3, #20
 800bf02:	469c      	mov	ip, r3
 800bf04:	19bb      	adds	r3, r7, r6
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	4463      	add	r3, ip
 800bf0a:	9304      	str	r3, [sp, #16]
 800bf0c:	4663      	mov	r3, ip
 800bf0e:	9904      	ldr	r1, [sp, #16]
 800bf10:	428b      	cmp	r3, r1
 800bf12:	d32a      	bcc.n	800bf6a <__multiply+0xae>
 800bf14:	0023      	movs	r3, r4
 800bf16:	00bf      	lsls	r7, r7, #2
 800bf18:	3314      	adds	r3, #20
 800bf1a:	3514      	adds	r5, #20
 800bf1c:	9308      	str	r3, [sp, #32]
 800bf1e:	00b6      	lsls	r6, r6, #2
 800bf20:	19db      	adds	r3, r3, r7
 800bf22:	9305      	str	r3, [sp, #20]
 800bf24:	19ab      	adds	r3, r5, r6
 800bf26:	9309      	str	r3, [sp, #36]	; 0x24
 800bf28:	2304      	movs	r3, #4
 800bf2a:	9306      	str	r3, [sp, #24]
 800bf2c:	0023      	movs	r3, r4
 800bf2e:	9a05      	ldr	r2, [sp, #20]
 800bf30:	3315      	adds	r3, #21
 800bf32:	9501      	str	r5, [sp, #4]
 800bf34:	429a      	cmp	r2, r3
 800bf36:	d305      	bcc.n	800bf44 <__multiply+0x88>
 800bf38:	1b13      	subs	r3, r2, r4
 800bf3a:	3b15      	subs	r3, #21
 800bf3c:	089b      	lsrs	r3, r3, #2
 800bf3e:	3301      	adds	r3, #1
 800bf40:	009b      	lsls	r3, r3, #2
 800bf42:	9306      	str	r3, [sp, #24]
 800bf44:	9b01      	ldr	r3, [sp, #4]
 800bf46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	d310      	bcc.n	800bf6e <__multiply+0xb2>
 800bf4c:	9b03      	ldr	r3, [sp, #12]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	dd05      	ble.n	800bf5e <__multiply+0xa2>
 800bf52:	9b04      	ldr	r3, [sp, #16]
 800bf54:	3b04      	subs	r3, #4
 800bf56:	9304      	str	r3, [sp, #16]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d056      	beq.n	800c00c <__multiply+0x150>
 800bf5e:	9b02      	ldr	r3, [sp, #8]
 800bf60:	9a03      	ldr	r2, [sp, #12]
 800bf62:	0018      	movs	r0, r3
 800bf64:	611a      	str	r2, [r3, #16]
 800bf66:	b00b      	add	sp, #44	; 0x2c
 800bf68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf6a:	c304      	stmia	r3!, {r2}
 800bf6c:	e7cf      	b.n	800bf0e <__multiply+0x52>
 800bf6e:	9b01      	ldr	r3, [sp, #4]
 800bf70:	6818      	ldr	r0, [r3, #0]
 800bf72:	b280      	uxth	r0, r0
 800bf74:	2800      	cmp	r0, #0
 800bf76:	d01e      	beq.n	800bfb6 <__multiply+0xfa>
 800bf78:	4667      	mov	r7, ip
 800bf7a:	2500      	movs	r5, #0
 800bf7c:	9e08      	ldr	r6, [sp, #32]
 800bf7e:	ce02      	ldmia	r6!, {r1}
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	9307      	str	r3, [sp, #28]
 800bf84:	b28b      	uxth	r3, r1
 800bf86:	4343      	muls	r3, r0
 800bf88:	001a      	movs	r2, r3
 800bf8a:	466b      	mov	r3, sp
 800bf8c:	8b9b      	ldrh	r3, [r3, #28]
 800bf8e:	18d3      	adds	r3, r2, r3
 800bf90:	195b      	adds	r3, r3, r5
 800bf92:	0c0d      	lsrs	r5, r1, #16
 800bf94:	4345      	muls	r5, r0
 800bf96:	9a07      	ldr	r2, [sp, #28]
 800bf98:	0c11      	lsrs	r1, r2, #16
 800bf9a:	1869      	adds	r1, r5, r1
 800bf9c:	0c1a      	lsrs	r2, r3, #16
 800bf9e:	188a      	adds	r2, r1, r2
 800bfa0:	b29b      	uxth	r3, r3
 800bfa2:	0c15      	lsrs	r5, r2, #16
 800bfa4:	0412      	lsls	r2, r2, #16
 800bfa6:	431a      	orrs	r2, r3
 800bfa8:	9b05      	ldr	r3, [sp, #20]
 800bfaa:	c704      	stmia	r7!, {r2}
 800bfac:	42b3      	cmp	r3, r6
 800bfae:	d8e6      	bhi.n	800bf7e <__multiply+0xc2>
 800bfb0:	4663      	mov	r3, ip
 800bfb2:	9a06      	ldr	r2, [sp, #24]
 800bfb4:	509d      	str	r5, [r3, r2]
 800bfb6:	9b01      	ldr	r3, [sp, #4]
 800bfb8:	6818      	ldr	r0, [r3, #0]
 800bfba:	0c00      	lsrs	r0, r0, #16
 800bfbc:	d020      	beq.n	800c000 <__multiply+0x144>
 800bfbe:	4663      	mov	r3, ip
 800bfc0:	0025      	movs	r5, r4
 800bfc2:	4661      	mov	r1, ip
 800bfc4:	2700      	movs	r7, #0
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	3514      	adds	r5, #20
 800bfca:	682a      	ldr	r2, [r5, #0]
 800bfcc:	680e      	ldr	r6, [r1, #0]
 800bfce:	b292      	uxth	r2, r2
 800bfd0:	4342      	muls	r2, r0
 800bfd2:	0c36      	lsrs	r6, r6, #16
 800bfd4:	1992      	adds	r2, r2, r6
 800bfd6:	19d2      	adds	r2, r2, r7
 800bfd8:	0416      	lsls	r6, r2, #16
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	431e      	orrs	r6, r3
 800bfde:	600e      	str	r6, [r1, #0]
 800bfe0:	cd40      	ldmia	r5!, {r6}
 800bfe2:	684b      	ldr	r3, [r1, #4]
 800bfe4:	0c36      	lsrs	r6, r6, #16
 800bfe6:	4346      	muls	r6, r0
 800bfe8:	b29b      	uxth	r3, r3
 800bfea:	0c12      	lsrs	r2, r2, #16
 800bfec:	18f3      	adds	r3, r6, r3
 800bfee:	189b      	adds	r3, r3, r2
 800bff0:	9a05      	ldr	r2, [sp, #20]
 800bff2:	0c1f      	lsrs	r7, r3, #16
 800bff4:	3104      	adds	r1, #4
 800bff6:	42aa      	cmp	r2, r5
 800bff8:	d8e7      	bhi.n	800bfca <__multiply+0x10e>
 800bffa:	4662      	mov	r2, ip
 800bffc:	9906      	ldr	r1, [sp, #24]
 800bffe:	5053      	str	r3, [r2, r1]
 800c000:	9b01      	ldr	r3, [sp, #4]
 800c002:	3304      	adds	r3, #4
 800c004:	9301      	str	r3, [sp, #4]
 800c006:	2304      	movs	r3, #4
 800c008:	449c      	add	ip, r3
 800c00a:	e79b      	b.n	800bf44 <__multiply+0x88>
 800c00c:	9b03      	ldr	r3, [sp, #12]
 800c00e:	3b01      	subs	r3, #1
 800c010:	9303      	str	r3, [sp, #12]
 800c012:	e79b      	b.n	800bf4c <__multiply+0x90>
 800c014:	0800fd80 	.word	0x0800fd80
 800c018:	0800fd91 	.word	0x0800fd91

0800c01c <__pow5mult>:
 800c01c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c01e:	2303      	movs	r3, #3
 800c020:	0015      	movs	r5, r2
 800c022:	0007      	movs	r7, r0
 800c024:	000e      	movs	r6, r1
 800c026:	401a      	ands	r2, r3
 800c028:	421d      	tst	r5, r3
 800c02a:	d008      	beq.n	800c03e <__pow5mult+0x22>
 800c02c:	4925      	ldr	r1, [pc, #148]	; (800c0c4 <__pow5mult+0xa8>)
 800c02e:	3a01      	subs	r2, #1
 800c030:	0092      	lsls	r2, r2, #2
 800c032:	5852      	ldr	r2, [r2, r1]
 800c034:	2300      	movs	r3, #0
 800c036:	0031      	movs	r1, r6
 800c038:	f7ff fe9c 	bl	800bd74 <__multadd>
 800c03c:	0006      	movs	r6, r0
 800c03e:	10ad      	asrs	r5, r5, #2
 800c040:	d03d      	beq.n	800c0be <__pow5mult+0xa2>
 800c042:	69fc      	ldr	r4, [r7, #28]
 800c044:	2c00      	cmp	r4, #0
 800c046:	d10f      	bne.n	800c068 <__pow5mult+0x4c>
 800c048:	2010      	movs	r0, #16
 800c04a:	f7ff fd6d 	bl	800bb28 <malloc>
 800c04e:	1e02      	subs	r2, r0, #0
 800c050:	61f8      	str	r0, [r7, #28]
 800c052:	d105      	bne.n	800c060 <__pow5mult+0x44>
 800c054:	21b4      	movs	r1, #180	; 0xb4
 800c056:	4b1c      	ldr	r3, [pc, #112]	; (800c0c8 <__pow5mult+0xac>)
 800c058:	481c      	ldr	r0, [pc, #112]	; (800c0cc <__pow5mult+0xb0>)
 800c05a:	31ff      	adds	r1, #255	; 0xff
 800c05c:	f000 fbe6 	bl	800c82c <__assert_func>
 800c060:	6044      	str	r4, [r0, #4]
 800c062:	6084      	str	r4, [r0, #8]
 800c064:	6004      	str	r4, [r0, #0]
 800c066:	60c4      	str	r4, [r0, #12]
 800c068:	69fb      	ldr	r3, [r7, #28]
 800c06a:	689c      	ldr	r4, [r3, #8]
 800c06c:	9301      	str	r3, [sp, #4]
 800c06e:	2c00      	cmp	r4, #0
 800c070:	d108      	bne.n	800c084 <__pow5mult+0x68>
 800c072:	0038      	movs	r0, r7
 800c074:	4916      	ldr	r1, [pc, #88]	; (800c0d0 <__pow5mult+0xb4>)
 800c076:	f7ff ff09 	bl	800be8c <__i2b>
 800c07a:	9b01      	ldr	r3, [sp, #4]
 800c07c:	0004      	movs	r4, r0
 800c07e:	6098      	str	r0, [r3, #8]
 800c080:	2300      	movs	r3, #0
 800c082:	6003      	str	r3, [r0, #0]
 800c084:	2301      	movs	r3, #1
 800c086:	421d      	tst	r5, r3
 800c088:	d00a      	beq.n	800c0a0 <__pow5mult+0x84>
 800c08a:	0031      	movs	r1, r6
 800c08c:	0022      	movs	r2, r4
 800c08e:	0038      	movs	r0, r7
 800c090:	f7ff ff14 	bl	800bebc <__multiply>
 800c094:	0031      	movs	r1, r6
 800c096:	9001      	str	r0, [sp, #4]
 800c098:	0038      	movs	r0, r7
 800c09a:	f7ff fe47 	bl	800bd2c <_Bfree>
 800c09e:	9e01      	ldr	r6, [sp, #4]
 800c0a0:	106d      	asrs	r5, r5, #1
 800c0a2:	d00c      	beq.n	800c0be <__pow5mult+0xa2>
 800c0a4:	6820      	ldr	r0, [r4, #0]
 800c0a6:	2800      	cmp	r0, #0
 800c0a8:	d107      	bne.n	800c0ba <__pow5mult+0x9e>
 800c0aa:	0022      	movs	r2, r4
 800c0ac:	0021      	movs	r1, r4
 800c0ae:	0038      	movs	r0, r7
 800c0b0:	f7ff ff04 	bl	800bebc <__multiply>
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	6020      	str	r0, [r4, #0]
 800c0b8:	6003      	str	r3, [r0, #0]
 800c0ba:	0004      	movs	r4, r0
 800c0bc:	e7e2      	b.n	800c084 <__pow5mult+0x68>
 800c0be:	0030      	movs	r0, r6
 800c0c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c0c2:	46c0      	nop			; (mov r8, r8)
 800c0c4:	0800fee0 	.word	0x0800fee0
 800c0c8:	0800fd11 	.word	0x0800fd11
 800c0cc:	0800fd91 	.word	0x0800fd91
 800c0d0:	00000271 	.word	0x00000271

0800c0d4 <__lshift>:
 800c0d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0d6:	000c      	movs	r4, r1
 800c0d8:	0017      	movs	r7, r2
 800c0da:	6923      	ldr	r3, [r4, #16]
 800c0dc:	1155      	asrs	r5, r2, #5
 800c0de:	b087      	sub	sp, #28
 800c0e0:	18eb      	adds	r3, r5, r3
 800c0e2:	9302      	str	r3, [sp, #8]
 800c0e4:	3301      	adds	r3, #1
 800c0e6:	9301      	str	r3, [sp, #4]
 800c0e8:	6849      	ldr	r1, [r1, #4]
 800c0ea:	68a3      	ldr	r3, [r4, #8]
 800c0ec:	9004      	str	r0, [sp, #16]
 800c0ee:	9a01      	ldr	r2, [sp, #4]
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	db10      	blt.n	800c116 <__lshift+0x42>
 800c0f4:	9804      	ldr	r0, [sp, #16]
 800c0f6:	f7ff fdd5 	bl	800bca4 <_Balloc>
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	0002      	movs	r2, r0
 800c0fe:	0006      	movs	r6, r0
 800c100:	0019      	movs	r1, r3
 800c102:	3214      	adds	r2, #20
 800c104:	4298      	cmp	r0, r3
 800c106:	d10c      	bne.n	800c122 <__lshift+0x4e>
 800c108:	31df      	adds	r1, #223	; 0xdf
 800c10a:	0032      	movs	r2, r6
 800c10c:	4b26      	ldr	r3, [pc, #152]	; (800c1a8 <__lshift+0xd4>)
 800c10e:	4827      	ldr	r0, [pc, #156]	; (800c1ac <__lshift+0xd8>)
 800c110:	31ff      	adds	r1, #255	; 0xff
 800c112:	f000 fb8b 	bl	800c82c <__assert_func>
 800c116:	3101      	adds	r1, #1
 800c118:	005b      	lsls	r3, r3, #1
 800c11a:	e7e8      	b.n	800c0ee <__lshift+0x1a>
 800c11c:	0098      	lsls	r0, r3, #2
 800c11e:	5011      	str	r1, [r2, r0]
 800c120:	3301      	adds	r3, #1
 800c122:	42ab      	cmp	r3, r5
 800c124:	dbfa      	blt.n	800c11c <__lshift+0x48>
 800c126:	43eb      	mvns	r3, r5
 800c128:	17db      	asrs	r3, r3, #31
 800c12a:	401d      	ands	r5, r3
 800c12c:	211f      	movs	r1, #31
 800c12e:	0023      	movs	r3, r4
 800c130:	0038      	movs	r0, r7
 800c132:	00ad      	lsls	r5, r5, #2
 800c134:	1955      	adds	r5, r2, r5
 800c136:	6922      	ldr	r2, [r4, #16]
 800c138:	3314      	adds	r3, #20
 800c13a:	0092      	lsls	r2, r2, #2
 800c13c:	4008      	ands	r0, r1
 800c13e:	4684      	mov	ip, r0
 800c140:	189a      	adds	r2, r3, r2
 800c142:	420f      	tst	r7, r1
 800c144:	d02a      	beq.n	800c19c <__lshift+0xc8>
 800c146:	3101      	adds	r1, #1
 800c148:	1a09      	subs	r1, r1, r0
 800c14a:	9105      	str	r1, [sp, #20]
 800c14c:	2100      	movs	r1, #0
 800c14e:	9503      	str	r5, [sp, #12]
 800c150:	4667      	mov	r7, ip
 800c152:	6818      	ldr	r0, [r3, #0]
 800c154:	40b8      	lsls	r0, r7
 800c156:	4308      	orrs	r0, r1
 800c158:	9903      	ldr	r1, [sp, #12]
 800c15a:	c101      	stmia	r1!, {r0}
 800c15c:	9103      	str	r1, [sp, #12]
 800c15e:	9805      	ldr	r0, [sp, #20]
 800c160:	cb02      	ldmia	r3!, {r1}
 800c162:	40c1      	lsrs	r1, r0
 800c164:	429a      	cmp	r2, r3
 800c166:	d8f3      	bhi.n	800c150 <__lshift+0x7c>
 800c168:	0020      	movs	r0, r4
 800c16a:	3015      	adds	r0, #21
 800c16c:	2304      	movs	r3, #4
 800c16e:	4282      	cmp	r2, r0
 800c170:	d304      	bcc.n	800c17c <__lshift+0xa8>
 800c172:	1b13      	subs	r3, r2, r4
 800c174:	3b15      	subs	r3, #21
 800c176:	089b      	lsrs	r3, r3, #2
 800c178:	3301      	adds	r3, #1
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	50e9      	str	r1, [r5, r3]
 800c17e:	2900      	cmp	r1, #0
 800c180:	d002      	beq.n	800c188 <__lshift+0xb4>
 800c182:	9b02      	ldr	r3, [sp, #8]
 800c184:	3302      	adds	r3, #2
 800c186:	9301      	str	r3, [sp, #4]
 800c188:	9b01      	ldr	r3, [sp, #4]
 800c18a:	9804      	ldr	r0, [sp, #16]
 800c18c:	3b01      	subs	r3, #1
 800c18e:	0021      	movs	r1, r4
 800c190:	6133      	str	r3, [r6, #16]
 800c192:	f7ff fdcb 	bl	800bd2c <_Bfree>
 800c196:	0030      	movs	r0, r6
 800c198:	b007      	add	sp, #28
 800c19a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c19c:	cb02      	ldmia	r3!, {r1}
 800c19e:	c502      	stmia	r5!, {r1}
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d8fb      	bhi.n	800c19c <__lshift+0xc8>
 800c1a4:	e7f0      	b.n	800c188 <__lshift+0xb4>
 800c1a6:	46c0      	nop			; (mov r8, r8)
 800c1a8:	0800fd80 	.word	0x0800fd80
 800c1ac:	0800fd91 	.word	0x0800fd91

0800c1b0 <__mcmp>:
 800c1b0:	b530      	push	{r4, r5, lr}
 800c1b2:	690b      	ldr	r3, [r1, #16]
 800c1b4:	6904      	ldr	r4, [r0, #16]
 800c1b6:	0002      	movs	r2, r0
 800c1b8:	1ae0      	subs	r0, r4, r3
 800c1ba:	429c      	cmp	r4, r3
 800c1bc:	d10e      	bne.n	800c1dc <__mcmp+0x2c>
 800c1be:	3214      	adds	r2, #20
 800c1c0:	009b      	lsls	r3, r3, #2
 800c1c2:	3114      	adds	r1, #20
 800c1c4:	0014      	movs	r4, r2
 800c1c6:	18c9      	adds	r1, r1, r3
 800c1c8:	18d2      	adds	r2, r2, r3
 800c1ca:	3a04      	subs	r2, #4
 800c1cc:	3904      	subs	r1, #4
 800c1ce:	6815      	ldr	r5, [r2, #0]
 800c1d0:	680b      	ldr	r3, [r1, #0]
 800c1d2:	429d      	cmp	r5, r3
 800c1d4:	d003      	beq.n	800c1de <__mcmp+0x2e>
 800c1d6:	2001      	movs	r0, #1
 800c1d8:	429d      	cmp	r5, r3
 800c1da:	d303      	bcc.n	800c1e4 <__mcmp+0x34>
 800c1dc:	bd30      	pop	{r4, r5, pc}
 800c1de:	4294      	cmp	r4, r2
 800c1e0:	d3f3      	bcc.n	800c1ca <__mcmp+0x1a>
 800c1e2:	e7fb      	b.n	800c1dc <__mcmp+0x2c>
 800c1e4:	4240      	negs	r0, r0
 800c1e6:	e7f9      	b.n	800c1dc <__mcmp+0x2c>

0800c1e8 <__mdiff>:
 800c1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1ea:	000e      	movs	r6, r1
 800c1ec:	0007      	movs	r7, r0
 800c1ee:	0011      	movs	r1, r2
 800c1f0:	0030      	movs	r0, r6
 800c1f2:	b087      	sub	sp, #28
 800c1f4:	0014      	movs	r4, r2
 800c1f6:	f7ff ffdb 	bl	800c1b0 <__mcmp>
 800c1fa:	1e05      	subs	r5, r0, #0
 800c1fc:	d110      	bne.n	800c220 <__mdiff+0x38>
 800c1fe:	0001      	movs	r1, r0
 800c200:	0038      	movs	r0, r7
 800c202:	f7ff fd4f 	bl	800bca4 <_Balloc>
 800c206:	1e02      	subs	r2, r0, #0
 800c208:	d104      	bne.n	800c214 <__mdiff+0x2c>
 800c20a:	4b3f      	ldr	r3, [pc, #252]	; (800c308 <__mdiff+0x120>)
 800c20c:	483f      	ldr	r0, [pc, #252]	; (800c30c <__mdiff+0x124>)
 800c20e:	4940      	ldr	r1, [pc, #256]	; (800c310 <__mdiff+0x128>)
 800c210:	f000 fb0c 	bl	800c82c <__assert_func>
 800c214:	2301      	movs	r3, #1
 800c216:	6145      	str	r5, [r0, #20]
 800c218:	6103      	str	r3, [r0, #16]
 800c21a:	0010      	movs	r0, r2
 800c21c:	b007      	add	sp, #28
 800c21e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c220:	2301      	movs	r3, #1
 800c222:	9301      	str	r3, [sp, #4]
 800c224:	2800      	cmp	r0, #0
 800c226:	db04      	blt.n	800c232 <__mdiff+0x4a>
 800c228:	0023      	movs	r3, r4
 800c22a:	0034      	movs	r4, r6
 800c22c:	001e      	movs	r6, r3
 800c22e:	2300      	movs	r3, #0
 800c230:	9301      	str	r3, [sp, #4]
 800c232:	0038      	movs	r0, r7
 800c234:	6861      	ldr	r1, [r4, #4]
 800c236:	f7ff fd35 	bl	800bca4 <_Balloc>
 800c23a:	1e02      	subs	r2, r0, #0
 800c23c:	d103      	bne.n	800c246 <__mdiff+0x5e>
 800c23e:	4b32      	ldr	r3, [pc, #200]	; (800c308 <__mdiff+0x120>)
 800c240:	4832      	ldr	r0, [pc, #200]	; (800c30c <__mdiff+0x124>)
 800c242:	4934      	ldr	r1, [pc, #208]	; (800c314 <__mdiff+0x12c>)
 800c244:	e7e4      	b.n	800c210 <__mdiff+0x28>
 800c246:	9b01      	ldr	r3, [sp, #4]
 800c248:	2700      	movs	r7, #0
 800c24a:	60c3      	str	r3, [r0, #12]
 800c24c:	6920      	ldr	r0, [r4, #16]
 800c24e:	3414      	adds	r4, #20
 800c250:	0083      	lsls	r3, r0, #2
 800c252:	18e3      	adds	r3, r4, r3
 800c254:	0021      	movs	r1, r4
 800c256:	9401      	str	r4, [sp, #4]
 800c258:	0034      	movs	r4, r6
 800c25a:	9302      	str	r3, [sp, #8]
 800c25c:	6933      	ldr	r3, [r6, #16]
 800c25e:	3414      	adds	r4, #20
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	18e3      	adds	r3, r4, r3
 800c264:	9303      	str	r3, [sp, #12]
 800c266:	0013      	movs	r3, r2
 800c268:	3314      	adds	r3, #20
 800c26a:	469c      	mov	ip, r3
 800c26c:	9305      	str	r3, [sp, #20]
 800c26e:	9104      	str	r1, [sp, #16]
 800c270:	9b04      	ldr	r3, [sp, #16]
 800c272:	cc02      	ldmia	r4!, {r1}
 800c274:	cb20      	ldmia	r3!, {r5}
 800c276:	9304      	str	r3, [sp, #16]
 800c278:	b2ab      	uxth	r3, r5
 800c27a:	19df      	adds	r7, r3, r7
 800c27c:	b28b      	uxth	r3, r1
 800c27e:	1afb      	subs	r3, r7, r3
 800c280:	0c09      	lsrs	r1, r1, #16
 800c282:	0c2d      	lsrs	r5, r5, #16
 800c284:	1a6d      	subs	r5, r5, r1
 800c286:	1419      	asrs	r1, r3, #16
 800c288:	1869      	adds	r1, r5, r1
 800c28a:	b29b      	uxth	r3, r3
 800c28c:	140f      	asrs	r7, r1, #16
 800c28e:	0409      	lsls	r1, r1, #16
 800c290:	4319      	orrs	r1, r3
 800c292:	4663      	mov	r3, ip
 800c294:	c302      	stmia	r3!, {r1}
 800c296:	469c      	mov	ip, r3
 800c298:	9b03      	ldr	r3, [sp, #12]
 800c29a:	42a3      	cmp	r3, r4
 800c29c:	d8e8      	bhi.n	800c270 <__mdiff+0x88>
 800c29e:	0031      	movs	r1, r6
 800c2a0:	9c03      	ldr	r4, [sp, #12]
 800c2a2:	3115      	adds	r1, #21
 800c2a4:	2304      	movs	r3, #4
 800c2a6:	428c      	cmp	r4, r1
 800c2a8:	d304      	bcc.n	800c2b4 <__mdiff+0xcc>
 800c2aa:	1ba3      	subs	r3, r4, r6
 800c2ac:	3b15      	subs	r3, #21
 800c2ae:	089b      	lsrs	r3, r3, #2
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	009b      	lsls	r3, r3, #2
 800c2b4:	9901      	ldr	r1, [sp, #4]
 800c2b6:	18cd      	adds	r5, r1, r3
 800c2b8:	9905      	ldr	r1, [sp, #20]
 800c2ba:	002e      	movs	r6, r5
 800c2bc:	18cb      	adds	r3, r1, r3
 800c2be:	469c      	mov	ip, r3
 800c2c0:	9902      	ldr	r1, [sp, #8]
 800c2c2:	428e      	cmp	r6, r1
 800c2c4:	d310      	bcc.n	800c2e8 <__mdiff+0x100>
 800c2c6:	9e02      	ldr	r6, [sp, #8]
 800c2c8:	1ee9      	subs	r1, r5, #3
 800c2ca:	2400      	movs	r4, #0
 800c2cc:	428e      	cmp	r6, r1
 800c2ce:	d304      	bcc.n	800c2da <__mdiff+0xf2>
 800c2d0:	0031      	movs	r1, r6
 800c2d2:	3103      	adds	r1, #3
 800c2d4:	1b49      	subs	r1, r1, r5
 800c2d6:	0889      	lsrs	r1, r1, #2
 800c2d8:	008c      	lsls	r4, r1, #2
 800c2da:	191b      	adds	r3, r3, r4
 800c2dc:	3b04      	subs	r3, #4
 800c2de:	6819      	ldr	r1, [r3, #0]
 800c2e0:	2900      	cmp	r1, #0
 800c2e2:	d00f      	beq.n	800c304 <__mdiff+0x11c>
 800c2e4:	6110      	str	r0, [r2, #16]
 800c2e6:	e798      	b.n	800c21a <__mdiff+0x32>
 800c2e8:	ce02      	ldmia	r6!, {r1}
 800c2ea:	b28c      	uxth	r4, r1
 800c2ec:	19e4      	adds	r4, r4, r7
 800c2ee:	0c0f      	lsrs	r7, r1, #16
 800c2f0:	1421      	asrs	r1, r4, #16
 800c2f2:	1879      	adds	r1, r7, r1
 800c2f4:	b2a4      	uxth	r4, r4
 800c2f6:	140f      	asrs	r7, r1, #16
 800c2f8:	0409      	lsls	r1, r1, #16
 800c2fa:	4321      	orrs	r1, r4
 800c2fc:	4664      	mov	r4, ip
 800c2fe:	c402      	stmia	r4!, {r1}
 800c300:	46a4      	mov	ip, r4
 800c302:	e7dd      	b.n	800c2c0 <__mdiff+0xd8>
 800c304:	3801      	subs	r0, #1
 800c306:	e7e9      	b.n	800c2dc <__mdiff+0xf4>
 800c308:	0800fd80 	.word	0x0800fd80
 800c30c:	0800fd91 	.word	0x0800fd91
 800c310:	00000237 	.word	0x00000237
 800c314:	00000245 	.word	0x00000245

0800c318 <__d2b>:
 800c318:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c31a:	2101      	movs	r1, #1
 800c31c:	0014      	movs	r4, r2
 800c31e:	001d      	movs	r5, r3
 800c320:	9f08      	ldr	r7, [sp, #32]
 800c322:	f7ff fcbf 	bl	800bca4 <_Balloc>
 800c326:	1e06      	subs	r6, r0, #0
 800c328:	d105      	bne.n	800c336 <__d2b+0x1e>
 800c32a:	0032      	movs	r2, r6
 800c32c:	4b24      	ldr	r3, [pc, #144]	; (800c3c0 <__d2b+0xa8>)
 800c32e:	4825      	ldr	r0, [pc, #148]	; (800c3c4 <__d2b+0xac>)
 800c330:	4925      	ldr	r1, [pc, #148]	; (800c3c8 <__d2b+0xb0>)
 800c332:	f000 fa7b 	bl	800c82c <__assert_func>
 800c336:	032b      	lsls	r3, r5, #12
 800c338:	006d      	lsls	r5, r5, #1
 800c33a:	0b1b      	lsrs	r3, r3, #12
 800c33c:	0d6d      	lsrs	r5, r5, #21
 800c33e:	d125      	bne.n	800c38c <__d2b+0x74>
 800c340:	9301      	str	r3, [sp, #4]
 800c342:	2c00      	cmp	r4, #0
 800c344:	d028      	beq.n	800c398 <__d2b+0x80>
 800c346:	4668      	mov	r0, sp
 800c348:	9400      	str	r4, [sp, #0]
 800c34a:	f7ff fd71 	bl	800be30 <__lo0bits>
 800c34e:	9b01      	ldr	r3, [sp, #4]
 800c350:	9900      	ldr	r1, [sp, #0]
 800c352:	2800      	cmp	r0, #0
 800c354:	d01e      	beq.n	800c394 <__d2b+0x7c>
 800c356:	2220      	movs	r2, #32
 800c358:	001c      	movs	r4, r3
 800c35a:	1a12      	subs	r2, r2, r0
 800c35c:	4094      	lsls	r4, r2
 800c35e:	0022      	movs	r2, r4
 800c360:	40c3      	lsrs	r3, r0
 800c362:	430a      	orrs	r2, r1
 800c364:	6172      	str	r2, [r6, #20]
 800c366:	9301      	str	r3, [sp, #4]
 800c368:	9c01      	ldr	r4, [sp, #4]
 800c36a:	61b4      	str	r4, [r6, #24]
 800c36c:	1e63      	subs	r3, r4, #1
 800c36e:	419c      	sbcs	r4, r3
 800c370:	3401      	adds	r4, #1
 800c372:	6134      	str	r4, [r6, #16]
 800c374:	2d00      	cmp	r5, #0
 800c376:	d017      	beq.n	800c3a8 <__d2b+0x90>
 800c378:	2435      	movs	r4, #53	; 0x35
 800c37a:	4b14      	ldr	r3, [pc, #80]	; (800c3cc <__d2b+0xb4>)
 800c37c:	18ed      	adds	r5, r5, r3
 800c37e:	182d      	adds	r5, r5, r0
 800c380:	603d      	str	r5, [r7, #0]
 800c382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c384:	1a24      	subs	r4, r4, r0
 800c386:	601c      	str	r4, [r3, #0]
 800c388:	0030      	movs	r0, r6
 800c38a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c38c:	2280      	movs	r2, #128	; 0x80
 800c38e:	0352      	lsls	r2, r2, #13
 800c390:	4313      	orrs	r3, r2
 800c392:	e7d5      	b.n	800c340 <__d2b+0x28>
 800c394:	6171      	str	r1, [r6, #20]
 800c396:	e7e7      	b.n	800c368 <__d2b+0x50>
 800c398:	a801      	add	r0, sp, #4
 800c39a:	f7ff fd49 	bl	800be30 <__lo0bits>
 800c39e:	9b01      	ldr	r3, [sp, #4]
 800c3a0:	2401      	movs	r4, #1
 800c3a2:	6173      	str	r3, [r6, #20]
 800c3a4:	3020      	adds	r0, #32
 800c3a6:	e7e4      	b.n	800c372 <__d2b+0x5a>
 800c3a8:	4b09      	ldr	r3, [pc, #36]	; (800c3d0 <__d2b+0xb8>)
 800c3aa:	18c0      	adds	r0, r0, r3
 800c3ac:	4b09      	ldr	r3, [pc, #36]	; (800c3d4 <__d2b+0xbc>)
 800c3ae:	6038      	str	r0, [r7, #0]
 800c3b0:	18e3      	adds	r3, r4, r3
 800c3b2:	009b      	lsls	r3, r3, #2
 800c3b4:	18f3      	adds	r3, r6, r3
 800c3b6:	6958      	ldr	r0, [r3, #20]
 800c3b8:	f7ff fd20 	bl	800bdfc <__hi0bits>
 800c3bc:	0164      	lsls	r4, r4, #5
 800c3be:	e7e0      	b.n	800c382 <__d2b+0x6a>
 800c3c0:	0800fd80 	.word	0x0800fd80
 800c3c4:	0800fd91 	.word	0x0800fd91
 800c3c8:	0000030f 	.word	0x0000030f
 800c3cc:	fffffbcd 	.word	0xfffffbcd
 800c3d0:	fffffbce 	.word	0xfffffbce
 800c3d4:	3fffffff 	.word	0x3fffffff

0800c3d8 <__ssputs_r>:
 800c3d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3da:	b085      	sub	sp, #20
 800c3dc:	9301      	str	r3, [sp, #4]
 800c3de:	9203      	str	r2, [sp, #12]
 800c3e0:	688e      	ldr	r6, [r1, #8]
 800c3e2:	9a01      	ldr	r2, [sp, #4]
 800c3e4:	0007      	movs	r7, r0
 800c3e6:	000c      	movs	r4, r1
 800c3e8:	680b      	ldr	r3, [r1, #0]
 800c3ea:	4296      	cmp	r6, r2
 800c3ec:	d831      	bhi.n	800c452 <__ssputs_r+0x7a>
 800c3ee:	898a      	ldrh	r2, [r1, #12]
 800c3f0:	2190      	movs	r1, #144	; 0x90
 800c3f2:	00c9      	lsls	r1, r1, #3
 800c3f4:	420a      	tst	r2, r1
 800c3f6:	d029      	beq.n	800c44c <__ssputs_r+0x74>
 800c3f8:	2003      	movs	r0, #3
 800c3fa:	6921      	ldr	r1, [r4, #16]
 800c3fc:	1a5b      	subs	r3, r3, r1
 800c3fe:	9302      	str	r3, [sp, #8]
 800c400:	6963      	ldr	r3, [r4, #20]
 800c402:	4343      	muls	r3, r0
 800c404:	0fdd      	lsrs	r5, r3, #31
 800c406:	18ed      	adds	r5, r5, r3
 800c408:	9b01      	ldr	r3, [sp, #4]
 800c40a:	9802      	ldr	r0, [sp, #8]
 800c40c:	3301      	adds	r3, #1
 800c40e:	181b      	adds	r3, r3, r0
 800c410:	106d      	asrs	r5, r5, #1
 800c412:	42ab      	cmp	r3, r5
 800c414:	d900      	bls.n	800c418 <__ssputs_r+0x40>
 800c416:	001d      	movs	r5, r3
 800c418:	0552      	lsls	r2, r2, #21
 800c41a:	d529      	bpl.n	800c470 <__ssputs_r+0x98>
 800c41c:	0029      	movs	r1, r5
 800c41e:	0038      	movs	r0, r7
 800c420:	f7ff fbae 	bl	800bb80 <_malloc_r>
 800c424:	1e06      	subs	r6, r0, #0
 800c426:	d02d      	beq.n	800c484 <__ssputs_r+0xac>
 800c428:	9a02      	ldr	r2, [sp, #8]
 800c42a:	6921      	ldr	r1, [r4, #16]
 800c42c:	f7fe fc8c 	bl	800ad48 <memcpy>
 800c430:	89a2      	ldrh	r2, [r4, #12]
 800c432:	4b19      	ldr	r3, [pc, #100]	; (800c498 <__ssputs_r+0xc0>)
 800c434:	401a      	ands	r2, r3
 800c436:	2380      	movs	r3, #128	; 0x80
 800c438:	4313      	orrs	r3, r2
 800c43a:	81a3      	strh	r3, [r4, #12]
 800c43c:	9b02      	ldr	r3, [sp, #8]
 800c43e:	6126      	str	r6, [r4, #16]
 800c440:	18f6      	adds	r6, r6, r3
 800c442:	6026      	str	r6, [r4, #0]
 800c444:	6165      	str	r5, [r4, #20]
 800c446:	9e01      	ldr	r6, [sp, #4]
 800c448:	1aed      	subs	r5, r5, r3
 800c44a:	60a5      	str	r5, [r4, #8]
 800c44c:	9b01      	ldr	r3, [sp, #4]
 800c44e:	429e      	cmp	r6, r3
 800c450:	d900      	bls.n	800c454 <__ssputs_r+0x7c>
 800c452:	9e01      	ldr	r6, [sp, #4]
 800c454:	0032      	movs	r2, r6
 800c456:	9903      	ldr	r1, [sp, #12]
 800c458:	6820      	ldr	r0, [r4, #0]
 800c45a:	f7fe fbcf 	bl	800abfc <memmove>
 800c45e:	2000      	movs	r0, #0
 800c460:	68a3      	ldr	r3, [r4, #8]
 800c462:	1b9b      	subs	r3, r3, r6
 800c464:	60a3      	str	r3, [r4, #8]
 800c466:	6823      	ldr	r3, [r4, #0]
 800c468:	199b      	adds	r3, r3, r6
 800c46a:	6023      	str	r3, [r4, #0]
 800c46c:	b005      	add	sp, #20
 800c46e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c470:	002a      	movs	r2, r5
 800c472:	0038      	movs	r0, r7
 800c474:	f000 fa37 	bl	800c8e6 <_realloc_r>
 800c478:	1e06      	subs	r6, r0, #0
 800c47a:	d1df      	bne.n	800c43c <__ssputs_r+0x64>
 800c47c:	0038      	movs	r0, r7
 800c47e:	6921      	ldr	r1, [r4, #16]
 800c480:	f7ff fb08 	bl	800ba94 <_free_r>
 800c484:	230c      	movs	r3, #12
 800c486:	2001      	movs	r0, #1
 800c488:	603b      	str	r3, [r7, #0]
 800c48a:	89a2      	ldrh	r2, [r4, #12]
 800c48c:	3334      	adds	r3, #52	; 0x34
 800c48e:	4313      	orrs	r3, r2
 800c490:	81a3      	strh	r3, [r4, #12]
 800c492:	4240      	negs	r0, r0
 800c494:	e7ea      	b.n	800c46c <__ssputs_r+0x94>
 800c496:	46c0      	nop			; (mov r8, r8)
 800c498:	fffffb7f 	.word	0xfffffb7f

0800c49c <_svfiprintf_r>:
 800c49c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c49e:	b0a1      	sub	sp, #132	; 0x84
 800c4a0:	9003      	str	r0, [sp, #12]
 800c4a2:	001d      	movs	r5, r3
 800c4a4:	898b      	ldrh	r3, [r1, #12]
 800c4a6:	000f      	movs	r7, r1
 800c4a8:	0016      	movs	r6, r2
 800c4aa:	061b      	lsls	r3, r3, #24
 800c4ac:	d511      	bpl.n	800c4d2 <_svfiprintf_r+0x36>
 800c4ae:	690b      	ldr	r3, [r1, #16]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d10e      	bne.n	800c4d2 <_svfiprintf_r+0x36>
 800c4b4:	2140      	movs	r1, #64	; 0x40
 800c4b6:	f7ff fb63 	bl	800bb80 <_malloc_r>
 800c4ba:	6038      	str	r0, [r7, #0]
 800c4bc:	6138      	str	r0, [r7, #16]
 800c4be:	2800      	cmp	r0, #0
 800c4c0:	d105      	bne.n	800c4ce <_svfiprintf_r+0x32>
 800c4c2:	230c      	movs	r3, #12
 800c4c4:	9a03      	ldr	r2, [sp, #12]
 800c4c6:	3801      	subs	r0, #1
 800c4c8:	6013      	str	r3, [r2, #0]
 800c4ca:	b021      	add	sp, #132	; 0x84
 800c4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4ce:	2340      	movs	r3, #64	; 0x40
 800c4d0:	617b      	str	r3, [r7, #20]
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	ac08      	add	r4, sp, #32
 800c4d6:	6163      	str	r3, [r4, #20]
 800c4d8:	3320      	adds	r3, #32
 800c4da:	7663      	strb	r3, [r4, #25]
 800c4dc:	3310      	adds	r3, #16
 800c4de:	76a3      	strb	r3, [r4, #26]
 800c4e0:	9507      	str	r5, [sp, #28]
 800c4e2:	0035      	movs	r5, r6
 800c4e4:	782b      	ldrb	r3, [r5, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d001      	beq.n	800c4ee <_svfiprintf_r+0x52>
 800c4ea:	2b25      	cmp	r3, #37	; 0x25
 800c4ec:	d148      	bne.n	800c580 <_svfiprintf_r+0xe4>
 800c4ee:	1bab      	subs	r3, r5, r6
 800c4f0:	9305      	str	r3, [sp, #20]
 800c4f2:	42b5      	cmp	r5, r6
 800c4f4:	d00b      	beq.n	800c50e <_svfiprintf_r+0x72>
 800c4f6:	0032      	movs	r2, r6
 800c4f8:	0039      	movs	r1, r7
 800c4fa:	9803      	ldr	r0, [sp, #12]
 800c4fc:	f7ff ff6c 	bl	800c3d8 <__ssputs_r>
 800c500:	3001      	adds	r0, #1
 800c502:	d100      	bne.n	800c506 <_svfiprintf_r+0x6a>
 800c504:	e0af      	b.n	800c666 <_svfiprintf_r+0x1ca>
 800c506:	6963      	ldr	r3, [r4, #20]
 800c508:	9a05      	ldr	r2, [sp, #20]
 800c50a:	189b      	adds	r3, r3, r2
 800c50c:	6163      	str	r3, [r4, #20]
 800c50e:	782b      	ldrb	r3, [r5, #0]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d100      	bne.n	800c516 <_svfiprintf_r+0x7a>
 800c514:	e0a7      	b.n	800c666 <_svfiprintf_r+0x1ca>
 800c516:	2201      	movs	r2, #1
 800c518:	2300      	movs	r3, #0
 800c51a:	4252      	negs	r2, r2
 800c51c:	6062      	str	r2, [r4, #4]
 800c51e:	a904      	add	r1, sp, #16
 800c520:	3254      	adds	r2, #84	; 0x54
 800c522:	1852      	adds	r2, r2, r1
 800c524:	1c6e      	adds	r6, r5, #1
 800c526:	6023      	str	r3, [r4, #0]
 800c528:	60e3      	str	r3, [r4, #12]
 800c52a:	60a3      	str	r3, [r4, #8]
 800c52c:	7013      	strb	r3, [r2, #0]
 800c52e:	65a3      	str	r3, [r4, #88]	; 0x58
 800c530:	4b55      	ldr	r3, [pc, #340]	; (800c688 <_svfiprintf_r+0x1ec>)
 800c532:	2205      	movs	r2, #5
 800c534:	0018      	movs	r0, r3
 800c536:	7831      	ldrb	r1, [r6, #0]
 800c538:	9305      	str	r3, [sp, #20]
 800c53a:	f7fe fbfa 	bl	800ad32 <memchr>
 800c53e:	1c75      	adds	r5, r6, #1
 800c540:	2800      	cmp	r0, #0
 800c542:	d11f      	bne.n	800c584 <_svfiprintf_r+0xe8>
 800c544:	6822      	ldr	r2, [r4, #0]
 800c546:	06d3      	lsls	r3, r2, #27
 800c548:	d504      	bpl.n	800c554 <_svfiprintf_r+0xb8>
 800c54a:	2353      	movs	r3, #83	; 0x53
 800c54c:	a904      	add	r1, sp, #16
 800c54e:	185b      	adds	r3, r3, r1
 800c550:	2120      	movs	r1, #32
 800c552:	7019      	strb	r1, [r3, #0]
 800c554:	0713      	lsls	r3, r2, #28
 800c556:	d504      	bpl.n	800c562 <_svfiprintf_r+0xc6>
 800c558:	2353      	movs	r3, #83	; 0x53
 800c55a:	a904      	add	r1, sp, #16
 800c55c:	185b      	adds	r3, r3, r1
 800c55e:	212b      	movs	r1, #43	; 0x2b
 800c560:	7019      	strb	r1, [r3, #0]
 800c562:	7833      	ldrb	r3, [r6, #0]
 800c564:	2b2a      	cmp	r3, #42	; 0x2a
 800c566:	d016      	beq.n	800c596 <_svfiprintf_r+0xfa>
 800c568:	0035      	movs	r5, r6
 800c56a:	2100      	movs	r1, #0
 800c56c:	200a      	movs	r0, #10
 800c56e:	68e3      	ldr	r3, [r4, #12]
 800c570:	782a      	ldrb	r2, [r5, #0]
 800c572:	1c6e      	adds	r6, r5, #1
 800c574:	3a30      	subs	r2, #48	; 0x30
 800c576:	2a09      	cmp	r2, #9
 800c578:	d94e      	bls.n	800c618 <_svfiprintf_r+0x17c>
 800c57a:	2900      	cmp	r1, #0
 800c57c:	d111      	bne.n	800c5a2 <_svfiprintf_r+0x106>
 800c57e:	e017      	b.n	800c5b0 <_svfiprintf_r+0x114>
 800c580:	3501      	adds	r5, #1
 800c582:	e7af      	b.n	800c4e4 <_svfiprintf_r+0x48>
 800c584:	9b05      	ldr	r3, [sp, #20]
 800c586:	6822      	ldr	r2, [r4, #0]
 800c588:	1ac0      	subs	r0, r0, r3
 800c58a:	2301      	movs	r3, #1
 800c58c:	4083      	lsls	r3, r0
 800c58e:	4313      	orrs	r3, r2
 800c590:	002e      	movs	r6, r5
 800c592:	6023      	str	r3, [r4, #0]
 800c594:	e7cc      	b.n	800c530 <_svfiprintf_r+0x94>
 800c596:	9b07      	ldr	r3, [sp, #28]
 800c598:	1d19      	adds	r1, r3, #4
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	9107      	str	r1, [sp, #28]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	db01      	blt.n	800c5a6 <_svfiprintf_r+0x10a>
 800c5a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5a4:	e004      	b.n	800c5b0 <_svfiprintf_r+0x114>
 800c5a6:	425b      	negs	r3, r3
 800c5a8:	60e3      	str	r3, [r4, #12]
 800c5aa:	2302      	movs	r3, #2
 800c5ac:	4313      	orrs	r3, r2
 800c5ae:	6023      	str	r3, [r4, #0]
 800c5b0:	782b      	ldrb	r3, [r5, #0]
 800c5b2:	2b2e      	cmp	r3, #46	; 0x2e
 800c5b4:	d10a      	bne.n	800c5cc <_svfiprintf_r+0x130>
 800c5b6:	786b      	ldrb	r3, [r5, #1]
 800c5b8:	2b2a      	cmp	r3, #42	; 0x2a
 800c5ba:	d135      	bne.n	800c628 <_svfiprintf_r+0x18c>
 800c5bc:	9b07      	ldr	r3, [sp, #28]
 800c5be:	3502      	adds	r5, #2
 800c5c0:	1d1a      	adds	r2, r3, #4
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	9207      	str	r2, [sp, #28]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	db2b      	blt.n	800c622 <_svfiprintf_r+0x186>
 800c5ca:	9309      	str	r3, [sp, #36]	; 0x24
 800c5cc:	4e2f      	ldr	r6, [pc, #188]	; (800c68c <_svfiprintf_r+0x1f0>)
 800c5ce:	2203      	movs	r2, #3
 800c5d0:	0030      	movs	r0, r6
 800c5d2:	7829      	ldrb	r1, [r5, #0]
 800c5d4:	f7fe fbad 	bl	800ad32 <memchr>
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d006      	beq.n	800c5ea <_svfiprintf_r+0x14e>
 800c5dc:	2340      	movs	r3, #64	; 0x40
 800c5de:	1b80      	subs	r0, r0, r6
 800c5e0:	4083      	lsls	r3, r0
 800c5e2:	6822      	ldr	r2, [r4, #0]
 800c5e4:	3501      	adds	r5, #1
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	6023      	str	r3, [r4, #0]
 800c5ea:	7829      	ldrb	r1, [r5, #0]
 800c5ec:	2206      	movs	r2, #6
 800c5ee:	4828      	ldr	r0, [pc, #160]	; (800c690 <_svfiprintf_r+0x1f4>)
 800c5f0:	1c6e      	adds	r6, r5, #1
 800c5f2:	7621      	strb	r1, [r4, #24]
 800c5f4:	f7fe fb9d 	bl	800ad32 <memchr>
 800c5f8:	2800      	cmp	r0, #0
 800c5fa:	d03c      	beq.n	800c676 <_svfiprintf_r+0x1da>
 800c5fc:	4b25      	ldr	r3, [pc, #148]	; (800c694 <_svfiprintf_r+0x1f8>)
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d125      	bne.n	800c64e <_svfiprintf_r+0x1b2>
 800c602:	2207      	movs	r2, #7
 800c604:	9b07      	ldr	r3, [sp, #28]
 800c606:	3307      	adds	r3, #7
 800c608:	4393      	bics	r3, r2
 800c60a:	3308      	adds	r3, #8
 800c60c:	9307      	str	r3, [sp, #28]
 800c60e:	6963      	ldr	r3, [r4, #20]
 800c610:	9a04      	ldr	r2, [sp, #16]
 800c612:	189b      	adds	r3, r3, r2
 800c614:	6163      	str	r3, [r4, #20]
 800c616:	e764      	b.n	800c4e2 <_svfiprintf_r+0x46>
 800c618:	4343      	muls	r3, r0
 800c61a:	0035      	movs	r5, r6
 800c61c:	2101      	movs	r1, #1
 800c61e:	189b      	adds	r3, r3, r2
 800c620:	e7a6      	b.n	800c570 <_svfiprintf_r+0xd4>
 800c622:	2301      	movs	r3, #1
 800c624:	425b      	negs	r3, r3
 800c626:	e7d0      	b.n	800c5ca <_svfiprintf_r+0x12e>
 800c628:	2300      	movs	r3, #0
 800c62a:	200a      	movs	r0, #10
 800c62c:	001a      	movs	r2, r3
 800c62e:	3501      	adds	r5, #1
 800c630:	6063      	str	r3, [r4, #4]
 800c632:	7829      	ldrb	r1, [r5, #0]
 800c634:	1c6e      	adds	r6, r5, #1
 800c636:	3930      	subs	r1, #48	; 0x30
 800c638:	2909      	cmp	r1, #9
 800c63a:	d903      	bls.n	800c644 <_svfiprintf_r+0x1a8>
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d0c5      	beq.n	800c5cc <_svfiprintf_r+0x130>
 800c640:	9209      	str	r2, [sp, #36]	; 0x24
 800c642:	e7c3      	b.n	800c5cc <_svfiprintf_r+0x130>
 800c644:	4342      	muls	r2, r0
 800c646:	0035      	movs	r5, r6
 800c648:	2301      	movs	r3, #1
 800c64a:	1852      	adds	r2, r2, r1
 800c64c:	e7f1      	b.n	800c632 <_svfiprintf_r+0x196>
 800c64e:	aa07      	add	r2, sp, #28
 800c650:	9200      	str	r2, [sp, #0]
 800c652:	0021      	movs	r1, r4
 800c654:	003a      	movs	r2, r7
 800c656:	4b10      	ldr	r3, [pc, #64]	; (800c698 <_svfiprintf_r+0x1fc>)
 800c658:	9803      	ldr	r0, [sp, #12]
 800c65a:	f7fd fdc9 	bl	800a1f0 <_printf_float>
 800c65e:	9004      	str	r0, [sp, #16]
 800c660:	9b04      	ldr	r3, [sp, #16]
 800c662:	3301      	adds	r3, #1
 800c664:	d1d3      	bne.n	800c60e <_svfiprintf_r+0x172>
 800c666:	89bb      	ldrh	r3, [r7, #12]
 800c668:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c66a:	065b      	lsls	r3, r3, #25
 800c66c:	d400      	bmi.n	800c670 <_svfiprintf_r+0x1d4>
 800c66e:	e72c      	b.n	800c4ca <_svfiprintf_r+0x2e>
 800c670:	2001      	movs	r0, #1
 800c672:	4240      	negs	r0, r0
 800c674:	e729      	b.n	800c4ca <_svfiprintf_r+0x2e>
 800c676:	aa07      	add	r2, sp, #28
 800c678:	9200      	str	r2, [sp, #0]
 800c67a:	0021      	movs	r1, r4
 800c67c:	003a      	movs	r2, r7
 800c67e:	4b06      	ldr	r3, [pc, #24]	; (800c698 <_svfiprintf_r+0x1fc>)
 800c680:	9803      	ldr	r0, [sp, #12]
 800c682:	f7fe f87b 	bl	800a77c <_printf_i>
 800c686:	e7ea      	b.n	800c65e <_svfiprintf_r+0x1c2>
 800c688:	0800feec 	.word	0x0800feec
 800c68c:	0800fef2 	.word	0x0800fef2
 800c690:	0800fef6 	.word	0x0800fef6
 800c694:	0800a1f1 	.word	0x0800a1f1
 800c698:	0800c3d9 	.word	0x0800c3d9

0800c69c <__sflush_r>:
 800c69c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c69e:	898b      	ldrh	r3, [r1, #12]
 800c6a0:	0005      	movs	r5, r0
 800c6a2:	000c      	movs	r4, r1
 800c6a4:	071a      	lsls	r2, r3, #28
 800c6a6:	d45c      	bmi.n	800c762 <__sflush_r+0xc6>
 800c6a8:	684a      	ldr	r2, [r1, #4]
 800c6aa:	2a00      	cmp	r2, #0
 800c6ac:	dc04      	bgt.n	800c6b8 <__sflush_r+0x1c>
 800c6ae:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800c6b0:	2a00      	cmp	r2, #0
 800c6b2:	dc01      	bgt.n	800c6b8 <__sflush_r+0x1c>
 800c6b4:	2000      	movs	r0, #0
 800c6b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c6b8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800c6ba:	2f00      	cmp	r7, #0
 800c6bc:	d0fa      	beq.n	800c6b4 <__sflush_r+0x18>
 800c6be:	2200      	movs	r2, #0
 800c6c0:	2080      	movs	r0, #128	; 0x80
 800c6c2:	682e      	ldr	r6, [r5, #0]
 800c6c4:	602a      	str	r2, [r5, #0]
 800c6c6:	001a      	movs	r2, r3
 800c6c8:	0140      	lsls	r0, r0, #5
 800c6ca:	6a21      	ldr	r1, [r4, #32]
 800c6cc:	4002      	ands	r2, r0
 800c6ce:	4203      	tst	r3, r0
 800c6d0:	d034      	beq.n	800c73c <__sflush_r+0xa0>
 800c6d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c6d4:	89a3      	ldrh	r3, [r4, #12]
 800c6d6:	075b      	lsls	r3, r3, #29
 800c6d8:	d506      	bpl.n	800c6e8 <__sflush_r+0x4c>
 800c6da:	6863      	ldr	r3, [r4, #4]
 800c6dc:	1ac0      	subs	r0, r0, r3
 800c6de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d001      	beq.n	800c6e8 <__sflush_r+0x4c>
 800c6e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c6e6:	1ac0      	subs	r0, r0, r3
 800c6e8:	0002      	movs	r2, r0
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	0028      	movs	r0, r5
 800c6ee:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800c6f0:	6a21      	ldr	r1, [r4, #32]
 800c6f2:	47b8      	blx	r7
 800c6f4:	89a2      	ldrh	r2, [r4, #12]
 800c6f6:	1c43      	adds	r3, r0, #1
 800c6f8:	d106      	bne.n	800c708 <__sflush_r+0x6c>
 800c6fa:	6829      	ldr	r1, [r5, #0]
 800c6fc:	291d      	cmp	r1, #29
 800c6fe:	d82c      	bhi.n	800c75a <__sflush_r+0xbe>
 800c700:	4b2a      	ldr	r3, [pc, #168]	; (800c7ac <__sflush_r+0x110>)
 800c702:	410b      	asrs	r3, r1
 800c704:	07db      	lsls	r3, r3, #31
 800c706:	d428      	bmi.n	800c75a <__sflush_r+0xbe>
 800c708:	2300      	movs	r3, #0
 800c70a:	6063      	str	r3, [r4, #4]
 800c70c:	6923      	ldr	r3, [r4, #16]
 800c70e:	6023      	str	r3, [r4, #0]
 800c710:	04d2      	lsls	r2, r2, #19
 800c712:	d505      	bpl.n	800c720 <__sflush_r+0x84>
 800c714:	1c43      	adds	r3, r0, #1
 800c716:	d102      	bne.n	800c71e <__sflush_r+0x82>
 800c718:	682b      	ldr	r3, [r5, #0]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d100      	bne.n	800c720 <__sflush_r+0x84>
 800c71e:	6560      	str	r0, [r4, #84]	; 0x54
 800c720:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c722:	602e      	str	r6, [r5, #0]
 800c724:	2900      	cmp	r1, #0
 800c726:	d0c5      	beq.n	800c6b4 <__sflush_r+0x18>
 800c728:	0023      	movs	r3, r4
 800c72a:	3344      	adds	r3, #68	; 0x44
 800c72c:	4299      	cmp	r1, r3
 800c72e:	d002      	beq.n	800c736 <__sflush_r+0x9a>
 800c730:	0028      	movs	r0, r5
 800c732:	f7ff f9af 	bl	800ba94 <_free_r>
 800c736:	2000      	movs	r0, #0
 800c738:	6360      	str	r0, [r4, #52]	; 0x34
 800c73a:	e7bc      	b.n	800c6b6 <__sflush_r+0x1a>
 800c73c:	2301      	movs	r3, #1
 800c73e:	0028      	movs	r0, r5
 800c740:	47b8      	blx	r7
 800c742:	1c43      	adds	r3, r0, #1
 800c744:	d1c6      	bne.n	800c6d4 <__sflush_r+0x38>
 800c746:	682b      	ldr	r3, [r5, #0]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d0c3      	beq.n	800c6d4 <__sflush_r+0x38>
 800c74c:	2b1d      	cmp	r3, #29
 800c74e:	d001      	beq.n	800c754 <__sflush_r+0xb8>
 800c750:	2b16      	cmp	r3, #22
 800c752:	d101      	bne.n	800c758 <__sflush_r+0xbc>
 800c754:	602e      	str	r6, [r5, #0]
 800c756:	e7ad      	b.n	800c6b4 <__sflush_r+0x18>
 800c758:	89a2      	ldrh	r2, [r4, #12]
 800c75a:	2340      	movs	r3, #64	; 0x40
 800c75c:	4313      	orrs	r3, r2
 800c75e:	81a3      	strh	r3, [r4, #12]
 800c760:	e7a9      	b.n	800c6b6 <__sflush_r+0x1a>
 800c762:	690e      	ldr	r6, [r1, #16]
 800c764:	2e00      	cmp	r6, #0
 800c766:	d0a5      	beq.n	800c6b4 <__sflush_r+0x18>
 800c768:	680f      	ldr	r7, [r1, #0]
 800c76a:	600e      	str	r6, [r1, #0]
 800c76c:	1bba      	subs	r2, r7, r6
 800c76e:	9201      	str	r2, [sp, #4]
 800c770:	2200      	movs	r2, #0
 800c772:	079b      	lsls	r3, r3, #30
 800c774:	d100      	bne.n	800c778 <__sflush_r+0xdc>
 800c776:	694a      	ldr	r2, [r1, #20]
 800c778:	60a2      	str	r2, [r4, #8]
 800c77a:	9b01      	ldr	r3, [sp, #4]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	dd99      	ble.n	800c6b4 <__sflush_r+0x18>
 800c780:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c782:	0032      	movs	r2, r6
 800c784:	001f      	movs	r7, r3
 800c786:	0028      	movs	r0, r5
 800c788:	9b01      	ldr	r3, [sp, #4]
 800c78a:	6a21      	ldr	r1, [r4, #32]
 800c78c:	47b8      	blx	r7
 800c78e:	2800      	cmp	r0, #0
 800c790:	dc06      	bgt.n	800c7a0 <__sflush_r+0x104>
 800c792:	2340      	movs	r3, #64	; 0x40
 800c794:	2001      	movs	r0, #1
 800c796:	89a2      	ldrh	r2, [r4, #12]
 800c798:	4240      	negs	r0, r0
 800c79a:	4313      	orrs	r3, r2
 800c79c:	81a3      	strh	r3, [r4, #12]
 800c79e:	e78a      	b.n	800c6b6 <__sflush_r+0x1a>
 800c7a0:	9b01      	ldr	r3, [sp, #4]
 800c7a2:	1836      	adds	r6, r6, r0
 800c7a4:	1a1b      	subs	r3, r3, r0
 800c7a6:	9301      	str	r3, [sp, #4]
 800c7a8:	e7e7      	b.n	800c77a <__sflush_r+0xde>
 800c7aa:	46c0      	nop			; (mov r8, r8)
 800c7ac:	dfbffffe 	.word	0xdfbffffe

0800c7b0 <_fflush_r>:
 800c7b0:	690b      	ldr	r3, [r1, #16]
 800c7b2:	b570      	push	{r4, r5, r6, lr}
 800c7b4:	0005      	movs	r5, r0
 800c7b6:	000c      	movs	r4, r1
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d102      	bne.n	800c7c2 <_fflush_r+0x12>
 800c7bc:	2500      	movs	r5, #0
 800c7be:	0028      	movs	r0, r5
 800c7c0:	bd70      	pop	{r4, r5, r6, pc}
 800c7c2:	2800      	cmp	r0, #0
 800c7c4:	d004      	beq.n	800c7d0 <_fflush_r+0x20>
 800c7c6:	6a03      	ldr	r3, [r0, #32]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d101      	bne.n	800c7d0 <_fflush_r+0x20>
 800c7cc:	f7fe f976 	bl	800aabc <__sinit>
 800c7d0:	220c      	movs	r2, #12
 800c7d2:	5ea3      	ldrsh	r3, [r4, r2]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d0f1      	beq.n	800c7bc <_fflush_r+0xc>
 800c7d8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c7da:	07d2      	lsls	r2, r2, #31
 800c7dc:	d404      	bmi.n	800c7e8 <_fflush_r+0x38>
 800c7de:	059b      	lsls	r3, r3, #22
 800c7e0:	d402      	bmi.n	800c7e8 <_fflush_r+0x38>
 800c7e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c7e4:	f7fe faa3 	bl	800ad2e <__retarget_lock_acquire_recursive>
 800c7e8:	0028      	movs	r0, r5
 800c7ea:	0021      	movs	r1, r4
 800c7ec:	f7ff ff56 	bl	800c69c <__sflush_r>
 800c7f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c7f2:	0005      	movs	r5, r0
 800c7f4:	07db      	lsls	r3, r3, #31
 800c7f6:	d4e2      	bmi.n	800c7be <_fflush_r+0xe>
 800c7f8:	89a3      	ldrh	r3, [r4, #12]
 800c7fa:	059b      	lsls	r3, r3, #22
 800c7fc:	d4df      	bmi.n	800c7be <_fflush_r+0xe>
 800c7fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c800:	f7fe fa96 	bl	800ad30 <__retarget_lock_release_recursive>
 800c804:	e7db      	b.n	800c7be <_fflush_r+0xe>
	...

0800c808 <_sbrk_r>:
 800c808:	2300      	movs	r3, #0
 800c80a:	b570      	push	{r4, r5, r6, lr}
 800c80c:	4d06      	ldr	r5, [pc, #24]	; (800c828 <_sbrk_r+0x20>)
 800c80e:	0004      	movs	r4, r0
 800c810:	0008      	movs	r0, r1
 800c812:	602b      	str	r3, [r5, #0]
 800c814:	f7f8 f9ec 	bl	8004bf0 <_sbrk>
 800c818:	1c43      	adds	r3, r0, #1
 800c81a:	d103      	bne.n	800c824 <_sbrk_r+0x1c>
 800c81c:	682b      	ldr	r3, [r5, #0]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d000      	beq.n	800c824 <_sbrk_r+0x1c>
 800c822:	6023      	str	r3, [r4, #0]
 800c824:	bd70      	pop	{r4, r5, r6, pc}
 800c826:	46c0      	nop			; (mov r8, r8)
 800c828:	20000a20 	.word	0x20000a20

0800c82c <__assert_func>:
 800c82c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c82e:	0014      	movs	r4, r2
 800c830:	001a      	movs	r2, r3
 800c832:	4b09      	ldr	r3, [pc, #36]	; (800c858 <__assert_func+0x2c>)
 800c834:	0005      	movs	r5, r0
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	000e      	movs	r6, r1
 800c83a:	68d8      	ldr	r0, [r3, #12]
 800c83c:	4b07      	ldr	r3, [pc, #28]	; (800c85c <__assert_func+0x30>)
 800c83e:	2c00      	cmp	r4, #0
 800c840:	d101      	bne.n	800c846 <__assert_func+0x1a>
 800c842:	4b07      	ldr	r3, [pc, #28]	; (800c860 <__assert_func+0x34>)
 800c844:	001c      	movs	r4, r3
 800c846:	4907      	ldr	r1, [pc, #28]	; (800c864 <__assert_func+0x38>)
 800c848:	9301      	str	r3, [sp, #4]
 800c84a:	9402      	str	r4, [sp, #8]
 800c84c:	002b      	movs	r3, r5
 800c84e:	9600      	str	r6, [sp, #0]
 800c850:	f000 f886 	bl	800c960 <fiprintf>
 800c854:	f000 f894 	bl	800c980 <abort>
 800c858:	20000108 	.word	0x20000108
 800c85c:	0800ff07 	.word	0x0800ff07
 800c860:	0800ff42 	.word	0x0800ff42
 800c864:	0800ff14 	.word	0x0800ff14

0800c868 <_calloc_r>:
 800c868:	b570      	push	{r4, r5, r6, lr}
 800c86a:	0c0b      	lsrs	r3, r1, #16
 800c86c:	0c15      	lsrs	r5, r2, #16
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d11e      	bne.n	800c8b0 <_calloc_r+0x48>
 800c872:	2d00      	cmp	r5, #0
 800c874:	d10c      	bne.n	800c890 <_calloc_r+0x28>
 800c876:	b289      	uxth	r1, r1
 800c878:	b294      	uxth	r4, r2
 800c87a:	434c      	muls	r4, r1
 800c87c:	0021      	movs	r1, r4
 800c87e:	f7ff f97f 	bl	800bb80 <_malloc_r>
 800c882:	1e05      	subs	r5, r0, #0
 800c884:	d01b      	beq.n	800c8be <_calloc_r+0x56>
 800c886:	0022      	movs	r2, r4
 800c888:	2100      	movs	r1, #0
 800c88a:	f7fe f9ca 	bl	800ac22 <memset>
 800c88e:	e016      	b.n	800c8be <_calloc_r+0x56>
 800c890:	1c2b      	adds	r3, r5, #0
 800c892:	1c0c      	adds	r4, r1, #0
 800c894:	b289      	uxth	r1, r1
 800c896:	b292      	uxth	r2, r2
 800c898:	434a      	muls	r2, r1
 800c89a:	b2a1      	uxth	r1, r4
 800c89c:	b29c      	uxth	r4, r3
 800c89e:	434c      	muls	r4, r1
 800c8a0:	0c13      	lsrs	r3, r2, #16
 800c8a2:	18e4      	adds	r4, r4, r3
 800c8a4:	0c23      	lsrs	r3, r4, #16
 800c8a6:	d107      	bne.n	800c8b8 <_calloc_r+0x50>
 800c8a8:	0424      	lsls	r4, r4, #16
 800c8aa:	b292      	uxth	r2, r2
 800c8ac:	4314      	orrs	r4, r2
 800c8ae:	e7e5      	b.n	800c87c <_calloc_r+0x14>
 800c8b0:	2d00      	cmp	r5, #0
 800c8b2:	d101      	bne.n	800c8b8 <_calloc_r+0x50>
 800c8b4:	1c14      	adds	r4, r2, #0
 800c8b6:	e7ed      	b.n	800c894 <_calloc_r+0x2c>
 800c8b8:	230c      	movs	r3, #12
 800c8ba:	2500      	movs	r5, #0
 800c8bc:	6003      	str	r3, [r0, #0]
 800c8be:	0028      	movs	r0, r5
 800c8c0:	bd70      	pop	{r4, r5, r6, pc}

0800c8c2 <__ascii_mbtowc>:
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	2900      	cmp	r1, #0
 800c8c6:	d100      	bne.n	800c8ca <__ascii_mbtowc+0x8>
 800c8c8:	a901      	add	r1, sp, #4
 800c8ca:	1e10      	subs	r0, r2, #0
 800c8cc:	d006      	beq.n	800c8dc <__ascii_mbtowc+0x1a>
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d006      	beq.n	800c8e0 <__ascii_mbtowc+0x1e>
 800c8d2:	7813      	ldrb	r3, [r2, #0]
 800c8d4:	600b      	str	r3, [r1, #0]
 800c8d6:	7810      	ldrb	r0, [r2, #0]
 800c8d8:	1e43      	subs	r3, r0, #1
 800c8da:	4198      	sbcs	r0, r3
 800c8dc:	b002      	add	sp, #8
 800c8de:	4770      	bx	lr
 800c8e0:	2002      	movs	r0, #2
 800c8e2:	4240      	negs	r0, r0
 800c8e4:	e7fa      	b.n	800c8dc <__ascii_mbtowc+0x1a>

0800c8e6 <_realloc_r>:
 800c8e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c8e8:	0007      	movs	r7, r0
 800c8ea:	000e      	movs	r6, r1
 800c8ec:	0014      	movs	r4, r2
 800c8ee:	2900      	cmp	r1, #0
 800c8f0:	d105      	bne.n	800c8fe <_realloc_r+0x18>
 800c8f2:	0011      	movs	r1, r2
 800c8f4:	f7ff f944 	bl	800bb80 <_malloc_r>
 800c8f8:	0005      	movs	r5, r0
 800c8fa:	0028      	movs	r0, r5
 800c8fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c8fe:	2a00      	cmp	r2, #0
 800c900:	d103      	bne.n	800c90a <_realloc_r+0x24>
 800c902:	f7ff f8c7 	bl	800ba94 <_free_r>
 800c906:	0025      	movs	r5, r4
 800c908:	e7f7      	b.n	800c8fa <_realloc_r+0x14>
 800c90a:	f000 f840 	bl	800c98e <_malloc_usable_size_r>
 800c90e:	9001      	str	r0, [sp, #4]
 800c910:	4284      	cmp	r4, r0
 800c912:	d803      	bhi.n	800c91c <_realloc_r+0x36>
 800c914:	0035      	movs	r5, r6
 800c916:	0843      	lsrs	r3, r0, #1
 800c918:	42a3      	cmp	r3, r4
 800c91a:	d3ee      	bcc.n	800c8fa <_realloc_r+0x14>
 800c91c:	0021      	movs	r1, r4
 800c91e:	0038      	movs	r0, r7
 800c920:	f7ff f92e 	bl	800bb80 <_malloc_r>
 800c924:	1e05      	subs	r5, r0, #0
 800c926:	d0e8      	beq.n	800c8fa <_realloc_r+0x14>
 800c928:	9b01      	ldr	r3, [sp, #4]
 800c92a:	0022      	movs	r2, r4
 800c92c:	429c      	cmp	r4, r3
 800c92e:	d900      	bls.n	800c932 <_realloc_r+0x4c>
 800c930:	001a      	movs	r2, r3
 800c932:	0031      	movs	r1, r6
 800c934:	0028      	movs	r0, r5
 800c936:	f7fe fa07 	bl	800ad48 <memcpy>
 800c93a:	0031      	movs	r1, r6
 800c93c:	0038      	movs	r0, r7
 800c93e:	f7ff f8a9 	bl	800ba94 <_free_r>
 800c942:	e7da      	b.n	800c8fa <_realloc_r+0x14>

0800c944 <__ascii_wctomb>:
 800c944:	0003      	movs	r3, r0
 800c946:	1e08      	subs	r0, r1, #0
 800c948:	d005      	beq.n	800c956 <__ascii_wctomb+0x12>
 800c94a:	2aff      	cmp	r2, #255	; 0xff
 800c94c:	d904      	bls.n	800c958 <__ascii_wctomb+0x14>
 800c94e:	228a      	movs	r2, #138	; 0x8a
 800c950:	2001      	movs	r0, #1
 800c952:	601a      	str	r2, [r3, #0]
 800c954:	4240      	negs	r0, r0
 800c956:	4770      	bx	lr
 800c958:	2001      	movs	r0, #1
 800c95a:	700a      	strb	r2, [r1, #0]
 800c95c:	e7fb      	b.n	800c956 <__ascii_wctomb+0x12>
	...

0800c960 <fiprintf>:
 800c960:	b40e      	push	{r1, r2, r3}
 800c962:	b517      	push	{r0, r1, r2, r4, lr}
 800c964:	4c05      	ldr	r4, [pc, #20]	; (800c97c <fiprintf+0x1c>)
 800c966:	ab05      	add	r3, sp, #20
 800c968:	cb04      	ldmia	r3!, {r2}
 800c96a:	0001      	movs	r1, r0
 800c96c:	6820      	ldr	r0, [r4, #0]
 800c96e:	9301      	str	r3, [sp, #4]
 800c970:	f000 f83c 	bl	800c9ec <_vfiprintf_r>
 800c974:	bc1e      	pop	{r1, r2, r3, r4}
 800c976:	bc08      	pop	{r3}
 800c978:	b003      	add	sp, #12
 800c97a:	4718      	bx	r3
 800c97c:	20000108 	.word	0x20000108

0800c980 <abort>:
 800c980:	2006      	movs	r0, #6
 800c982:	b510      	push	{r4, lr}
 800c984:	f000 fa1e 	bl	800cdc4 <raise>
 800c988:	2001      	movs	r0, #1
 800c98a:	f7f8 f8bf 	bl	8004b0c <_exit>

0800c98e <_malloc_usable_size_r>:
 800c98e:	1f0b      	subs	r3, r1, #4
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	1f18      	subs	r0, r3, #4
 800c994:	2b00      	cmp	r3, #0
 800c996:	da01      	bge.n	800c99c <_malloc_usable_size_r+0xe>
 800c998:	580b      	ldr	r3, [r1, r0]
 800c99a:	18c0      	adds	r0, r0, r3
 800c99c:	4770      	bx	lr

0800c99e <__sfputc_r>:
 800c99e:	6893      	ldr	r3, [r2, #8]
 800c9a0:	b510      	push	{r4, lr}
 800c9a2:	3b01      	subs	r3, #1
 800c9a4:	6093      	str	r3, [r2, #8]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	da04      	bge.n	800c9b4 <__sfputc_r+0x16>
 800c9aa:	6994      	ldr	r4, [r2, #24]
 800c9ac:	42a3      	cmp	r3, r4
 800c9ae:	db07      	blt.n	800c9c0 <__sfputc_r+0x22>
 800c9b0:	290a      	cmp	r1, #10
 800c9b2:	d005      	beq.n	800c9c0 <__sfputc_r+0x22>
 800c9b4:	6813      	ldr	r3, [r2, #0]
 800c9b6:	1c58      	adds	r0, r3, #1
 800c9b8:	6010      	str	r0, [r2, #0]
 800c9ba:	7019      	strb	r1, [r3, #0]
 800c9bc:	0008      	movs	r0, r1
 800c9be:	bd10      	pop	{r4, pc}
 800c9c0:	f000 f930 	bl	800cc24 <__swbuf_r>
 800c9c4:	0001      	movs	r1, r0
 800c9c6:	e7f9      	b.n	800c9bc <__sfputc_r+0x1e>

0800c9c8 <__sfputs_r>:
 800c9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ca:	0006      	movs	r6, r0
 800c9cc:	000f      	movs	r7, r1
 800c9ce:	0014      	movs	r4, r2
 800c9d0:	18d5      	adds	r5, r2, r3
 800c9d2:	42ac      	cmp	r4, r5
 800c9d4:	d101      	bne.n	800c9da <__sfputs_r+0x12>
 800c9d6:	2000      	movs	r0, #0
 800c9d8:	e007      	b.n	800c9ea <__sfputs_r+0x22>
 800c9da:	7821      	ldrb	r1, [r4, #0]
 800c9dc:	003a      	movs	r2, r7
 800c9de:	0030      	movs	r0, r6
 800c9e0:	f7ff ffdd 	bl	800c99e <__sfputc_r>
 800c9e4:	3401      	adds	r4, #1
 800c9e6:	1c43      	adds	r3, r0, #1
 800c9e8:	d1f3      	bne.n	800c9d2 <__sfputs_r+0xa>
 800c9ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c9ec <_vfiprintf_r>:
 800c9ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9ee:	b0a1      	sub	sp, #132	; 0x84
 800c9f0:	000f      	movs	r7, r1
 800c9f2:	0015      	movs	r5, r2
 800c9f4:	001e      	movs	r6, r3
 800c9f6:	9003      	str	r0, [sp, #12]
 800c9f8:	2800      	cmp	r0, #0
 800c9fa:	d004      	beq.n	800ca06 <_vfiprintf_r+0x1a>
 800c9fc:	6a03      	ldr	r3, [r0, #32]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d101      	bne.n	800ca06 <_vfiprintf_r+0x1a>
 800ca02:	f7fe f85b 	bl	800aabc <__sinit>
 800ca06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca08:	07db      	lsls	r3, r3, #31
 800ca0a:	d405      	bmi.n	800ca18 <_vfiprintf_r+0x2c>
 800ca0c:	89bb      	ldrh	r3, [r7, #12]
 800ca0e:	059b      	lsls	r3, r3, #22
 800ca10:	d402      	bmi.n	800ca18 <_vfiprintf_r+0x2c>
 800ca12:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ca14:	f7fe f98b 	bl	800ad2e <__retarget_lock_acquire_recursive>
 800ca18:	89bb      	ldrh	r3, [r7, #12]
 800ca1a:	071b      	lsls	r3, r3, #28
 800ca1c:	d502      	bpl.n	800ca24 <_vfiprintf_r+0x38>
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d113      	bne.n	800ca4c <_vfiprintf_r+0x60>
 800ca24:	0039      	movs	r1, r7
 800ca26:	9803      	ldr	r0, [sp, #12]
 800ca28:	f000 f93e 	bl	800cca8 <__swsetup_r>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	d00d      	beq.n	800ca4c <_vfiprintf_r+0x60>
 800ca30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ca32:	07db      	lsls	r3, r3, #31
 800ca34:	d503      	bpl.n	800ca3e <_vfiprintf_r+0x52>
 800ca36:	2001      	movs	r0, #1
 800ca38:	4240      	negs	r0, r0
 800ca3a:	b021      	add	sp, #132	; 0x84
 800ca3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca3e:	89bb      	ldrh	r3, [r7, #12]
 800ca40:	059b      	lsls	r3, r3, #22
 800ca42:	d4f8      	bmi.n	800ca36 <_vfiprintf_r+0x4a>
 800ca44:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ca46:	f7fe f973 	bl	800ad30 <__retarget_lock_release_recursive>
 800ca4a:	e7f4      	b.n	800ca36 <_vfiprintf_r+0x4a>
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	ac08      	add	r4, sp, #32
 800ca50:	6163      	str	r3, [r4, #20]
 800ca52:	3320      	adds	r3, #32
 800ca54:	7663      	strb	r3, [r4, #25]
 800ca56:	3310      	adds	r3, #16
 800ca58:	76a3      	strb	r3, [r4, #26]
 800ca5a:	9607      	str	r6, [sp, #28]
 800ca5c:	002e      	movs	r6, r5
 800ca5e:	7833      	ldrb	r3, [r6, #0]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d001      	beq.n	800ca68 <_vfiprintf_r+0x7c>
 800ca64:	2b25      	cmp	r3, #37	; 0x25
 800ca66:	d148      	bne.n	800cafa <_vfiprintf_r+0x10e>
 800ca68:	1b73      	subs	r3, r6, r5
 800ca6a:	9305      	str	r3, [sp, #20]
 800ca6c:	42ae      	cmp	r6, r5
 800ca6e:	d00b      	beq.n	800ca88 <_vfiprintf_r+0x9c>
 800ca70:	002a      	movs	r2, r5
 800ca72:	0039      	movs	r1, r7
 800ca74:	9803      	ldr	r0, [sp, #12]
 800ca76:	f7ff ffa7 	bl	800c9c8 <__sfputs_r>
 800ca7a:	3001      	adds	r0, #1
 800ca7c:	d100      	bne.n	800ca80 <_vfiprintf_r+0x94>
 800ca7e:	e0af      	b.n	800cbe0 <_vfiprintf_r+0x1f4>
 800ca80:	6963      	ldr	r3, [r4, #20]
 800ca82:	9a05      	ldr	r2, [sp, #20]
 800ca84:	189b      	adds	r3, r3, r2
 800ca86:	6163      	str	r3, [r4, #20]
 800ca88:	7833      	ldrb	r3, [r6, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d100      	bne.n	800ca90 <_vfiprintf_r+0xa4>
 800ca8e:	e0a7      	b.n	800cbe0 <_vfiprintf_r+0x1f4>
 800ca90:	2201      	movs	r2, #1
 800ca92:	2300      	movs	r3, #0
 800ca94:	4252      	negs	r2, r2
 800ca96:	6062      	str	r2, [r4, #4]
 800ca98:	a904      	add	r1, sp, #16
 800ca9a:	3254      	adds	r2, #84	; 0x54
 800ca9c:	1852      	adds	r2, r2, r1
 800ca9e:	1c75      	adds	r5, r6, #1
 800caa0:	6023      	str	r3, [r4, #0]
 800caa2:	60e3      	str	r3, [r4, #12]
 800caa4:	60a3      	str	r3, [r4, #8]
 800caa6:	7013      	strb	r3, [r2, #0]
 800caa8:	65a3      	str	r3, [r4, #88]	; 0x58
 800caaa:	4b59      	ldr	r3, [pc, #356]	; (800cc10 <_vfiprintf_r+0x224>)
 800caac:	2205      	movs	r2, #5
 800caae:	0018      	movs	r0, r3
 800cab0:	7829      	ldrb	r1, [r5, #0]
 800cab2:	9305      	str	r3, [sp, #20]
 800cab4:	f7fe f93d 	bl	800ad32 <memchr>
 800cab8:	1c6e      	adds	r6, r5, #1
 800caba:	2800      	cmp	r0, #0
 800cabc:	d11f      	bne.n	800cafe <_vfiprintf_r+0x112>
 800cabe:	6822      	ldr	r2, [r4, #0]
 800cac0:	06d3      	lsls	r3, r2, #27
 800cac2:	d504      	bpl.n	800cace <_vfiprintf_r+0xe2>
 800cac4:	2353      	movs	r3, #83	; 0x53
 800cac6:	a904      	add	r1, sp, #16
 800cac8:	185b      	adds	r3, r3, r1
 800caca:	2120      	movs	r1, #32
 800cacc:	7019      	strb	r1, [r3, #0]
 800cace:	0713      	lsls	r3, r2, #28
 800cad0:	d504      	bpl.n	800cadc <_vfiprintf_r+0xf0>
 800cad2:	2353      	movs	r3, #83	; 0x53
 800cad4:	a904      	add	r1, sp, #16
 800cad6:	185b      	adds	r3, r3, r1
 800cad8:	212b      	movs	r1, #43	; 0x2b
 800cada:	7019      	strb	r1, [r3, #0]
 800cadc:	782b      	ldrb	r3, [r5, #0]
 800cade:	2b2a      	cmp	r3, #42	; 0x2a
 800cae0:	d016      	beq.n	800cb10 <_vfiprintf_r+0x124>
 800cae2:	002e      	movs	r6, r5
 800cae4:	2100      	movs	r1, #0
 800cae6:	200a      	movs	r0, #10
 800cae8:	68e3      	ldr	r3, [r4, #12]
 800caea:	7832      	ldrb	r2, [r6, #0]
 800caec:	1c75      	adds	r5, r6, #1
 800caee:	3a30      	subs	r2, #48	; 0x30
 800caf0:	2a09      	cmp	r2, #9
 800caf2:	d94e      	bls.n	800cb92 <_vfiprintf_r+0x1a6>
 800caf4:	2900      	cmp	r1, #0
 800caf6:	d111      	bne.n	800cb1c <_vfiprintf_r+0x130>
 800caf8:	e017      	b.n	800cb2a <_vfiprintf_r+0x13e>
 800cafa:	3601      	adds	r6, #1
 800cafc:	e7af      	b.n	800ca5e <_vfiprintf_r+0x72>
 800cafe:	9b05      	ldr	r3, [sp, #20]
 800cb00:	6822      	ldr	r2, [r4, #0]
 800cb02:	1ac0      	subs	r0, r0, r3
 800cb04:	2301      	movs	r3, #1
 800cb06:	4083      	lsls	r3, r0
 800cb08:	4313      	orrs	r3, r2
 800cb0a:	0035      	movs	r5, r6
 800cb0c:	6023      	str	r3, [r4, #0]
 800cb0e:	e7cc      	b.n	800caaa <_vfiprintf_r+0xbe>
 800cb10:	9b07      	ldr	r3, [sp, #28]
 800cb12:	1d19      	adds	r1, r3, #4
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	9107      	str	r1, [sp, #28]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	db01      	blt.n	800cb20 <_vfiprintf_r+0x134>
 800cb1c:	930b      	str	r3, [sp, #44]	; 0x2c
 800cb1e:	e004      	b.n	800cb2a <_vfiprintf_r+0x13e>
 800cb20:	425b      	negs	r3, r3
 800cb22:	60e3      	str	r3, [r4, #12]
 800cb24:	2302      	movs	r3, #2
 800cb26:	4313      	orrs	r3, r2
 800cb28:	6023      	str	r3, [r4, #0]
 800cb2a:	7833      	ldrb	r3, [r6, #0]
 800cb2c:	2b2e      	cmp	r3, #46	; 0x2e
 800cb2e:	d10a      	bne.n	800cb46 <_vfiprintf_r+0x15a>
 800cb30:	7873      	ldrb	r3, [r6, #1]
 800cb32:	2b2a      	cmp	r3, #42	; 0x2a
 800cb34:	d135      	bne.n	800cba2 <_vfiprintf_r+0x1b6>
 800cb36:	9b07      	ldr	r3, [sp, #28]
 800cb38:	3602      	adds	r6, #2
 800cb3a:	1d1a      	adds	r2, r3, #4
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	9207      	str	r2, [sp, #28]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	db2b      	blt.n	800cb9c <_vfiprintf_r+0x1b0>
 800cb44:	9309      	str	r3, [sp, #36]	; 0x24
 800cb46:	4d33      	ldr	r5, [pc, #204]	; (800cc14 <_vfiprintf_r+0x228>)
 800cb48:	2203      	movs	r2, #3
 800cb4a:	0028      	movs	r0, r5
 800cb4c:	7831      	ldrb	r1, [r6, #0]
 800cb4e:	f7fe f8f0 	bl	800ad32 <memchr>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	d006      	beq.n	800cb64 <_vfiprintf_r+0x178>
 800cb56:	2340      	movs	r3, #64	; 0x40
 800cb58:	1b40      	subs	r0, r0, r5
 800cb5a:	4083      	lsls	r3, r0
 800cb5c:	6822      	ldr	r2, [r4, #0]
 800cb5e:	3601      	adds	r6, #1
 800cb60:	4313      	orrs	r3, r2
 800cb62:	6023      	str	r3, [r4, #0]
 800cb64:	7831      	ldrb	r1, [r6, #0]
 800cb66:	2206      	movs	r2, #6
 800cb68:	482b      	ldr	r0, [pc, #172]	; (800cc18 <_vfiprintf_r+0x22c>)
 800cb6a:	1c75      	adds	r5, r6, #1
 800cb6c:	7621      	strb	r1, [r4, #24]
 800cb6e:	f7fe f8e0 	bl	800ad32 <memchr>
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d043      	beq.n	800cbfe <_vfiprintf_r+0x212>
 800cb76:	4b29      	ldr	r3, [pc, #164]	; (800cc1c <_vfiprintf_r+0x230>)
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d125      	bne.n	800cbc8 <_vfiprintf_r+0x1dc>
 800cb7c:	2207      	movs	r2, #7
 800cb7e:	9b07      	ldr	r3, [sp, #28]
 800cb80:	3307      	adds	r3, #7
 800cb82:	4393      	bics	r3, r2
 800cb84:	3308      	adds	r3, #8
 800cb86:	9307      	str	r3, [sp, #28]
 800cb88:	6963      	ldr	r3, [r4, #20]
 800cb8a:	9a04      	ldr	r2, [sp, #16]
 800cb8c:	189b      	adds	r3, r3, r2
 800cb8e:	6163      	str	r3, [r4, #20]
 800cb90:	e764      	b.n	800ca5c <_vfiprintf_r+0x70>
 800cb92:	4343      	muls	r3, r0
 800cb94:	002e      	movs	r6, r5
 800cb96:	2101      	movs	r1, #1
 800cb98:	189b      	adds	r3, r3, r2
 800cb9a:	e7a6      	b.n	800caea <_vfiprintf_r+0xfe>
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	425b      	negs	r3, r3
 800cba0:	e7d0      	b.n	800cb44 <_vfiprintf_r+0x158>
 800cba2:	2300      	movs	r3, #0
 800cba4:	200a      	movs	r0, #10
 800cba6:	001a      	movs	r2, r3
 800cba8:	3601      	adds	r6, #1
 800cbaa:	6063      	str	r3, [r4, #4]
 800cbac:	7831      	ldrb	r1, [r6, #0]
 800cbae:	1c75      	adds	r5, r6, #1
 800cbb0:	3930      	subs	r1, #48	; 0x30
 800cbb2:	2909      	cmp	r1, #9
 800cbb4:	d903      	bls.n	800cbbe <_vfiprintf_r+0x1d2>
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d0c5      	beq.n	800cb46 <_vfiprintf_r+0x15a>
 800cbba:	9209      	str	r2, [sp, #36]	; 0x24
 800cbbc:	e7c3      	b.n	800cb46 <_vfiprintf_r+0x15a>
 800cbbe:	4342      	muls	r2, r0
 800cbc0:	002e      	movs	r6, r5
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	1852      	adds	r2, r2, r1
 800cbc6:	e7f1      	b.n	800cbac <_vfiprintf_r+0x1c0>
 800cbc8:	aa07      	add	r2, sp, #28
 800cbca:	9200      	str	r2, [sp, #0]
 800cbcc:	0021      	movs	r1, r4
 800cbce:	003a      	movs	r2, r7
 800cbd0:	4b13      	ldr	r3, [pc, #76]	; (800cc20 <_vfiprintf_r+0x234>)
 800cbd2:	9803      	ldr	r0, [sp, #12]
 800cbd4:	f7fd fb0c 	bl	800a1f0 <_printf_float>
 800cbd8:	9004      	str	r0, [sp, #16]
 800cbda:	9b04      	ldr	r3, [sp, #16]
 800cbdc:	3301      	adds	r3, #1
 800cbde:	d1d3      	bne.n	800cb88 <_vfiprintf_r+0x19c>
 800cbe0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cbe2:	07db      	lsls	r3, r3, #31
 800cbe4:	d405      	bmi.n	800cbf2 <_vfiprintf_r+0x206>
 800cbe6:	89bb      	ldrh	r3, [r7, #12]
 800cbe8:	059b      	lsls	r3, r3, #22
 800cbea:	d402      	bmi.n	800cbf2 <_vfiprintf_r+0x206>
 800cbec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cbee:	f7fe f89f 	bl	800ad30 <__retarget_lock_release_recursive>
 800cbf2:	89bb      	ldrh	r3, [r7, #12]
 800cbf4:	065b      	lsls	r3, r3, #25
 800cbf6:	d500      	bpl.n	800cbfa <_vfiprintf_r+0x20e>
 800cbf8:	e71d      	b.n	800ca36 <_vfiprintf_r+0x4a>
 800cbfa:	980d      	ldr	r0, [sp, #52]	; 0x34
 800cbfc:	e71d      	b.n	800ca3a <_vfiprintf_r+0x4e>
 800cbfe:	aa07      	add	r2, sp, #28
 800cc00:	9200      	str	r2, [sp, #0]
 800cc02:	0021      	movs	r1, r4
 800cc04:	003a      	movs	r2, r7
 800cc06:	4b06      	ldr	r3, [pc, #24]	; (800cc20 <_vfiprintf_r+0x234>)
 800cc08:	9803      	ldr	r0, [sp, #12]
 800cc0a:	f7fd fdb7 	bl	800a77c <_printf_i>
 800cc0e:	e7e3      	b.n	800cbd8 <_vfiprintf_r+0x1ec>
 800cc10:	0800feec 	.word	0x0800feec
 800cc14:	0800fef2 	.word	0x0800fef2
 800cc18:	0800fef6 	.word	0x0800fef6
 800cc1c:	0800a1f1 	.word	0x0800a1f1
 800cc20:	0800c9c9 	.word	0x0800c9c9

0800cc24 <__swbuf_r>:
 800cc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc26:	0006      	movs	r6, r0
 800cc28:	000d      	movs	r5, r1
 800cc2a:	0014      	movs	r4, r2
 800cc2c:	2800      	cmp	r0, #0
 800cc2e:	d004      	beq.n	800cc3a <__swbuf_r+0x16>
 800cc30:	6a03      	ldr	r3, [r0, #32]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d101      	bne.n	800cc3a <__swbuf_r+0x16>
 800cc36:	f7fd ff41 	bl	800aabc <__sinit>
 800cc3a:	69a3      	ldr	r3, [r4, #24]
 800cc3c:	60a3      	str	r3, [r4, #8]
 800cc3e:	89a3      	ldrh	r3, [r4, #12]
 800cc40:	071b      	lsls	r3, r3, #28
 800cc42:	d528      	bpl.n	800cc96 <__swbuf_r+0x72>
 800cc44:	6923      	ldr	r3, [r4, #16]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d025      	beq.n	800cc96 <__swbuf_r+0x72>
 800cc4a:	6923      	ldr	r3, [r4, #16]
 800cc4c:	6820      	ldr	r0, [r4, #0]
 800cc4e:	b2ef      	uxtb	r7, r5
 800cc50:	1ac0      	subs	r0, r0, r3
 800cc52:	6963      	ldr	r3, [r4, #20]
 800cc54:	b2ed      	uxtb	r5, r5
 800cc56:	4283      	cmp	r3, r0
 800cc58:	dc05      	bgt.n	800cc66 <__swbuf_r+0x42>
 800cc5a:	0021      	movs	r1, r4
 800cc5c:	0030      	movs	r0, r6
 800cc5e:	f7ff fda7 	bl	800c7b0 <_fflush_r>
 800cc62:	2800      	cmp	r0, #0
 800cc64:	d11d      	bne.n	800cca2 <__swbuf_r+0x7e>
 800cc66:	68a3      	ldr	r3, [r4, #8]
 800cc68:	3001      	adds	r0, #1
 800cc6a:	3b01      	subs	r3, #1
 800cc6c:	60a3      	str	r3, [r4, #8]
 800cc6e:	6823      	ldr	r3, [r4, #0]
 800cc70:	1c5a      	adds	r2, r3, #1
 800cc72:	6022      	str	r2, [r4, #0]
 800cc74:	701f      	strb	r7, [r3, #0]
 800cc76:	6963      	ldr	r3, [r4, #20]
 800cc78:	4283      	cmp	r3, r0
 800cc7a:	d004      	beq.n	800cc86 <__swbuf_r+0x62>
 800cc7c:	89a3      	ldrh	r3, [r4, #12]
 800cc7e:	07db      	lsls	r3, r3, #31
 800cc80:	d507      	bpl.n	800cc92 <__swbuf_r+0x6e>
 800cc82:	2d0a      	cmp	r5, #10
 800cc84:	d105      	bne.n	800cc92 <__swbuf_r+0x6e>
 800cc86:	0021      	movs	r1, r4
 800cc88:	0030      	movs	r0, r6
 800cc8a:	f7ff fd91 	bl	800c7b0 <_fflush_r>
 800cc8e:	2800      	cmp	r0, #0
 800cc90:	d107      	bne.n	800cca2 <__swbuf_r+0x7e>
 800cc92:	0028      	movs	r0, r5
 800cc94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc96:	0021      	movs	r1, r4
 800cc98:	0030      	movs	r0, r6
 800cc9a:	f000 f805 	bl	800cca8 <__swsetup_r>
 800cc9e:	2800      	cmp	r0, #0
 800cca0:	d0d3      	beq.n	800cc4a <__swbuf_r+0x26>
 800cca2:	2501      	movs	r5, #1
 800cca4:	426d      	negs	r5, r5
 800cca6:	e7f4      	b.n	800cc92 <__swbuf_r+0x6e>

0800cca8 <__swsetup_r>:
 800cca8:	4b30      	ldr	r3, [pc, #192]	; (800cd6c <__swsetup_r+0xc4>)
 800ccaa:	b570      	push	{r4, r5, r6, lr}
 800ccac:	0005      	movs	r5, r0
 800ccae:	6818      	ldr	r0, [r3, #0]
 800ccb0:	000c      	movs	r4, r1
 800ccb2:	2800      	cmp	r0, #0
 800ccb4:	d004      	beq.n	800ccc0 <__swsetup_r+0x18>
 800ccb6:	6a03      	ldr	r3, [r0, #32]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d101      	bne.n	800ccc0 <__swsetup_r+0x18>
 800ccbc:	f7fd fefe 	bl	800aabc <__sinit>
 800ccc0:	230c      	movs	r3, #12
 800ccc2:	5ee2      	ldrsh	r2, [r4, r3]
 800ccc4:	b293      	uxth	r3, r2
 800ccc6:	0711      	lsls	r1, r2, #28
 800ccc8:	d423      	bmi.n	800cd12 <__swsetup_r+0x6a>
 800ccca:	06d9      	lsls	r1, r3, #27
 800cccc:	d407      	bmi.n	800ccde <__swsetup_r+0x36>
 800ccce:	2309      	movs	r3, #9
 800ccd0:	2001      	movs	r0, #1
 800ccd2:	602b      	str	r3, [r5, #0]
 800ccd4:	3337      	adds	r3, #55	; 0x37
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	81a3      	strh	r3, [r4, #12]
 800ccda:	4240      	negs	r0, r0
 800ccdc:	bd70      	pop	{r4, r5, r6, pc}
 800ccde:	075b      	lsls	r3, r3, #29
 800cce0:	d513      	bpl.n	800cd0a <__swsetup_r+0x62>
 800cce2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cce4:	2900      	cmp	r1, #0
 800cce6:	d008      	beq.n	800ccfa <__swsetup_r+0x52>
 800cce8:	0023      	movs	r3, r4
 800ccea:	3344      	adds	r3, #68	; 0x44
 800ccec:	4299      	cmp	r1, r3
 800ccee:	d002      	beq.n	800ccf6 <__swsetup_r+0x4e>
 800ccf0:	0028      	movs	r0, r5
 800ccf2:	f7fe fecf 	bl	800ba94 <_free_r>
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	6363      	str	r3, [r4, #52]	; 0x34
 800ccfa:	2224      	movs	r2, #36	; 0x24
 800ccfc:	89a3      	ldrh	r3, [r4, #12]
 800ccfe:	4393      	bics	r3, r2
 800cd00:	81a3      	strh	r3, [r4, #12]
 800cd02:	2300      	movs	r3, #0
 800cd04:	6063      	str	r3, [r4, #4]
 800cd06:	6923      	ldr	r3, [r4, #16]
 800cd08:	6023      	str	r3, [r4, #0]
 800cd0a:	2308      	movs	r3, #8
 800cd0c:	89a2      	ldrh	r2, [r4, #12]
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	81a3      	strh	r3, [r4, #12]
 800cd12:	6923      	ldr	r3, [r4, #16]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d10b      	bne.n	800cd30 <__swsetup_r+0x88>
 800cd18:	21a0      	movs	r1, #160	; 0xa0
 800cd1a:	2280      	movs	r2, #128	; 0x80
 800cd1c:	89a3      	ldrh	r3, [r4, #12]
 800cd1e:	0089      	lsls	r1, r1, #2
 800cd20:	0092      	lsls	r2, r2, #2
 800cd22:	400b      	ands	r3, r1
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d003      	beq.n	800cd30 <__swsetup_r+0x88>
 800cd28:	0021      	movs	r1, r4
 800cd2a:	0028      	movs	r0, r5
 800cd2c:	f000 f892 	bl	800ce54 <__smakebuf_r>
 800cd30:	220c      	movs	r2, #12
 800cd32:	5ea3      	ldrsh	r3, [r4, r2]
 800cd34:	2001      	movs	r0, #1
 800cd36:	001a      	movs	r2, r3
 800cd38:	b299      	uxth	r1, r3
 800cd3a:	4002      	ands	r2, r0
 800cd3c:	4203      	tst	r3, r0
 800cd3e:	d00f      	beq.n	800cd60 <__swsetup_r+0xb8>
 800cd40:	2200      	movs	r2, #0
 800cd42:	60a2      	str	r2, [r4, #8]
 800cd44:	6962      	ldr	r2, [r4, #20]
 800cd46:	4252      	negs	r2, r2
 800cd48:	61a2      	str	r2, [r4, #24]
 800cd4a:	2000      	movs	r0, #0
 800cd4c:	6922      	ldr	r2, [r4, #16]
 800cd4e:	4282      	cmp	r2, r0
 800cd50:	d1c4      	bne.n	800ccdc <__swsetup_r+0x34>
 800cd52:	0609      	lsls	r1, r1, #24
 800cd54:	d5c2      	bpl.n	800ccdc <__swsetup_r+0x34>
 800cd56:	2240      	movs	r2, #64	; 0x40
 800cd58:	4313      	orrs	r3, r2
 800cd5a:	81a3      	strh	r3, [r4, #12]
 800cd5c:	3801      	subs	r0, #1
 800cd5e:	e7bd      	b.n	800ccdc <__swsetup_r+0x34>
 800cd60:	0788      	lsls	r0, r1, #30
 800cd62:	d400      	bmi.n	800cd66 <__swsetup_r+0xbe>
 800cd64:	6962      	ldr	r2, [r4, #20]
 800cd66:	60a2      	str	r2, [r4, #8]
 800cd68:	e7ef      	b.n	800cd4a <__swsetup_r+0xa2>
 800cd6a:	46c0      	nop			; (mov r8, r8)
 800cd6c:	20000108 	.word	0x20000108

0800cd70 <_raise_r>:
 800cd70:	b570      	push	{r4, r5, r6, lr}
 800cd72:	0004      	movs	r4, r0
 800cd74:	000d      	movs	r5, r1
 800cd76:	291f      	cmp	r1, #31
 800cd78:	d904      	bls.n	800cd84 <_raise_r+0x14>
 800cd7a:	2316      	movs	r3, #22
 800cd7c:	6003      	str	r3, [r0, #0]
 800cd7e:	2001      	movs	r0, #1
 800cd80:	4240      	negs	r0, r0
 800cd82:	bd70      	pop	{r4, r5, r6, pc}
 800cd84:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d004      	beq.n	800cd94 <_raise_r+0x24>
 800cd8a:	008a      	lsls	r2, r1, #2
 800cd8c:	189b      	adds	r3, r3, r2
 800cd8e:	681a      	ldr	r2, [r3, #0]
 800cd90:	2a00      	cmp	r2, #0
 800cd92:	d108      	bne.n	800cda6 <_raise_r+0x36>
 800cd94:	0020      	movs	r0, r4
 800cd96:	f000 f831 	bl	800cdfc <_getpid_r>
 800cd9a:	002a      	movs	r2, r5
 800cd9c:	0001      	movs	r1, r0
 800cd9e:	0020      	movs	r0, r4
 800cda0:	f000 f81a 	bl	800cdd8 <_kill_r>
 800cda4:	e7ed      	b.n	800cd82 <_raise_r+0x12>
 800cda6:	2000      	movs	r0, #0
 800cda8:	2a01      	cmp	r2, #1
 800cdaa:	d0ea      	beq.n	800cd82 <_raise_r+0x12>
 800cdac:	1c51      	adds	r1, r2, #1
 800cdae:	d103      	bne.n	800cdb8 <_raise_r+0x48>
 800cdb0:	2316      	movs	r3, #22
 800cdb2:	3001      	adds	r0, #1
 800cdb4:	6023      	str	r3, [r4, #0]
 800cdb6:	e7e4      	b.n	800cd82 <_raise_r+0x12>
 800cdb8:	2400      	movs	r4, #0
 800cdba:	0028      	movs	r0, r5
 800cdbc:	601c      	str	r4, [r3, #0]
 800cdbe:	4790      	blx	r2
 800cdc0:	0020      	movs	r0, r4
 800cdc2:	e7de      	b.n	800cd82 <_raise_r+0x12>

0800cdc4 <raise>:
 800cdc4:	b510      	push	{r4, lr}
 800cdc6:	4b03      	ldr	r3, [pc, #12]	; (800cdd4 <raise+0x10>)
 800cdc8:	0001      	movs	r1, r0
 800cdca:	6818      	ldr	r0, [r3, #0]
 800cdcc:	f7ff ffd0 	bl	800cd70 <_raise_r>
 800cdd0:	bd10      	pop	{r4, pc}
 800cdd2:	46c0      	nop			; (mov r8, r8)
 800cdd4:	20000108 	.word	0x20000108

0800cdd8 <_kill_r>:
 800cdd8:	2300      	movs	r3, #0
 800cdda:	b570      	push	{r4, r5, r6, lr}
 800cddc:	4d06      	ldr	r5, [pc, #24]	; (800cdf8 <_kill_r+0x20>)
 800cdde:	0004      	movs	r4, r0
 800cde0:	0008      	movs	r0, r1
 800cde2:	0011      	movs	r1, r2
 800cde4:	602b      	str	r3, [r5, #0]
 800cde6:	f7f7 fe81 	bl	8004aec <_kill>
 800cdea:	1c43      	adds	r3, r0, #1
 800cdec:	d103      	bne.n	800cdf6 <_kill_r+0x1e>
 800cdee:	682b      	ldr	r3, [r5, #0]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d000      	beq.n	800cdf6 <_kill_r+0x1e>
 800cdf4:	6023      	str	r3, [r4, #0]
 800cdf6:	bd70      	pop	{r4, r5, r6, pc}
 800cdf8:	20000a20 	.word	0x20000a20

0800cdfc <_getpid_r>:
 800cdfc:	b510      	push	{r4, lr}
 800cdfe:	f7f7 fe6f 	bl	8004ae0 <_getpid>
 800ce02:	bd10      	pop	{r4, pc}

0800ce04 <__swhatbuf_r>:
 800ce04:	b570      	push	{r4, r5, r6, lr}
 800ce06:	000e      	movs	r6, r1
 800ce08:	001d      	movs	r5, r3
 800ce0a:	230e      	movs	r3, #14
 800ce0c:	5ec9      	ldrsh	r1, [r1, r3]
 800ce0e:	0014      	movs	r4, r2
 800ce10:	b096      	sub	sp, #88	; 0x58
 800ce12:	2900      	cmp	r1, #0
 800ce14:	da0c      	bge.n	800ce30 <__swhatbuf_r+0x2c>
 800ce16:	89b2      	ldrh	r2, [r6, #12]
 800ce18:	2380      	movs	r3, #128	; 0x80
 800ce1a:	0011      	movs	r1, r2
 800ce1c:	4019      	ands	r1, r3
 800ce1e:	421a      	tst	r2, r3
 800ce20:	d013      	beq.n	800ce4a <__swhatbuf_r+0x46>
 800ce22:	2100      	movs	r1, #0
 800ce24:	3b40      	subs	r3, #64	; 0x40
 800ce26:	2000      	movs	r0, #0
 800ce28:	6029      	str	r1, [r5, #0]
 800ce2a:	6023      	str	r3, [r4, #0]
 800ce2c:	b016      	add	sp, #88	; 0x58
 800ce2e:	bd70      	pop	{r4, r5, r6, pc}
 800ce30:	466a      	mov	r2, sp
 800ce32:	f000 f84d 	bl	800ced0 <_fstat_r>
 800ce36:	2800      	cmp	r0, #0
 800ce38:	dbed      	blt.n	800ce16 <__swhatbuf_r+0x12>
 800ce3a:	23f0      	movs	r3, #240	; 0xf0
 800ce3c:	9901      	ldr	r1, [sp, #4]
 800ce3e:	021b      	lsls	r3, r3, #8
 800ce40:	4019      	ands	r1, r3
 800ce42:	4b03      	ldr	r3, [pc, #12]	; (800ce50 <__swhatbuf_r+0x4c>)
 800ce44:	18c9      	adds	r1, r1, r3
 800ce46:	424b      	negs	r3, r1
 800ce48:	4159      	adcs	r1, r3
 800ce4a:	2380      	movs	r3, #128	; 0x80
 800ce4c:	00db      	lsls	r3, r3, #3
 800ce4e:	e7ea      	b.n	800ce26 <__swhatbuf_r+0x22>
 800ce50:	ffffe000 	.word	0xffffe000

0800ce54 <__smakebuf_r>:
 800ce54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce56:	2602      	movs	r6, #2
 800ce58:	898b      	ldrh	r3, [r1, #12]
 800ce5a:	0005      	movs	r5, r0
 800ce5c:	000c      	movs	r4, r1
 800ce5e:	4233      	tst	r3, r6
 800ce60:	d006      	beq.n	800ce70 <__smakebuf_r+0x1c>
 800ce62:	0023      	movs	r3, r4
 800ce64:	3347      	adds	r3, #71	; 0x47
 800ce66:	6023      	str	r3, [r4, #0]
 800ce68:	6123      	str	r3, [r4, #16]
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	6163      	str	r3, [r4, #20]
 800ce6e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ce70:	466a      	mov	r2, sp
 800ce72:	ab01      	add	r3, sp, #4
 800ce74:	f7ff ffc6 	bl	800ce04 <__swhatbuf_r>
 800ce78:	9900      	ldr	r1, [sp, #0]
 800ce7a:	0007      	movs	r7, r0
 800ce7c:	0028      	movs	r0, r5
 800ce7e:	f7fe fe7f 	bl	800bb80 <_malloc_r>
 800ce82:	2800      	cmp	r0, #0
 800ce84:	d108      	bne.n	800ce98 <__smakebuf_r+0x44>
 800ce86:	220c      	movs	r2, #12
 800ce88:	5ea3      	ldrsh	r3, [r4, r2]
 800ce8a:	059a      	lsls	r2, r3, #22
 800ce8c:	d4ef      	bmi.n	800ce6e <__smakebuf_r+0x1a>
 800ce8e:	2203      	movs	r2, #3
 800ce90:	4393      	bics	r3, r2
 800ce92:	431e      	orrs	r6, r3
 800ce94:	81a6      	strh	r6, [r4, #12]
 800ce96:	e7e4      	b.n	800ce62 <__smakebuf_r+0xe>
 800ce98:	2380      	movs	r3, #128	; 0x80
 800ce9a:	89a2      	ldrh	r2, [r4, #12]
 800ce9c:	6020      	str	r0, [r4, #0]
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	81a3      	strh	r3, [r4, #12]
 800cea2:	9b00      	ldr	r3, [sp, #0]
 800cea4:	6120      	str	r0, [r4, #16]
 800cea6:	6163      	str	r3, [r4, #20]
 800cea8:	9b01      	ldr	r3, [sp, #4]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d00c      	beq.n	800cec8 <__smakebuf_r+0x74>
 800ceae:	0028      	movs	r0, r5
 800ceb0:	230e      	movs	r3, #14
 800ceb2:	5ee1      	ldrsh	r1, [r4, r3]
 800ceb4:	f000 f81e 	bl	800cef4 <_isatty_r>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d005      	beq.n	800cec8 <__smakebuf_r+0x74>
 800cebc:	2303      	movs	r3, #3
 800cebe:	89a2      	ldrh	r2, [r4, #12]
 800cec0:	439a      	bics	r2, r3
 800cec2:	3b02      	subs	r3, #2
 800cec4:	4313      	orrs	r3, r2
 800cec6:	81a3      	strh	r3, [r4, #12]
 800cec8:	89a3      	ldrh	r3, [r4, #12]
 800ceca:	433b      	orrs	r3, r7
 800cecc:	81a3      	strh	r3, [r4, #12]
 800cece:	e7ce      	b.n	800ce6e <__smakebuf_r+0x1a>

0800ced0 <_fstat_r>:
 800ced0:	2300      	movs	r3, #0
 800ced2:	b570      	push	{r4, r5, r6, lr}
 800ced4:	4d06      	ldr	r5, [pc, #24]	; (800cef0 <_fstat_r+0x20>)
 800ced6:	0004      	movs	r4, r0
 800ced8:	0008      	movs	r0, r1
 800ceda:	0011      	movs	r1, r2
 800cedc:	602b      	str	r3, [r5, #0]
 800cede:	f7f7 fe64 	bl	8004baa <_fstat>
 800cee2:	1c43      	adds	r3, r0, #1
 800cee4:	d103      	bne.n	800ceee <_fstat_r+0x1e>
 800cee6:	682b      	ldr	r3, [r5, #0]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d000      	beq.n	800ceee <_fstat_r+0x1e>
 800ceec:	6023      	str	r3, [r4, #0]
 800ceee:	bd70      	pop	{r4, r5, r6, pc}
 800cef0:	20000a20 	.word	0x20000a20

0800cef4 <_isatty_r>:
 800cef4:	2300      	movs	r3, #0
 800cef6:	b570      	push	{r4, r5, r6, lr}
 800cef8:	4d06      	ldr	r5, [pc, #24]	; (800cf14 <_isatty_r+0x20>)
 800cefa:	0004      	movs	r4, r0
 800cefc:	0008      	movs	r0, r1
 800cefe:	602b      	str	r3, [r5, #0]
 800cf00:	f7f7 fe61 	bl	8004bc6 <_isatty>
 800cf04:	1c43      	adds	r3, r0, #1
 800cf06:	d103      	bne.n	800cf10 <_isatty_r+0x1c>
 800cf08:	682b      	ldr	r3, [r5, #0]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d000      	beq.n	800cf10 <_isatty_r+0x1c>
 800cf0e:	6023      	str	r3, [r4, #0]
 800cf10:	bd70      	pop	{r4, r5, r6, pc}
 800cf12:	46c0      	nop			; (mov r8, r8)
 800cf14:	20000a20 	.word	0x20000a20

0800cf18 <_init>:
 800cf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf1a:	46c0      	nop			; (mov r8, r8)
 800cf1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf1e:	bc08      	pop	{r3}
 800cf20:	469e      	mov	lr, r3
 800cf22:	4770      	bx	lr

0800cf24 <_fini>:
 800cf24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf26:	46c0      	nop			; (mov r8, r8)
 800cf28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf2a:	bc08      	pop	{r3}
 800cf2c:	469e      	mov	lr, r3
 800cf2e:	4770      	bx	lr
