# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../VgaTerminal.srcs/sources_1/new/StreamBuffer.vhd" \

vhdl xil_defaultlib  \
"../../../../VgaTerminal.srcs/sim_1/new/StreamBuffer_TB.vhd" \

# Do not sort compile order
nosort
