Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.

Flow Summary

Flow Status,Successful - Thu Apr 01 18:52:24 2021
Quartus Prime Version,20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name,av1_esquematico
Top-level Entity Name,av1_esquematico
Family,MAX II
Device,EPM240T100C5
Timing Models,Final
Total logic elements,6 / 240 ( 3 % )
Total pins,18 / 80 ( 23 % )
Total virtual pins,0
UFM blocks,0 / 1 ( 0 % )