FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SCOPE_OUT_ANAL<0..7>";
2"CAEN_OUT_ANAL<0..7>";
3"PULSE_IN_ANAL<0..11>";
4"LVDS_TO_ECL_OUT";
5"SYNC24_LVDS_N";
6"SYNC24_LVDS_P";
7"SYNC_LVDS_N";
8"SYNC_LVDS_P";
9"GT_NIM";
10"ECL_TO_TTL_OUT";
11"TTL_TO_ECL_IN";
12"LVDS_TO_ECL_IN_P";
13"LVDS_TO_ECL_IN_N";
14"NIM_TO_ECL_IN";
15"ECL_TO_TTL_IN";
16"ECL_TO_NIM_IN";
17"ECL_TO_NIM_OUT";
18"ECL_TO_LVDS_OUT_N";
19"ECL_TO_LVDS_OUT_P";
20"NIM_TO_ECL_OUT";
21"TTL_TO_ECL_OUT";
22"ECL_TO_LVDS_IN";
23"SYNC24_P";
24"SYNC24_N";
25"GT_P";
26"GT_N";
27"GENERIC_DELAY_IN";
28"RIBBON_PULSE_IN_N";
29"PULSE_INV_IN";
30"PULSE_INV_OUT";
31"GENERIC_DELAY_OUT";
32"RIBBON_PULSE_IN_P";
33"RIBBON_PULSE_OUT_N";
34"RIBBON_PULSE_OUT_P";
35"GENERIC_PULSE_OUT";
36"SYNC_P";
37"SYNC_N";
38"MTCA_MIMIC2_PULSE_ANAL";
39"TUB_CLK_IN";
40"CLK100_P";
41"CLK100_N";
42"MTCA_MIMIC2_OUT_N";
43"SMELLIE_DELAY_IN";
44"TELLIE_DELAY_IN";
45"SMELLIE_DELAY_OUT";
46"TELLIE_DELAY_OUT";
47"SMELLIE_PULSE_OUT";
48"TELLIE_PULSE_OUT";
49"MTCA_MIMIC1_PULSE_ANAL";
50"MTCA_MIMIC1_OUT_P";
51"MTCA_MIMIC1_OUT_N";
52"MTCA_MIMIC2_OUT_P";
%"TRANSLATION_PORTS"
"1","(-175,1525)","0","tubii_tk2_lib","I21";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"ECL_TO_LVDS_IN"
VHDL_MODE"OUT"22;
"TTL_TO_ECL_OUT"
VHDL_MODE"IN"21;
"LVDS_TO_ECL_OUT"
VHDL_MODE"IN"4;
"NIM_TO_ECL_OUT"
VHDL_MODE"IN"20;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"IN"19;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"IN"18;
"ECL_TO_NIM_OUT"
VHDL_MODE"IN"17;
"ECL_TO_NIM_IN"
VHDL_MODE"OUT"16;
"ECL_TO_TTL_IN"
VHDL_MODE"OUT"15;
"NIM_TO_ECL_IN"
VHDL_MODE"OUT"14;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"OUT"13;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"OUT"12;
"TTL_TO_ECL_IN"
VHDL_MODE"OUT"11;
"ECL_TO_TTL_OUT"
VHDL_MODE"IN"10;
%"INPORT"
"1","(-1400,1850)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-1400,1800)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-1400,1725)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(-1400,1625)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-1400,1525)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-1400,1450)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"OUTPORT"
"1","(1175,1825)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(1175,1750)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(1200,1575)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(1200,1650)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"OUTPORT"
"1","(1150,1450)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(1150,1325)","0","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(1150,1225)","0","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"INPORT"
"1","(-1400,1325)","0","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"MTCA_MIMIC_PORTS"
"1","(-300,3175)","0","tubii_tk2_lib","I36";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"MTCA_MIMIC2_OUT_N \B"
VHDL_MODE"IN"42;
"MTCA_MIMIC2_OUT_P"
VHDL_MODE"IN"52;
"MTCA_MIMIC1_OUT_N \B"
VHDL_MODE"IN"51;
"MTCA_MIMIC1_OUT_P"
VHDL_MODE"IN"50;
"MTCA_MIMIC2_PULSE_ANAL"
VHDL_MODE"OUT"38;
"MTCA_MIMIC1_PULSE_ANAL"
VHDL_MODE"OUT"49;
%"INPORT"
"1","(-1400,3250)","0","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(-1400,3200)","0","standard","I38";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-1375,3125)","0","standard","I39";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"52;
%"INPORT"
"1","(-1375,3075)","0","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"OUTPORT"
"1","(825,3400)","0","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"49;
%"OUTPORT"
"1","(825,3325)","0","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
%"ELLIE_PORTS"
"1","(-75,4075)","0","tubii_tk2_lib","I43";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TELLIE_PULSE_OUT"
VHDL_MODE"IN"48;
"SMELLIE_PULSE_OUT"
VHDL_MODE"IN"47;
"TELLIE_DELAY_OUT"
VHDL_MODE"IN"46;
"SMELLIE_DELAY_OUT"
VHDL_MODE"IN"45;
"TELLIE_DELAY_IN"
VHDL_MODE"OUT"44;
"SMELLIE_DELAY_IN"
VHDL_MODE"OUT"43;
%"OUTPORT"
"1","(975,4325)","0","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"43;
%"OUTPORT"
"1","(975,4250)","0","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"44;
%"INPORT"
"1","(-1200,4150)","0","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"45;
%"INPORT"
"1","(-1200,4075)","0","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"INPORT"
"1","(-1200,4000)","0","standard","I48";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(-1200,3925)","0","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"CLOCK_PORTS"
"1","(-150,2350)","0","tubii_tk2_lib","I50";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"CLK100_N \B"
VHDL_MODE"IN"41;
"CLK100_P"
VHDL_MODE"IN"40;
"TUB_CLK_IN"
VHDL_MODE"OUT"39;
%"INPORT"
"1","(-950,2525)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(-950,2450)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"OUTPORT"
"1","(750,2450)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"39;
%"TIME_BUS_PORTS"
"1","(2700,3600)","0","tubii_tk2_lib","I54";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"GT_N \B"
VHDL_MODE"OUT"26;
"GT_P"
VHDL_MODE"OUT"25;
"SYNC24_N \B"
VHDL_MODE"OUT"24;
"SYNC24_P"
VHDL_MODE"OUT"23;
"SYNC_N \B"
VHDL_MODE"OUT"37;
"SYNC_P"
VHDL_MODE"OUT"36;
%"OUTPORT"
"1","(4175,3850)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(4175,3775)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"OUTPORT"
"1","(4175,3675)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(4175,3625)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"OUTPORT"
"1","(4175,3525)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(4175,3475)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"GENERAL_UTILITIES_PORTS"
"1","(2600,2425)","0","tubii_tk2_lib","I61";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"GENERIC_PULSE_OUT"
VHDL_MODE"IN"35;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"IN"34;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"IN"33;
"GENERIC_DELAY_IN"
VHDL_MODE"OUT"27;
"RIBBON_PULSE_IN_P"
VHDL_MODE"OUT"32;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"OUT"28;
"PULSE_INV_IN"
VHDL_MODE"OUT"29;
"PULSE_INV_OUT"
VHDL_MODE"IN"30;
"GENERIC_DELAY_OUT"
VHDL_MODE"IN"31;
%"OUTPORT"
"1","(3850,2700)","0","standard","I62";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(3850,2625)","0","standard","I63";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(3850,2525)","0","standard","I64";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(3850,2450)","0","standard","I65";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"INPORT"
"1","(1450,2700)","0","standard","I66";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(1450,2625)","0","standard","I67";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(1450,2525)","0","standard","I68";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(1450,2475)","0","standard","I69";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(1450,2400)","0","standard","I70";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"CAEN_PORTS"
"1","(-200,525)","0","tubii_tk2_lib","I71";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"OUT"3;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"IN"1;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"IN"2;
"SYNC24_LVDS_N \B"
VHDL_MODE"IN"5;
"SYNC24_LVDS_P"
VHDL_MODE"IN"6;
"SYNC_LVDS_N \B"
VHDL_MODE"IN"7;
"SYNC_LVDS_P"
VHDL_MODE"IN"8;
"GT_NIM"
VHDL_MODE"IN"9;
%"INPORT"
"1","(-1800,800)","0","standard","I72";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-1800,725)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-1800,650)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"INPORT"
"1","(-1800,550)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-1800,475)","0","standard","I76";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-1800,400)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"INPORT"
"1","(-1800,300)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"OUTPORT"
"1","(1350,650)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
END.
