# Synopsys Constraint Checker(syntax only), version maplat, Build 1682R, built Mar 10 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Dec 06 21:59:39 2017


##### DESIGN INFO #######################################################

Top View:                "topp04"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock                                           Clock                   Clock
Clock                               Frequency     Period        Type                                            Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                                          system_clkgroup         7    
div00|outdiv_derived_clock          2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     207  
osc00|osc_int_inferred_clock        2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     23   
pcinc04|outFlagpc_derived_clock     2.1 MHz       480.769       derived (from div00|outdiv_derived_clock)       Inferred_clkgroup_0     149  
=============================================================================================================================================
