@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running 'C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'William' on host 'nalu' (Windows NT_amd64 version 6.2) on Sat Aug 08 15:11:07 +0800 2015
            in directory 'D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab2'
@I [HLS-10] Opening project 'D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj'.
@I [HLS-10] Adding design file 'adders_io.c' to the project
@I [HLS-10] Adding test bench file 'adders_io_test.c' to the project
@I [HLS-10] Opening solution 'D:/opt/source/Vivado/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 2ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'adders_io.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 8.519 seconds; current memory usage: 69.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'adders_io' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'adders_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 70.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'adders_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.093 seconds; current memory usage: 70.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'adders_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'adders_io/in1' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'adders_io/in2' to 'ap_ack'.
@I [RTGEN-500] Setting interface mode on port 'adders_io/in_out1' to 'ap_hs'.
@I [RTGEN-500] Setting interface mode on function 'adders_io' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'adders_io'.
@I [HLS-111] Elapsed time: 0.065 seconds; current memory usage: 70.2 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'adders_io'.
@I [WVHDL-304] Generating RTL VHDL for 'adders_io'.
@I [WVLOG-307] Generating RTL Verilog for 'adders_io'.
@I [HLS-112] Total elapsed time: 9.388 seconds; peak memory usage: 70.2 MB.
@I [LIC-101] Checked in feature [HLS]
