vhdl xil_defaultlib  \
"../../../ip/rgb2dvi_0/src/ClockGen.vhd" \
"../../../ip/rgb2dvi_0/src/SyncAsync.vhd" \
"../../../ip/rgb2dvi_0/src/SyncAsyncReset.vhd" \
"../../../ip/rgb2dvi_0/src/DVI_Constants.vhd" \
"../../../ip/rgb2dvi_0/src/OutputSERDES.vhd" \
"../../../ip/rgb2dvi_0/src/TMDS_Encoder.vhd" \
"../../../ip/rgb2dvi_0/src/rgb2dvi.vhd" \
"../../../ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" \

nosort
