
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /scratch/opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/scratch/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'cmk265' on host 'havarti.cs.cornell.edu' (Linux_x86_64 version 5.4.0-137-generic) on Fri Mar 08 08:37:51 EST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/scratch/cmk265/learning/calyx-resource-eval/hls-projects/lu'
Sourcing Tcl script '../hls.tcl'
INFO: [HLS 200-1510] Running: open_project benchmark.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/scratch/cmk265/learning/calyx-resource-eval/hls-projects/lu/benchmark.prj'.
WARNING: [HLS 200-40] No /scratch/cmk265/learning/calyx-resource-eval/hls-projects/lu/benchmark.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top kernel_lu 
INFO: [HLS 200-1510] Running: add_files ./lu.cpp -cflags -std=c++11 -DVHLS 
INFO: [HLS 200-10] Adding design file './lu.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/scratch/cmk265/learning/calyx-resource-eval/hls-projects/lu/benchmark.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 7 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 189.855 MB.
INFO: [HLS 200-10] Analyzing design file './lu.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: ./lu.cpp:10:9
WARNING: [HLS 207-1017] unknown pragma ignored: ./lu.cpp:24:9
WARNING: [HLS 207-5301] unused parameter 'n': ./lu.cpp:7:64
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.52 seconds; current allocated memory: 191.503 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.38 seconds; current allocated memory: 192.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.606 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 193.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 193.061 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (./lu.cpp:8) in function 'kernel_lu' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_5' (./lu.cpp:8) in function 'kernel_lu' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.567 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_2' (./lu.cpp:8:10) in function 'kernel_lu' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_4' (./lu.cpp:8:10) in function 'kernel_lu'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (./lu.cpp:8:7) in function 'kernel_lu' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 206.411 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_lu' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_lu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln20_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_3'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('A_load_4', ./lu.cpp:14) on array 'A' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_13_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('A_load_7', ./lu.cpp:20) on array 'A' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_18_4_VITIS_LOOP_19_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 207.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 207.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_lu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_lu/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_lu/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_lu' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'kernel_lu/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_10ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_lu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.906 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_lu_mul_9ns_9ns_18_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_lu_mul_32s_32s_32_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_lu_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 217.833 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_lu.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_lu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.71 seconds. CPU system time: 0.93 seconds. Elapsed time: 5.82 seconds; current allocated memory: 218.049 MB.
INFO: [HLS 200-112] Total CPU user time: 7.46 seconds. Total CPU system time: 1.57 seconds. Total elapsed time: 7.29 seconds; peak allocated memory: 217.833 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Mar  8 08:37:58 2024...
