// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _randombytes_HH_
#define _randombytes_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "AES256_CTR_DRBG_Upda.h"
#include "Cipher.h"
#include "KeyExpansion.h"
#include "randombytes_ctx_RdEe.h"
#include "randombytes_buffeeOg.h"

namespace ap_rtl {

struct randombytes : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > x_address0;
    sc_out< sc_logic > x_ce0;
    sc_out< sc_logic > x_we0;
    sc_out< sc_lv<8> > x_d0;
    sc_out< sc_lv<4> > DRBG_ctx_V_address0;
    sc_out< sc_logic > DRBG_ctx_V_ce0;
    sc_out< sc_logic > DRBG_ctx_V_we0;
    sc_out< sc_lv<8> > DRBG_ctx_V_d0;
    sc_in< sc_lv<8> > DRBG_ctx_V_q0;
    sc_out< sc_lv<4> > DRBG_ctx_V_address1;
    sc_out< sc_logic > DRBG_ctx_V_ce1;
    sc_out< sc_logic > DRBG_ctx_V_we1;
    sc_out< sc_lv<8> > DRBG_ctx_V_d1;
    sc_in< sc_lv<8> > DRBG_ctx_V_q1;
    sc_out< sc_lv<5> > DRBG_ctx_Key_address0;
    sc_out< sc_logic > DRBG_ctx_Key_ce0;
    sc_out< sc_logic > DRBG_ctx_Key_we0;
    sc_out< sc_lv<8> > DRBG_ctx_Key_d0;
    sc_in< sc_lv<8> > DRBG_ctx_Key_q0;
    sc_out< sc_lv<5> > DRBG_ctx_Key_address1;
    sc_out< sc_logic > DRBG_ctx_Key_ce1;
    sc_in< sc_lv<8> > DRBG_ctx_Key_q1;
    sc_in< sc_lv<32> > DRBG_ctx_reseed_counter_i;
    sc_out< sc_lv<32> > DRBG_ctx_reseed_counter_o;
    sc_out< sc_logic > DRBG_ctx_reseed_counter_o_ap_vld;


    // Module declarations
    randombytes(sc_module_name name);
    SC_HAS_PROCESS(randombytes);

    ~randombytes();

    sc_trace_file* mVcdFile;

    randombytes_ctx_RdEe* ctx_RoundKey_U;
    randombytes_buffeeOg* buffer_assign_U;
    AES256_CTR_DRBG_Upda* grp_AES256_CTR_DRBG_Upda_fu_404;
    Cipher* grp_Cipher_fu_416;
    KeyExpansion* grp_KeyExpansion_fu_441;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > loop_0_reg_380;
    sc_signal< sc_lv<4> > loop1_0_reg_392;
    sc_signal< sc_lv<8> > reg_455;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_4_reg_803;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > p_0_load_reg_792;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln231_fu_473_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_479_p3;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > DRBG_ctx_V_addr_reg_807;
    sc_signal< sc_lv<5> > j_fu_498_p2;
    sc_signal< sc_lv<1> > icmp_ln234_fu_492_p2;
    sc_signal< sc_lv<8> > test_0_1_1_reg_820;
    sc_signal< sc_lv<8> > test_0_2_1_reg_825;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > test_0_3_1_reg_830;
    sc_signal< sc_lv<8> > test_1_0_1_reg_835;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<8> > test_1_1_1_reg_840;
    sc_signal< sc_lv<8> > test_1_2_1_reg_845;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<8> > test_1_3_1_reg_850;
    sc_signal< sc_lv<8> > test_2_0_1_reg_855;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > test_2_1_1_reg_860;
    sc_signal< sc_lv<8> > test_2_2_1_reg_865;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > test_2_3_1_reg_870;
    sc_signal< sc_lv<8> > test_3_0_1_reg_875;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_ap_ready;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_ap_done;
    sc_signal< sc_lv<8> > test_3_1_1_reg_880;
    sc_signal< sc_lv<8> > test_3_2_1_reg_885;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<8> > test_3_3_1_reg_890;
    sc_signal< sc_lv<8> > test_0_2_reg_895;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_Cipher_fu_416_ap_ready;
    sc_signal< sc_logic > grp_Cipher_fu_416_ap_done;
    sc_signal< sc_lv<8> > test_0_3_reg_900;
    sc_signal< sc_lv<8> > test_1_0_reg_905;
    sc_signal< sc_lv<8> > test_1_1_reg_910;
    sc_signal< sc_lv<8> > test_1_2_reg_915;
    sc_signal< sc_lv<8> > test_1_3_reg_920;
    sc_signal< sc_lv<8> > test_2_0_reg_925;
    sc_signal< sc_lv<8> > test_2_1_reg_930;
    sc_signal< sc_lv<8> > test_2_2_reg_935;
    sc_signal< sc_lv<8> > test_2_3_reg_940;
    sc_signal< sc_lv<8> > test_3_0_reg_945;
    sc_signal< sc_lv<8> > test_3_1_reg_950;
    sc_signal< sc_lv<8> > test_3_2_reg_955;
    sc_signal< sc_lv<8> > test_3_3_reg_960;
    sc_signal< sc_lv<1> > icmp_ln251_fu_586_p2;
    sc_signal< sc_lv<1> > icmp_ln251_reg_965;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > icmp_ln254_fu_592_p2;
    sc_signal< sc_lv<1> > icmp_ln254_reg_969;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<5> > loop_1_fu_598_p2;
    sc_signal< sc_lv<5> > loop_1_reg_973;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln261_fu_655_p2;
    sc_signal< sc_lv<1> > icmp_ln261_reg_983;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state27_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > loop_fu_660_p2;
    sc_signal< sc_lv<4> > loop_reg_987;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state27;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<8> > ctx_RoundKey_address0;
    sc_signal< sc_logic > ctx_RoundKey_ce0;
    sc_signal< sc_logic > ctx_RoundKey_we0;
    sc_signal< sc_lv<8> > ctx_RoundKey_q0;
    sc_signal< sc_lv<8> > ctx_RoundKey_address1;
    sc_signal< sc_logic > ctx_RoundKey_ce1;
    sc_signal< sc_logic > ctx_RoundKey_we1;
    sc_signal< sc_lv<8> > ctx_RoundKey_q1;
    sc_signal< sc_lv<4> > buffer_assign_address0;
    sc_signal< sc_logic > buffer_assign_ce0;
    sc_signal< sc_logic > buffer_assign_we0;
    sc_signal< sc_lv<8> > buffer_assign_d0;
    sc_signal< sc_lv<8> > buffer_assign_q0;
    sc_signal< sc_lv<4> > buffer_assign_address1;
    sc_signal< sc_logic > buffer_assign_ce1;
    sc_signal< sc_logic > buffer_assign_we1;
    sc_signal< sc_lv<8> > buffer_assign_d1;
    sc_signal< sc_lv<8> > buffer_assign_q1;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_ap_start;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_ap_done;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_ap_idle;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_ap_ready;
    sc_signal< sc_lv<4> > grp_AES256_CTR_DRBG_Upda_fu_404_V_address0;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_V_ce0;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_V_we0;
    sc_signal< sc_lv<8> > grp_AES256_CTR_DRBG_Upda_fu_404_V_d0;
    sc_signal< sc_lv<4> > grp_AES256_CTR_DRBG_Upda_fu_404_V_address1;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_V_ce1;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_V_we1;
    sc_signal< sc_lv<8> > grp_AES256_CTR_DRBG_Upda_fu_404_V_d1;
    sc_signal< sc_lv<5> > grp_AES256_CTR_DRBG_Upda_fu_404_DRBG_ctx_Key_address0;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_DRBG_ctx_Key_ce0;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_DRBG_ctx_Key_we0;
    sc_signal< sc_lv<8> > grp_AES256_CTR_DRBG_Upda_fu_404_DRBG_ctx_Key_d0;
    sc_signal< sc_lv<5> > grp_AES256_CTR_DRBG_Upda_fu_404_DRBG_ctx_Key_address1;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_DRBG_ctx_Key_ce1;
    sc_signal< sc_logic > grp_Cipher_fu_416_ap_start;
    sc_signal< sc_logic > grp_Cipher_fu_416_ap_idle;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_RoundKey_address0;
    sc_signal< sc_logic > grp_Cipher_fu_416_RoundKey_ce0;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_RoundKey_address1;
    sc_signal< sc_logic > grp_Cipher_fu_416_RoundKey_ce1;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_0;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_1;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_2;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_3;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_4;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_5;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_6;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_7;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_8;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_9;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_10;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_11;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_12;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_13;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_14;
    sc_signal< sc_lv<8> > grp_Cipher_fu_416_ap_return_15;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_ap_start;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_ap_idle;
    sc_signal< sc_lv<8> > grp_KeyExpansion_fu_441_RoundKey_address0;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_RoundKey_ce0;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_RoundKey_we0;
    sc_signal< sc_lv<8> > grp_KeyExpansion_fu_441_RoundKey_d0;
    sc_signal< sc_lv<8> > grp_KeyExpansion_fu_441_RoundKey_address1;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_RoundKey_ce1;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_RoundKey_we1;
    sc_signal< sc_lv<8> > grp_KeyExpansion_fu_441_RoundKey_d1;
    sc_signal< sc_lv<5> > grp_KeyExpansion_fu_441_Key_address0;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_Key_ce0;
    sc_signal< sc_lv<5> > grp_KeyExpansion_fu_441_Key_address1;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_Key_ce1;
    sc_signal< sc_lv<5> > j_0_reg_368;
    sc_signal< sc_lv<5> > ap_phi_mux_loop_0_phi_fu_384_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_loop1_0_phi_fu_396_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > grp_AES256_CTR_DRBG_Upda_fu_404_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > grp_Cipher_fu_416_ap_start_reg;
    sc_signal< sc_logic > grp_KeyExpansion_fu_441_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln234_fu_487_p1;
    sc_signal< sc_lv<64> > zext_ln255_fu_604_p1;
    sc_signal< sc_lv<64> > sext_ln255_fu_619_p1;
    sc_signal< sc_lv<64> > zext_ln261_fu_650_p1;
    sc_signal< sc_lv<64> > sext_ln262_fu_676_p1;
    sc_signal< sc_lv<64> > p_0_fu_144;
    sc_signal< sc_lv<64> > add_ln257_fu_630_p2;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > i_1_fu_148;
    sc_signal< sc_lv<32> > i_fu_624_p2;
    sc_signal< sc_lv<32> > add_ln268_fu_685_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > add_ln237_fu_504_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<60> > tmp_5_fu_577_p4;
    sc_signal< sc_lv<32> > zext_ln254_fu_609_p1;
    sc_signal< sc_lv<32> > add_ln255_fu_613_p2;
    sc_signal< sc_lv<32> > zext_ln261_1_fu_666_p1;
    sc_signal< sc_lv<32> > add_ln262_fu_670_p2;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_state17;
    static const sc_lv<27> ap_ST_fsm_state18;
    static const sc_lv<27> ap_ST_fsm_state19;
    static const sc_lv<27> ap_ST_fsm_state20;
    static const sc_lv<27> ap_ST_fsm_state21;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_pp1_stage0;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_pp2_stage0;
    static const sc_lv<27> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<64> ap_const_lv64_D;
    static const sc_lv<64> ap_const_lv64_E;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<64> ap_const_lv64_10;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<60> ap_const_lv60_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFF0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_DRBG_ctx_Key_address0();
    void thread_DRBG_ctx_Key_address1();
    void thread_DRBG_ctx_Key_ce0();
    void thread_DRBG_ctx_Key_ce1();
    void thread_DRBG_ctx_Key_d0();
    void thread_DRBG_ctx_Key_we0();
    void thread_DRBG_ctx_V_address0();
    void thread_DRBG_ctx_V_address1();
    void thread_DRBG_ctx_V_ce0();
    void thread_DRBG_ctx_V_ce1();
    void thread_DRBG_ctx_V_d0();
    void thread_DRBG_ctx_V_d1();
    void thread_DRBG_ctx_V_we0();
    void thread_DRBG_ctx_V_we1();
    void thread_DRBG_ctx_reseed_counter_o();
    void thread_DRBG_ctx_reseed_counter_o_ap_vld();
    void thread_add_ln237_fu_504_p2();
    void thread_add_ln255_fu_613_p2();
    void thread_add_ln257_fu_630_p2();
    void thread_add_ln262_fu_670_p2();
    void thread_add_ln268_fu_685_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state24_pp1_stage0_iter0();
    void thread_ap_block_state25_pp1_stage0_iter1();
    void thread_ap_block_state27_pp2_stage0_iter0();
    void thread_ap_block_state28_pp2_stage0_iter1();
    void thread_ap_condition_pp1_exit_iter0_state24();
    void thread_ap_condition_pp2_exit_iter0_state27();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_loop1_0_phi_fu_396_p4();
    void thread_ap_phi_mux_loop_0_phi_fu_384_p4();
    void thread_ap_ready();
    void thread_buffer_assign_address0();
    void thread_buffer_assign_address1();
    void thread_buffer_assign_ce0();
    void thread_buffer_assign_ce1();
    void thread_buffer_assign_d0();
    void thread_buffer_assign_d1();
    void thread_buffer_assign_we0();
    void thread_buffer_assign_we1();
    void thread_ctx_RoundKey_address0();
    void thread_ctx_RoundKey_address1();
    void thread_ctx_RoundKey_ce0();
    void thread_ctx_RoundKey_ce1();
    void thread_ctx_RoundKey_we0();
    void thread_ctx_RoundKey_we1();
    void thread_grp_AES256_CTR_DRBG_Upda_fu_404_ap_start();
    void thread_grp_Cipher_fu_416_ap_start();
    void thread_grp_KeyExpansion_fu_441_ap_start();
    void thread_i_fu_624_p2();
    void thread_icmp_ln231_fu_473_p2();
    void thread_icmp_ln234_fu_492_p2();
    void thread_icmp_ln251_fu_586_p2();
    void thread_icmp_ln254_fu_592_p2();
    void thread_icmp_ln261_fu_655_p2();
    void thread_j_fu_498_p2();
    void thread_loop_1_fu_598_p2();
    void thread_loop_fu_660_p2();
    void thread_sext_ln255_fu_619_p1();
    void thread_sext_ln262_fu_676_p1();
    void thread_tmp_4_fu_479_p3();
    void thread_tmp_5_fu_577_p4();
    void thread_x_address0();
    void thread_x_ce0();
    void thread_x_d0();
    void thread_x_we0();
    void thread_zext_ln234_fu_487_p1();
    void thread_zext_ln254_fu_609_p1();
    void thread_zext_ln255_fu_604_p1();
    void thread_zext_ln261_1_fu_666_p1();
    void thread_zext_ln261_fu_650_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
