Classic Timing Analyzer report for TrafficLight
Wed Sep 09 23:19:49 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From            ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.255 ns                         ; CLK             ; delay:inst|ram ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 26.874 ns                        ; 74160:inst21|7  ; Main_Yellow    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.958 ns                        ; CLK             ; delay:inst|ram ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 47.55 MHz ( period = 21.030 ns ) ; 74190:inst34|48 ; delay:inst|ram ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74160:inst21|7  ; 74160:inst21|7 ; CLK        ; CLK      ; 14           ;
; Total number of failed paths ;                                          ;               ;                                  ;                 ;                ;            ;          ; 14           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-12 processors        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 47.55 MHz ( period = 21.030 ns )               ; 74190:inst34|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 47.99 MHz ( period = 20.838 ns )               ; 74190:inst34|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 48.99 MHz ( period = 20.412 ns )               ; 74190:inst34|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.595 ns                ;
; N/A   ; 50.14 MHz ( period = 19.946 ns )               ; 74190:inst34|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; 50.36 MHz ( period = 19.858 ns )               ; 74190:inst36|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 50.86 MHz ( period = 19.660 ns )               ; 74190:inst36|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 3.027 ns                ;
; N/A   ; 52.02 MHz ( period = 19.222 ns )               ; 74190:inst36|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 52.19 MHz ( period = 19.162 ns )               ; 74190:inst36|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 2.778 ns                ;
; N/A   ; 83.98 MHz ( period = 11.908 ns )               ; 74190:inst35|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 5.694 ns                ;
; N/A   ; 92.18 MHz ( period = 10.848 ns )               ; 74190:inst35|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 5.163 ns                ;
; N/A   ; 92.54 MHz ( period = 10.806 ns )               ; 74190:inst35|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 5.142 ns                ;
; N/A   ; 95.49 MHz ( period = 10.472 ns )               ; 74190:inst35|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.975 ns                ;
; N/A   ; 103.01 MHz ( period = 9.708 ns )               ; 74190:inst37|49 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.593 ns                ;
; N/A   ; 107.04 MHz ( period = 9.342 ns )               ; 74190:inst37|51 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.410 ns                ;
; N/A   ; 107.30 MHz ( period = 9.320 ns )               ; 74190:inst37|48 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.399 ns                ;
; N/A   ; 109.67 MHz ( period = 9.118 ns )               ; 74190:inst37|50 ; delay:inst|ram     ; CLK        ; CLK      ; None                        ; None                      ; 4.298 ns                ;
; N/A   ; 124.25 MHz ( period = 8.048 ns )               ; 74160:inst21|8  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; 126.29 MHz ( period = 7.918 ns )               ; 74160:inst21|6  ; 74160:inst21|8     ; CLK        ; CLK      ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; 126.33 MHz ( period = 7.916 ns )               ; 74160:inst21|6  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.150 ns                ;
; N/A   ; 126.36 MHz ( period = 7.914 ns )               ; 74160:inst21|6  ; 74160:inst21|7     ; CLK        ; CLK      ; None                        ; None                      ; 1.148 ns                ;
; N/A   ; 128.14 MHz ( period = 7.804 ns )               ; 74160:inst21|9  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; 128.16 MHz ( period = 7.803 ns )               ; 74160:inst21|9  ; 74160:inst21|7     ; CLK        ; CLK      ; None                        ; None                      ; 1.037 ns                ;
; N/A   ; 128.16 MHz ( period = 7.803 ns )               ; 74160:inst21|8  ; 74160:inst21|8     ; CLK        ; CLK      ; None                        ; None                      ; 1.037 ns                ;
; N/A   ; 131.03 MHz ( period = 7.632 ns )               ; 74160:inst21|6  ; 74160:inst21|6     ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; 131.18 MHz ( period = 7.623 ns )               ; 74160:inst21|7  ; 74160:inst21|8     ; CLK        ; CLK      ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; 131.23 MHz ( period = 7.620 ns )               ; 74160:inst21|7  ; 74160:inst21|9     ; CLK        ; CLK      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 131.25 MHz ( period = 7.619 ns )               ; 74160:inst21|7  ; 74160:inst21|7     ; CLK        ; CLK      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; 185.39 MHz ( period = 5.394 ns )               ; 74190:inst34|51 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 3.434 ns                ;
; N/A   ; 186.22 MHz ( period = 5.370 ns )               ; 74190:inst34|49 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 3.410 ns                ;
; N/A   ; 192.09 MHz ( period = 5.206 ns )               ; 74190:inst34|50 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 3.246 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; 74190:inst34|48 ; 74190:inst34|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.921 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns )               ; 74190:inst36|50 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 255.49 MHz ( period = 3.914 ns )               ; 74190:inst34|51 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.954 ns                ;
; N/A   ; 258.73 MHz ( period = 3.865 ns )               ; 74190:inst34|49 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 269.25 MHz ( period = 3.714 ns )               ; 74190:inst34|50 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 272.41 MHz ( period = 3.671 ns )               ; 74190:inst34|51 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; 74190:inst36|49 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|48    ; CLK        ; CLK      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|48 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|48 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|49 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.354 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|51 ; 74190:inst36|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|48 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.787 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 2.365 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.363 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|48 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst34|50 ; 74190:inst34|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|50 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 2.243 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|51 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|50 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|48 ; 74190:inst36|48    ; CLK        ; CLK      ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|51 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|49 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|49 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|49 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|49 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|51 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|50 ; 74190:inst36|51    ; CLK        ; CLK      ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.681 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|49 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.680 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.599 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|48    ; CLK        ; CLK      ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; delay:inst|ram  ; delay:inst|dataout ; CLK        ; CLK      ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|51 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|51 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|49 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|51 ; 74190:inst35|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst36|50 ; 74190:inst36|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|51    ; CLK        ; CLK      ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|48 ; 74190:inst37|49    ; CLK        ; CLK      ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|48 ; 74190:inst35|48    ; CLK        ; CLK      ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst35|50 ; 74190:inst35|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst37|50 ; 74190:inst37|50    ; CLK        ; CLK      ; None                        ; None                      ; 0.613 ns                ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                         ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74160:inst21|7  ; 74160:inst21|7  ; CLK        ; CLK      ; None                       ; None                       ; 0.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|7  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|7  ; 74160:inst21|8  ; CLK        ; CLK      ; None                       ; None                       ; 0.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|6  ; CLK        ; CLK      ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|9  ; 74160:inst21|7  ; CLK        ; CLK      ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|8  ; 74160:inst21|8  ; CLK        ; CLK      ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|9  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|7  ; CLK        ; CLK      ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|6  ; 74160:inst21|8  ; CLK        ; CLK      ; None                       ; None                       ; 1.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74160:inst21|8  ; 74160:inst21|9  ; CLK        ; CLK      ; None                       ; None                       ; 1.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|50 ; 74190:inst34|50 ; CLK        ; CLK      ; None                       ; None                       ; 0.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst34|49 ; 74190:inst34|50 ; CLK        ; CLK      ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst36|50 ; 74190:inst36|50 ; CLK        ; CLK      ; None                       ; None                       ; 0.613 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 4.255 ns   ; CLK  ; delay:inst|ram ; CLK      ;
+-------+--------------+------------+------+----------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+-----------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To          ; From Clock ;
+-------+--------------+------------+-----------------+-------------+------------+
; N/A   ; None         ; 26.874 ns  ; 74160:inst21|7  ; Main_Yellow ; CLK        ;
; N/A   ; None         ; 26.761 ns  ; 74160:inst21|6  ; Main_Yellow ; CLK        ;
; N/A   ; None         ; 26.625 ns  ; 74160:inst21|7  ; Main_Green  ; CLK        ;
; N/A   ; None         ; 26.613 ns  ; 74160:inst21|7  ; Vice_Green  ; CLK        ;
; N/A   ; None         ; 26.610 ns  ; 74160:inst21|7  ; Vice_Yellow ; CLK        ;
; N/A   ; None         ; 26.511 ns  ; 74160:inst21|6  ; Main_Green  ; CLK        ;
; N/A   ; None         ; 26.499 ns  ; 74160:inst21|6  ; Vice_Green  ; CLK        ;
; N/A   ; None         ; 26.497 ns  ; 74160:inst21|6  ; Vice_Yellow ; CLK        ;
; N/A   ; None         ; 25.417 ns  ; 74160:inst21|7  ; Vice_Red    ; CLK        ;
; N/A   ; None         ; 25.417 ns  ; 74160:inst21|7  ; Main_Red    ; CLK        ;
; N/A   ; None         ; 15.566 ns  ; 74190:inst34|51 ; 4           ; CLK        ;
; N/A   ; None         ; 15.524 ns  ; 74190:inst34|49 ; 2           ; CLK        ;
; N/A   ; None         ; 15.520 ns  ; 74190:inst34|48 ; 1           ; CLK        ;
; N/A   ; None         ; 15.516 ns  ; 74190:inst34|50 ; 3           ; CLK        ;
; N/A   ; None         ; 14.837 ns  ; 74190:inst36|51 ; 12          ; CLK        ;
; N/A   ; None         ; 14.313 ns  ; 74190:inst36|48 ; 9           ; CLK        ;
; N/A   ; None         ; 14.292 ns  ; 74190:inst36|50 ; 11          ; CLK        ;
; N/A   ; None         ; 14.270 ns  ; 74190:inst36|49 ; 10          ; CLK        ;
; N/A   ; None         ; 8.623 ns   ; 74190:inst37|51 ; 16          ; CLK        ;
; N/A   ; None         ; 8.620 ns   ; 74190:inst37|49 ; 14          ; CLK        ;
; N/A   ; None         ; 8.325 ns   ; 74190:inst37|50 ; 15          ; CLK        ;
; N/A   ; None         ; 8.311 ns   ; 74190:inst37|48 ; 13          ; CLK        ;
; N/A   ; None         ; 7.481 ns   ; 74190:inst35|51 ; 8           ; CLK        ;
; N/A   ; None         ; 7.460 ns   ; 74190:inst35|50 ; 7           ; CLK        ;
; N/A   ; None         ; 7.460 ns   ; 74190:inst35|49 ; 6           ; CLK        ;
; N/A   ; None         ; 7.011 ns   ; 74190:inst35|48 ; 5           ; CLK        ;
+-------+--------------+------------+-----------------+-------------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -3.958 ns ; CLK  ; delay:inst|ram ; CLK      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Sep 09 23:19:48 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 12 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74190:inst37|49" as buffer
    Info: Detected ripple clock "74190:inst37|48" as buffer
    Info: Detected ripple clock "74190:inst36|50" as buffer
    Info: Detected ripple clock "74190:inst36|51" as buffer
    Info: Detected gated clock "74190:inst37|40~0" as buffer
    Info: Detected ripple clock "74190:inst37|50" as buffer
    Info: Detected ripple clock "74190:inst37|51" as buffer
    Info: Detected ripple clock "74190:inst36|49" as buffer
    Info: Detected gated clock "74190:inst37|58" as buffer
    Info: Detected ripple clock "74190:inst35|49" as buffer
    Info: Detected ripple clock "74190:inst35|48" as buffer
    Info: Detected ripple clock "74190:inst34|50" as buffer
    Info: Detected gated clock "74190:inst35|40~0" as buffer
    Info: Detected ripple clock "74190:inst35|50" as buffer
    Info: Detected ripple clock "74190:inst35|51" as buffer
    Info: Detected ripple clock "74190:inst34|49" as buffer
    Info: Detected gated clock "74190:inst35|58" as buffer
    Info: Detected ripple clock "74190:inst34|48" as buffer
    Info: Detected gated clock "inst47~0" as buffer
    Info: Detected gated clock "inst47~1" as buffer
    Info: Detected ripple clock "74190:inst34|51" as buffer
    Info: Detected ripple clock "74190:inst36|48" as buffer
    Info: Detected gated clock "inst47" as buffer
Info: Clock "CLK" has Internal fmax of 47.55 MHz between source register "74190:inst34|48" and destination register "delay:inst|ram" (period= 21.03 ns)
    Info: + Longest register to register delay is 2.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34|48'
        Info: 2: + IC(0.508 ns) + CELL(0.442 ns) = 0.950 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'
        Info: 3: + IC(0.428 ns) + CELL(0.114 ns) = 1.492 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'
        Info: 4: + IC(1.103 ns) + CELL(0.309 ns) = 2.904 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 0.865 ns ( 29.79 % )
        Info: Total interconnect delay = 2.039 ns ( 70.21 % )
    Info: - Smallest clock skew is -7.350 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 3.188 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst|ram'
            Info: Total cell delay = 2.180 ns ( 68.38 % )
            Info: Total interconnect delay = 1.008 ns ( 31.62 % )
        Info: - Longest clock path from clock "CLK" to source register is 10.538 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.007 ns) + CELL(0.935 ns) = 3.411 ns; Loc. = LC_X49_Y21_N0; Fanout = 6; REG Node = '74190:inst35|48'
            Info: 3: + IC(1.256 ns) + CELL(0.114 ns) = 4.781 ns; Loc. = LC_X48_Y18_N5; Fanout = 1; COMB Node = '74190:inst35|40~0'
            Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.077 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35|58'
            Info: 5: + IC(4.750 ns) + CELL(0.711 ns) = 10.538 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34|48'
            Info: Total cell delay = 3.343 ns ( 31.72 % )
            Info: Total interconnect delay = 7.195 ns ( 68.28 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74160:inst21|7" and destination pin or register "74160:inst21|7" for clock "CLK" (Hold time is 5.443 ns)
    Info: + Largest clock skew is 6.505 ns
        Info: + Longest clock path from clock "CLK" to destination register is 17.339 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.007 ns) + CELL(0.935 ns) = 3.411 ns; Loc. = LC_X49_Y21_N0; Fanout = 6; REG Node = '74190:inst35|48'
            Info: 3: + IC(1.256 ns) + CELL(0.114 ns) = 4.781 ns; Loc. = LC_X48_Y18_N5; Fanout = 1; COMB Node = '74190:inst35|40~0'
            Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.077 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35|58'
            Info: 5: + IC(4.750 ns) + CELL(0.935 ns) = 10.762 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34|48'
            Info: 6: + IC(0.508 ns) + CELL(0.442 ns) = 11.712 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'
            Info: 7: + IC(0.428 ns) + CELL(0.114 ns) = 12.254 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'
            Info: 8: + IC(4.374 ns) + CELL(0.711 ns) = 17.339 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21|7'
            Info: Total cell delay = 4.834 ns ( 27.88 % )
            Info: Total interconnect delay = 12.505 ns ( 72.12 % )
        Info: - Shortest clock path from clock "CLK" to source register is 10.834 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.639 ns) + CELL(0.590 ns) = 3.698 ns; Loc. = LC_X46_Y17_N3; Fanout = 5; COMB Node = '74190:inst37|58'
            Info: 3: + IC(0.710 ns) + CELL(0.590 ns) = 4.998 ns; Loc. = LC_X47_Y17_N2; Fanout = 1; COMB Node = 'inst47~1'
            Info: 4: + IC(0.459 ns) + CELL(0.292 ns) = 5.749 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'
            Info: 5: + IC(4.374 ns) + CELL(0.711 ns) = 10.834 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21|7'
            Info: Total cell delay = 3.652 ns ( 33.71 % )
            Info: Total interconnect delay = 7.182 ns ( 66.29 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21|7'
        Info: 2: + IC(0.544 ns) + CELL(0.309 ns) = 0.853 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21|7'
        Info: Total cell delay = 0.309 ns ( 36.23 % )
        Info: Total interconnect delay = 0.544 ns ( 63.77 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "delay:inst|ram" (data pin = "CLK", clock pin = "CLK") is 4.255 ns
    Info: + Longest pin to register delay is 7.406 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.617 ns) + CELL(0.292 ns) = 3.378 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35|58'
        Info: 3: + IC(1.484 ns) + CELL(0.590 ns) = 5.452 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'
        Info: 4: + IC(0.428 ns) + CELL(0.114 ns) = 5.994 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'
        Info: 5: + IC(1.103 ns) + CELL(0.309 ns) = 7.406 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 2.774 ns ( 37.46 % )
        Info: Total interconnect delay = 4.632 ns ( 62.54 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.188 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 2.180 ns ( 68.38 % )
        Info: Total interconnect delay = 1.008 ns ( 31.62 % )
Info: tco from clock "CLK" to destination pin "Main_Yellow" through register "74160:inst21|7" is 26.874 ns
    Info: + Longest clock path from clock "CLK" to source register is 17.339 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.007 ns) + CELL(0.935 ns) = 3.411 ns; Loc. = LC_X49_Y21_N0; Fanout = 6; REG Node = '74190:inst35|48'
        Info: 3: + IC(1.256 ns) + CELL(0.114 ns) = 4.781 ns; Loc. = LC_X48_Y18_N5; Fanout = 1; COMB Node = '74190:inst35|40~0'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.077 ns; Loc. = LC_X48_Y18_N6; Fanout = 5; COMB Node = '74190:inst35|58'
        Info: 5: + IC(4.750 ns) + CELL(0.935 ns) = 10.762 ns; Loc. = LC_X47_Y17_N4; Fanout = 6; REG Node = '74190:inst34|48'
        Info: 6: + IC(0.508 ns) + CELL(0.442 ns) = 11.712 ns; Loc. = LC_X47_Y17_N0; Fanout = 1; COMB Node = 'inst47~0'
        Info: 7: + IC(0.428 ns) + CELL(0.114 ns) = 12.254 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'
        Info: 8: + IC(4.374 ns) + CELL(0.711 ns) = 17.339 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21|7'
        Info: Total cell delay = 4.834 ns ( 27.88 % )
        Info: Total interconnect delay = 12.505 ns ( 72.12 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 9.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y21_N6; Fanout = 10; REG Node = '74160:inst21|7'
        Info: 2: + IC(0.828 ns) + CELL(0.442 ns) = 1.270 ns; Loc. = LC_X49_Y21_N1; Fanout = 1; COMB Node = 'decoder:inst1|Mux1~0'
        Info: 3: + IC(5.917 ns) + CELL(2.124 ns) = 9.311 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'Main_Yellow'
        Info: Total cell delay = 2.566 ns ( 27.56 % )
        Info: Total interconnect delay = 6.745 ns ( 72.44 % )
Info: th for register "delay:inst|ram" (data pin = "CLK", clock pin = "CLK") is -3.958 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.188 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 2.180 ns ( 68.38 % )
        Info: Total interconnect delay = 1.008 ns ( 31.62 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.161 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.639 ns) + CELL(0.590 ns) = 3.698 ns; Loc. = LC_X46_Y17_N3; Fanout = 5; COMB Node = '74190:inst37|58'
        Info: 3: + IC(0.710 ns) + CELL(0.590 ns) = 4.998 ns; Loc. = LC_X47_Y17_N2; Fanout = 1; COMB Node = 'inst47~1'
        Info: 4: + IC(0.459 ns) + CELL(0.292 ns) = 5.749 ns; Loc. = LC_X47_Y17_N3; Fanout = 5; COMB Node = 'inst47'
        Info: 5: + IC(1.103 ns) + CELL(0.309 ns) = 7.161 ns; Loc. = LC_X44_Y17_N2; Fanout = 1; REG Node = 'delay:inst|ram'
        Info: Total cell delay = 3.250 ns ( 45.38 % )
        Info: Total interconnect delay = 3.911 ns ( 54.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Wed Sep 09 23:19:49 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


