
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| SYNTAX                                   | ENC                                                                                                                      |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| LPREFIX, VlesSize = VlesSize, HighReg =  | * VlesSize[2] VlesSize[1] VlesSize[0] HighReg[5] HighReg[4] HighReg[3] HighReg[2] HighReg[1] HighReg[0] 0 0 0 0 1 1      |
| add RA,RB,RT                             | RT[3] RA[3] SG RT[2] RT[1] RT[0] RB[2] RB[1] RB[0] RA[0] RA[1] RA[2] 0 0 1 0 0 1                                         |
| halt SG_imp_bits__15_15_                 | 0 0 SG 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                                                                                     |
| mv RA,IMM,RT                             | RT[3] RA[3] SG RT[2] RT[1] RT[0] IMM[4] IMM[3] IMM[2] RA[2] RA[1] RA[0] IMM[1] IMM[0] 1 0 1 1                            |
| nop                                      | * 0 1 0 1 1 0 1 0 0 0 0 0 1 1 1                                                                                          |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
