# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: GSER
registers:
  - name: GSER(0)_DLM(0..2)_STATUS
    title: GSER DLM0 STATUS
    address: 0x1180090000000 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: STATUS
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_LANE0_LOOPBK_EN
    title: GSER DLM0 LANE0_LOOPBK_EN
    address: 0x1180090000008 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: LANE0_LOOPBK_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_LANE1_LOOPBK_EN
    title: GSER DLM0 LANE1_LOOPBK_EN
    address: 0x1180090000010 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: LANE1_LOOPBK_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_LOS_BIAS
    title: GSER DLM LOS_BIAS
    address: 0x1180090000018 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: LOS_BIAS
        bits: 2..0
        access: R/W
        reset: 0x1
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_LOS_LEVEL
    title: GSER DLM LOS_LEVEL
    address: 0x1180090000020 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..5
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: LOS_LEVEL
        bits: 4..0
        access: R/W
        reset: 0x9
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_MPLL_EN
    title: GSER DLM0 MPLL_EN
    address: 0x1180090000028 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: MPLL_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_MPLL_HALF_RATE
    title: GSER DLM MPLL_HALF_RATE
    address: 0x1180090000030 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: MPLL_HALF_RATE
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_MPLL_MULTIPLIER
    title: GSER DLM MPLL_MULTIPLIER
    address: 0x1180090000038 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: MPLL_MULTIPLIER
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_PHY_RESET
    title: GSER DLM0 PHY_RESET
    address: 0x1180090000040 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PHY_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_REF_CLKDIV2
    title: GSER DLM REF_CLKDIV2
    address: 0x1180090000048 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: REF_CLKDIV2
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_REF_SSP_EN
    title: GSER DLM0 REF_SSP_EN
    address: 0x1180090000050 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: REF_SSP_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_REF_USE_PAD
    title: GSER DLM REF_USE_PAD
    address: 0x1180090000058 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: REF_USE_PAD
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_TEST_BYPASS
    title: GSER DLM TEST_BYPASS
    address: 0x1180090000060 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TEST_BYPASS
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TEST_POWERDOWN
    title: GSER DLM0 TEST_POWERDOWN
    address: 0x1180090000068 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TEST_POWERDOWN
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_RX0_STATUS
    title: GSER DLM RX0_STATUS
    address: 0x1180090000070 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_STATUS
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX0_DATA_EN
    title: GSER DLM0 RX0_DATA_EN
    address: 0x1180090000078 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_DATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_RX0_EQ
    title: GSER DLM RX0_EQ
    address: 0x1180090000080 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_EQ
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX0_LOS_EN
    title: GSER DLM0 RX0_LOS_EN
    address: 0x1180090000088 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_LOS_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX0_PLL_EN
    title: GSER DLM0 RX0_PLL_EN
    address: 0x1180090000090 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_PLL_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX0_RATE
    title: GSER DLM0 RX0_RATE
    address: 0x1180090000098 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_RATE
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX0_RESET
    title: GSER DLM0 RX0_RESET
    address: 0x11800900000A0 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX0_TERM_EN
    title: GSER DLM0 RX0_TERM_EN
    address: 0x11800900000A8 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX0_TERM_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_RX1_STATUS
    title: GSER DLM RX1_STATUS
    address: 0x11800900000B0 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_STATUS
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX1_DATA_EN
    title: GSER DLM0 RX1_DATA_EN
    address: 0x11800900000B8 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_DATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_RX1_EQ
    title: GSER DLM0 RX1_EQ
    address: 0x11800900000C0 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_EQ
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX1_LOS_EN
    title: GSER DLM0 RX1_LOS_EN
    address: 0x11800900000C8 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_LOS_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX1_PLL_EN
    title: GSER DLM0 RX1_PLL_EN
    address: 0x11800900000D0 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_PLL_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX1_RATE
    title: GSER DLM0 RX1_RATE
    address: 0x11800900000D8 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_RATE
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX1_RESET
    title: GSER DLM0 RX1_RESET
    address: 0x11800900000E0 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_RX1_TERM_EN
    title: GSER DLM0 RX1_TERM_EN
    address: 0x11800900000E8 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_TERM_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_TX0_STATUS
    title: GSER DLM0 TX0_STATUS
    address: 0x11800900000F0 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_STATUS
        bits: 1..0
        access: RO
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX0_AMPLITUDE
    title: GSER DLM0 TX0_AMPLITUDE
    address: 0x11800900000F8 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_AMPLITUDE
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX0_CM_EN
    title: GSER DLM0 TX0_CM_EN
    address: 0x1180090000100 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_CM_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX0_DATA_EN
    title: GSER DLM0 TX0_DATA_EN
    address: 0x1180090000108 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_DATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX0_EN
    title: GSER DLM0 TX0_EN
    address: 0x1180090000110 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX0_PREEMPH
    title: GSER DLM0 TX0_PREEMPH
    address: 0x1180090000118 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_PREEMPH
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX0_RATE
    title: GSER DLM0 TX0_RATE
    address: 0x1180090000120 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_RATE
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX0_RESET
    title: GSER DLM0 TX0_RESET
    address: 0x1180090000128 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_TX0_TERM_OFFSET
    title: GSER DLM TX0_TERM_OFFSET
    address: 0x1180090000130 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..5
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX0_TERM_OFFSET
        bits: 4..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_TX1_STATUS
    title: GSER DLM TX1_STATUS
    address: 0x1180090000138 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_STATUS
        bits: 1..0
        access: RO
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX1_AMPLITUDE
    title: GSER DLM0 TX1_AMPLITUDE
    address: 0x1180090000140 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_AMPLITUDE
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX1_CM_EN
    title: GSER DLM0 TX1_CM_EN
    address: 0x1180090000148 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_CM_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX1_DATA_EN
    title: GSER DLM0 TX1_DATA_EN
    address: 0x1180090000150 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_DATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX1_EN
    title: GSER DLM0 TX1_EN
    address: 0x1180090000158 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX1_PREEMPH
    title: GSER DLM0 TX1_PREEMPH
    address: 0x1180090000160 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_PREEMPH
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX1_RATE
    title: GSER DLM0 TX1_RATE
    address: 0x1180090000168 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_RATE
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0)_TX1_RESET
    title: GSER DLM0 TX1_RESET
    address: 0x1180090000170 + a + b
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_RESET
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: TBD.


  - name: GSER(0)_DLM(0..2)_TX1_TERM_OFFSET
    title: GSER DLM TX1_TERM_OFFSET
    address: 0x1180090000178 + a + b*0x80000
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..5
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_TERM_OFFSET
        bits: 4..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_PIPE_STATUS
    title: GSER PCIE PIPE STATUS
    address: 0x1180090080400 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..4
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_VBOOST_LVL
        bits: 3..0
        access: RO
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_TX_DEEMPH_GEN1
    title: GSER PCIE TX DEEMPH GEN1
    address: 0x1180090080408 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..6
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_DEEMPH_GEN1
        bits: 5..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_TX_DEEMPH_GEN2_3P5DB
    title: GSER PCIE TX DEEMPH GEN2 3P5DB
    address: 0x1180090080410 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..6
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_DEEMPH_GEN2_3P5DB
        bits: 5..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_TX_DEEMPH_GEN2_6DB
    title: GSER PCIE TX DEEMPH GEN2 6DB
    address: 0x1180090080418 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..6
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_DEEMPH_GEN2_6DB
        bits: 5..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_TX_SWING_FULL
    title: GSER PCIE TX SWING FULL
    address: 0x1180090080420 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_SWING_HI
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_TX_SWING_LOW
    title: GSER PCIE TX SWING LOW
    address: 0x1180090080428 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_SWING_LO
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_TX_VBOOST_LVL
    title: GSER PCIE TX VBOOST LEVEL
    address: 0x1180090080440 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_VBOOST_LVL
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_PIPE_RST
    title: GSER PCIE PIPE RESET
    address: 0x1180090080448 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..4
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE_RST
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_PIPE_PORT_SEL
    title: GSER PCIE PIPE PORT SELECT
    address: 0x1180090080450 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE_PORT_SEL
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_PIPE_PORT_LOOPBK
    title: GSER PCIE PIPE PORT LOOPBACK
    address: 0x1180090080458 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..4
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE_LOOPBK
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_PIPE_COM_CLK
    title: GSER PCIE PIPE COMMON CLOCK
    address: 0x1180090080460 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..4
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE_LOOPBK
        bits: 3..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_PCIE_PIPE(0..3)_TXDEEMPH
    title: GSER PCIE PIPE TX DEEMPH
    address: 0x1180090080480 + a + b*0x8
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: PIPE_TXDEEMPH
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_STATUS
    title: GSER SATA STATUS
    address: 0x1180090100200 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: P1_RDY
        bits: 1
        access: RO
        reset: 0
        typical: --
        description: TBD.

      - name: P0_RDY
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_CFG
    title: GSER SATA CFG
    address: 0x1180090100208 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: SATA_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_RX_INVERT
    title: GSER SATA RX INVERT
    address: 0x1180090100210 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX1_INVERT
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: TBD.

      - name: RX0_INVERT
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_TX_INVERT
    title: GSER SATA TX INVERT
    address: 0x1180090100218 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX1_INVERT
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: TBD.

      - name: TX0_INVERT
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_SSC_EN
    title: GSER SATA SSC EN
    address: 0x1180090100220 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: SSC_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_SSC_RANGE
    title: GSER SATA SSC RANGE
    address: 0x1180090100228 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: SSC_EN
        bits: 2..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_SSC_CLK_SEL
    title: GSER SATA SSC CLOCK SELECT
    address: 0x1180090100230 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..9
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: SSC_CLK_SEL
        bits: 8..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_P0_TX_PREEMPH_GEN(1..3)
    title: GSER SATA PORT TX PREEMPH GEN
    address: 0x1180090100400 + a + b*0x8
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_PREEMPH
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_P1_TX_PREEMPH_GEN(1..3)
    title: GSER SATA PORT TX PREEMPH GEN
    address: 0x1180090100420 + a + b*0x8
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_PREEMPH
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_P0_TX_AMP_GEN(1..3)
    title: GSER SATA PORT TX AMPLITUDE GEN
    address: 0x1180090100480 + a + b*0x8
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_AMP_GEN
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_P1_TX_AMP_GEN(1..3)
    title: GSER SATA PORT TX AMPLITUDE GEN
    address: 0x11800901004A0 + a + b*0x8
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..7
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_AMP_GEN
        bits: 6..0
        access: R/W
        reset: 0x0
        typical: --
        description: TBD.


  - name: GSER(0)_SATA_REF_SSP_EN
    title: GSER SATA REF_SSP_EN
    address: 0x1180090100600 + a
    bus: RSL
    description: TBD.
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: REF_SSP_EN
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: TBD.



