module mux8_1 (SW, LEDR);
	input [10:0]SW;
	output [0:0]LEDR;
	
endmodule
module mux4_1(y,a,b,c,d,s1,s0); 
	input a,b,c,d,s1,s0; 
	output y;
		assign y = (~s1 & ~s0 & a) | (~s1 & s0 & b) | (s1 & ~s0 & c) | (s1 & s0 & d); 
endmodule 