###############################################################################
##
## DISCLAIMER OF LIABILITY
##
## This file contains proprietary and confidential information of
## Xilinx, Inc. ("Xilinx"), that is distributed under a license
## from Xilinx, and may be used, copied and/or disclosed only
## pursuant to the terms of a valid license agreement with Xilinx.
##
## XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION
## ("MATERIALS") "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER
## EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING WITHOUT
## LIMITATION, ANY WARRANTY WITH RESPECT TO NONINFRINGEMENT,
## MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. Xilinx
## does not warrant that functions included in the Materials will
## meet the requirements of Licensee, or that the operation of the
## Materials will be uninterrupted or error-free, or that defects
## in the Materials will be corrected. Furthermore, Xilinx does
## not warrant or make any representations regarding use, or the
## results of the use, of the Materials in terms of correctness,
## accuracy, reliability or otherwise.
##
## Xilinx products are not designed or intended to be fail-safe,
## or for use in any application requiring fail-safe performance,
## such as life-support or safety devices or systems, Class III
## medical devices, nuclear facilities, applications related to
## the deployment of airbags, or any other applications that could
## lead to death, personal injury or severe property or
## environmental damage (individually and collectively, "critical
## applications"). Customer assumes the sole risk and liability
## of any use of Xilinx products in critical applications,
## subject only to applicable laws and regulations governing
## limitations on product liability.
##
## Copyright 2009 Xilinx, Inc.
## All rights reserved.
##
## This disclaimer and copyright notice must be retained as part
## of this file at all times.
##
###############################################################################
##
## v_tc_v2_1_0.pao
##
## Peripheral Analyze Order File for v_tc
##
## Generated by Xilinx IP Engineering
##
###############################################################################
##
## Helper Libraries

##
##
###############################################################################
##
## Main Module
lib v_tc_v5_00_a proc_common_pkg.vhd vhdl
lib v_tc_v5_00_a ipif_pkg.vhd vhdl
lib v_tc_v5_00_a family_support.vhd vhdl
lib v_tc_v5_00_a pselect_f.vhd vhdl
lib v_tc_v5_00_a counter_f.vhd vhdl
lib v_tc_v5_00_a address_decoder.vhd vhdl
lib v_tc_v5_00_a slave_attachment.vhd vhdl
lib v_tc_v5_00_a axi4s_control.vhd vhdl
lib v_tc_v5_00_a debug.vhd vhdl
lib v_tc_v5_00_a video_ctrl_pkg.vhd vhdl
lib v_tc_v5_00_a axi_lite_ipif.vhd vhdl
lib v_tc_v5_00_a tc_detector.vhd vhdl
lib v_tc_v5_00_a tc_generator.vhd vhdl
lib v_tc_v5_00_a tc_top.vhd vhdl
lib v_tc_v5_00_a video_clock_cross.vhd vhdl
lib v_tc_v5_00_a video_ctrl.vhd vhdl
lib v_tc_v5_00_a v_tc.vhd vhdl

