// Seed: 1106065735
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_2 = id_1;
  parameter id_7 = 1;
  genvar id_8, id_9;
  parameter id_10 = -1 - id_7[1'b0];
  assign id_8 = 1 ? 1'b0 : -1;
  assign module_1.id_19 = 0;
endmodule
module module_0 #(
    parameter id_18 = 32'd58
) (
    output supply1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    output tri id_5,
    input tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output supply0 module_1,
    input wor id_10,
    output wire id_11,
    input supply1 id_12,
    input wor id_13,
    input wire id_14,
    input tri0 id_15,
    input uwire id_16,
    input wand id_17,
    input tri0 _id_18,
    output tri0 id_19,
    input supply1 id_20,
    output supply0 id_21,
    input supply1 id_22,
    input tri0 id_23,
    output wire id_24,
    input wire id_25,
    output wor id_26,
    input wand id_27,
    input supply0 id_28,
    input wand id_29,
    output tri id_30,
    input tri1 id_31,
    input supply1 id_32
);
  logic [id_18 : -1] id_34;
  ;
  module_0 modCall_1 (
      id_23,
      id_32,
      id_2,
      id_16,
      id_8,
      id_8
  );
endmodule
