--------------- Build Started: 09/14/2018 11:31:45 Project: ADC_DMA, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Nicolas Zamora\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Nicolas Zamora\Documents\PSoC Creator\DNA\ADC_DMA.cydsn\ADC_DMA.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Nicolas Zamora\Documents\PSoC Creator\DNA\ADC_DMA.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "ADC.vplus" on TopDesign is unconnected.
 * C:\Users\Nicolas Zamora\Documents\PSoC Creator\DNA\ADC_DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_8)
 * C:\Users\Nicolas Zamora\Documents\PSoC Creator\DNA\ADC_DMA.cydsn\TopDesign\TopDesign.cysch (Shape_3.2)
ADD: sdb.M0065: information: Analog terminal "VDAC8.vOut" on TopDesign is unconnected.
 * C:\Users\Nicolas Zamora\Documents\PSoC Creator\DNA\ADC_DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_17)
 * C:\Users\Nicolas Zamora\Documents\PSoC Creator\DNA\ADC_DMA.cydsn\TopDesign\TopDesign.cysch (Shape_4.11)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Info: apr.M0002: Analog signal "Net_8" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_17" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 09/14/2018 11:32:01 ---------------
