/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [12:0] _01_;
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [21:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [24:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[180] ? in_data[186] : celloutsig_1_1z;
  assign celloutsig_0_0z = ~(in_data[23] & in_data[89]);
  assign celloutsig_1_11z = ~(in_data[136] & celloutsig_1_8z[1]);
  assign celloutsig_0_54z = ~(celloutsig_0_6z ^ celloutsig_0_23z);
  assign celloutsig_1_2z = ~(in_data[186] ^ celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z ^ celloutsig_1_3z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[5] ^ celloutsig_0_0z);
  assign celloutsig_0_23z = ~(in_data[87] ^ celloutsig_0_8z);
  assign celloutsig_1_0z = in_data[146:122] + in_data[128:104];
  assign celloutsig_1_4z = celloutsig_1_0z[21:6] + { celloutsig_1_0z[23:10], celloutsig_1_2z, celloutsig_1_1z };
  reg [5:0] _12_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 6'h00;
    else _12_ <= in_data[77:72];
  assign _00_[5:0] = _12_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 13'h0000;
    else _01_ <= { _00_[4:3], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, _00_[5:0] };
  assign celloutsig_0_53z = { celloutsig_0_24z[11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_17z } / { 1'h1, in_data[56:54] };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z } < { celloutsig_1_9z[1:0], celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_10z[13:4], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_7z } < { _01_[12:1], celloutsig_0_12z };
  assign celloutsig_1_7z = celloutsig_1_3z & ~(celloutsig_1_6z[1]);
  assign celloutsig_0_7z = _00_[3] & ~(celloutsig_0_4z);
  assign celloutsig_1_19z = celloutsig_1_7z & ~(celloutsig_1_6z[2]);
  assign celloutsig_0_16z = { celloutsig_0_10z[13:12], celloutsig_0_6z, celloutsig_0_4z } * { _00_[3:1], celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_2z[7:0], celloutsig_0_3z, celloutsig_0_0z } !== in_data[31:22];
  assign celloutsig_0_21z = celloutsig_0_2z[10:7] !== { celloutsig_0_18z[2:1], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_1z = & in_data[143:139];
  assign celloutsig_1_12z = & celloutsig_1_10z[6:4];
  assign celloutsig_0_3z = & { celloutsig_0_1z, in_data[28], celloutsig_0_0z };
  assign celloutsig_1_15z = | { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_19z = celloutsig_0_10z[9] & celloutsig_0_12z;
  assign celloutsig_0_8z = ~^ { _00_[4:3], celloutsig_0_6z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_2z[10], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_2z[3:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = ~^ in_data[51:39];
  assign celloutsig_0_2z = { in_data[62:54], celloutsig_0_0z, celloutsig_0_1z } >> { in_data[55:47], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_9z[6:2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } << { in_data[157:143], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_16z[2:0], celloutsig_0_16z } << celloutsig_0_2z[6:0];
  assign celloutsig_1_6z = in_data[106:104] >> { celloutsig_1_4z[0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_2z[1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z } >> { in_data[36:27], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_10z[15:13], celloutsig_0_7z, celloutsig_0_10z } >>> { in_data[28:11], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_19z } >>> { celloutsig_0_13z[21:6], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_1_8z = { celloutsig_1_0z[2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } - celloutsig_1_0z[20:17];
  assign celloutsig_1_9z = { in_data[163:157], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z } - { in_data[140:134], celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_9z[6:3], celloutsig_1_11z, celloutsig_1_7z } - { celloutsig_1_8z[2], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_9z = ~((in_data[16] & celloutsig_0_6z) | celloutsig_0_0z);
  assign celloutsig_0_17z = ~((celloutsig_0_0z & celloutsig_0_6z) | celloutsig_0_4z);
  assign _00_[13:6] = celloutsig_0_10z[12:5];
  assign { out_data[133:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
