Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Oct 27 09:57:18 2023
| Host         : pc8ce55rt running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2CMASTER_timing_summary_routed.rpt -pb I2CMASTER_timing_summary_routed.pb -rpx I2CMASTER_timing_summary_routed.rpx -warn_on_violation
| Design       : I2CMASTER
| Device       : 7k70t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (14)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: MCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  126          inf        0.000                      0                  126           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DOUT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.063ns  (logic 2.579ns (63.467%)  route 1.484ns (36.533%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  DOUT_reg[1]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  DOUT_reg[1]/Q
                         net (fo=1, routed)           1.484     1.707    DOUT_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.356     4.063 r  DOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.063    DOUT[1]
    P18                                                               r  DOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.990ns  (logic 2.574ns (64.515%)  route 1.416ns (35.485%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  DOUT_reg[2]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  DOUT_reg[2]/Q
                         net (fo=1, routed)           1.416     1.639    DOUT_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.351     3.990 r  DOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.990    DOUT[2]
    R18                                                               r  DOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.969ns  (logic 2.562ns (64.533%)  route 1.408ns (35.467%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  DOUT_reg[0]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  DOUT_reg[0]/Q
                         net (fo=1, routed)           1.408     1.631    DOUT_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.339     3.969 r  DOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.969    DOUT[0]
    U16                                                               r  DOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 2.547ns (64.398%)  route 1.408ns (35.602%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  DOUT_reg[3]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  DOUT_reg[3]/Q
                         net (fo=1, routed)           1.408     1.631    DOUT_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.324     3.956 r  DOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.956    DOUT[3]
    T17                                                               r  DOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.907ns  (logic 2.545ns (65.152%)  route 1.361ns (34.848%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  DOUT_reg[4]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  DOUT_reg[4]/Q
                         net (fo=1, routed)           1.361     1.584    DOUT_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.322     3.907 r  DOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.907    DOUT[4]
    U17                                                               r  DOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 2.589ns (68.582%)  route 1.186ns (31.418%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  DOUT_reg[5]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  DOUT_reg[5]/Q
                         net (fo=1, routed)           1.186     1.409    DOUT_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         2.366     3.775 r  DOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.775    DOUT[5]
    M19                                                               r  DOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.773ns  (logic 2.588ns (68.596%)  route 1.185ns (31.404%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  DOUT_reg[6]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  DOUT_reg[6]/Q
                         net (fo=1, routed)           1.185     1.408    DOUT_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         2.365     3.773 r  DOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.773    DOUT[6]
    N18                                                               r  DOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATUS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STATUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.767ns  (logic 2.572ns (68.296%)  route 1.194ns (31.704%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  STATUS_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  STATUS_reg[1]/Q
                         net (fo=1, routed)           1.194     1.417    STATUS_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.349     3.767 r  STATUS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.767    STATUS[1]
    N17                                                               r  STATUS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATUS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STATUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.755ns  (logic 2.572ns (68.502%)  route 1.183ns (31.498%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  STATUS_reg[0]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  STATUS_reg[0]/Q
                         net (fo=1, routed)           1.183     1.406    STATUS_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         2.349     3.755 r  STATUS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.755    STATUS[0]
    R16                                                               r  STATUS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDA_OUT_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            SDA_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.754ns  (logic 2.625ns (69.919%)  route 1.129ns (30.081%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDPE                         0.000     0.000 r  SDA_OUT_reg/C
    SLICE_X2Y15          FDPE (Prop_fdpe_C_Q)         0.259     0.259 r  SDA_OUT_reg/Q
                         net (fo=1, routed)           1.129     1.388    SDA_OUT_OBUF
    T23                  OBUF (Prop_obuf_I_O)         2.366     3.754 r  SDA_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.754    SDA_OUT
    T23                                                               r  SDA_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.752%)  route 0.129ns (50.248%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  shift_reg[3]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  shift_reg[3]/Q
                         net (fo=2, routed)           0.129     0.229    shift_reg_n_0_[3]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.028     0.257 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     0.257    p_2_in[4]
    SLICE_X0Y15          FDCE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.782%)  route 0.134ns (51.218%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  shift_reg[5]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  shift_reg[5]/Q
                         net (fo=2, routed)           0.134     0.234    shift_reg_n_0_[5]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.028     0.262 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     0.262    p_2_in[6]
    SLICE_X0Y15          FDCE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  next_state_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  next_state_reg[0]/Q
                         net (fo=3, routed)           0.136     0.236    next_state[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.028     0.264 r  next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.264    next_state[0]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.152%)  route 0.138ns (51.848%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  shift_reg[2]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  shift_reg[2]/Q
                         net (fo=2, routed)           0.138     0.238    shift_reg_n_0_[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.028     0.266 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     0.266    p_2_in[3]
    SLICE_X1Y15          FDCE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.109%)  route 0.138ns (51.891%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  next_state_reg[3]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  next_state_reg[3]/Q
                         net (fo=2, routed)           0.138     0.238    next_state[3]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.028     0.266 r  next_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.266    next_state[3]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.968%)  route 0.139ns (52.032%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_reg[1]/Q
                         net (fo=3, routed)           0.139     0.239    counter_reg_n_0_[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.028     0.267 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.267    counter[1]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.700%)  route 0.140ns (52.300%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  shift_reg[4]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  shift_reg[4]/Q
                         net (fo=2, routed)           0.140     0.240    shift_reg_n_0_[4]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.028     0.268 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     0.268    p_2_in[5]
    SLICE_X0Y15          FDCE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.128ns (44.814%)  route 0.158ns (55.186%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  state_reg[0]/Q
                         net (fo=64, routed)          0.158     0.258    state_reg_n_0_[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.028     0.286 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.286    counter[2]_i_1_n_0
    SLICE_X4Y12          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.586%)  route 0.159ns (55.414%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  shift_reg[4]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  shift_reg[4]/Q
                         net (fo=2, routed)           0.159     0.259    shift_reg_n_0_[4]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.028     0.287 r  DOUT[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    DOUT[4]_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  DOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DOUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.453%)  route 0.160ns (55.547%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  shift_reg[5]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  shift_reg[5]/Q
                         net (fo=2, routed)           0.160     0.260    shift_reg_n_0_[5]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.028     0.288 r  DOUT[5]_i_1/O
                         net (fo=1, routed)           0.000     0.288    DOUT[5]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------





