// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_mmult_krnl_mmult_Pipeline_readA_inner (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        localA_7_1_3_3,
        localA_7_1_2_3,
        localA_7_1_1_3,
        localA_7_1_0_3,
        localA_7_0_3_3,
        localA_7_0_2_3,
        localA_7_0_1_3,
        localA_7_0_0_3,
        localA_6_1_3_3,
        localA_6_1_2_3,
        localA_6_1_1_3,
        localA_6_1_0_3,
        localA_6_0_3_3,
        localA_6_0_2_3,
        localA_6_0_1_3,
        localA_6_0_0_3,
        localA_5_1_3_3,
        localA_5_1_2_3,
        localA_5_1_1_3,
        localA_5_1_0_3,
        localA_5_0_3_3,
        localA_5_0_2_3,
        localA_5_0_1_3,
        localA_5_0_0_3,
        localA_4_1_3_3,
        localA_4_1_2_3,
        localA_4_1_1_3,
        localA_4_1_0_3,
        localA_4_0_3_3,
        localA_4_0_2_3,
        localA_4_0_1_3,
        localA_4_0_0_3,
        localA_3_1_3_3,
        localA_3_1_2_3,
        localA_3_1_1_3,
        localA_3_1_0_3,
        localA_3_0_3_3,
        localA_3_0_2_3,
        localA_3_0_1_3,
        localA_3_0_0_3,
        localA_2_1_3_3,
        localA_2_1_2_3,
        localA_2_1_1_3,
        localA_2_1_0_3,
        localA_2_0_3_3,
        localA_2_0_2_3,
        localA_2_0_1_3,
        localA_2_0_0_3,
        localA_1_1_3_3,
        localA_1_1_2_3,
        localA_1_1_1_3,
        localA_1_1_0_3,
        localA_1_0_3_3,
        localA_1_0_2_3,
        localA_1_0_1_3,
        localA_1_0_0_3,
        localA_0_1_3_3,
        localA_0_1_2_3,
        localA_0_1_1_3,
        localA_0_1_0_3,
        localA_0_0_3_3,
        localA_0_0_2_3,
        localA_0_0_1_3,
        localA_0_0_0_3,
        zext_ln224,
        sext_ln216,
        indvars_iv_next56_cast,
        trunc_ln4,
        localA_7_1_3_4_out,
        localA_7_1_3_4_out_ap_vld,
        localA_7_1_2_4_out,
        localA_7_1_2_4_out_ap_vld,
        localA_7_1_3_12_out,
        localA_7_1_3_12_out_ap_vld,
        localA_7_1_3_15_out,
        localA_7_1_3_15_out_ap_vld,
        localA_7_0_3_4_out,
        localA_7_0_3_4_out_ap_vld,
        localA_7_0_2_4_out,
        localA_7_0_2_4_out_ap_vld,
        localA_7_1_3_17_out,
        localA_7_1_3_17_out_ap_vld,
        localA_7_1_3_18_out,
        localA_7_1_3_18_out_ap_vld,
        localA_6_1_3_4_out,
        localA_6_1_3_4_out_ap_vld,
        localA_6_1_2_4_out,
        localA_6_1_2_4_out_ap_vld,
        localA_7_1_3_166_out,
        localA_7_1_3_166_out_ap_vld,
        localA_7_1_3_169_out,
        localA_7_1_3_169_out_ap_vld,
        localA_6_0_3_4_out,
        localA_6_0_3_4_out_ap_vld,
        localA_6_0_2_4_out,
        localA_6_0_2_4_out_ap_vld,
        localA_7_1_3_171_out,
        localA_7_1_3_171_out_ap_vld,
        localA_7_1_3_172_out,
        localA_7_1_3_172_out_ap_vld,
        localA_5_1_3_4_out,
        localA_5_1_3_4_out_ap_vld,
        localA_5_1_2_4_out,
        localA_5_1_2_4_out_ap_vld,
        localA_7_1_3_144_out,
        localA_7_1_3_144_out_ap_vld,
        localA_7_1_3_147_out,
        localA_7_1_3_147_out_ap_vld,
        localA_5_0_3_4_out,
        localA_5_0_3_4_out_ap_vld,
        localA_5_0_2_4_out,
        localA_5_0_2_4_out_ap_vld,
        localA_7_1_3_149_out,
        localA_7_1_3_149_out_ap_vld,
        localA_7_1_3_150_out,
        localA_7_1_3_150_out_ap_vld,
        localA_4_1_3_4_out,
        localA_4_1_3_4_out_ap_vld,
        localA_4_1_2_4_out,
        localA_4_1_2_4_out_ap_vld,
        localA_7_1_3_122_out,
        localA_7_1_3_122_out_ap_vld,
        localA_7_1_3_125_out,
        localA_7_1_3_125_out_ap_vld,
        localA_4_0_3_4_out,
        localA_4_0_3_4_out_ap_vld,
        localA_4_0_2_4_out,
        localA_4_0_2_4_out_ap_vld,
        localA_7_1_3_127_out,
        localA_7_1_3_127_out_ap_vld,
        localA_7_1_3_128_out,
        localA_7_1_3_128_out_ap_vld,
        localA_3_1_3_4_out,
        localA_3_1_3_4_out_ap_vld,
        localA_3_1_2_4_out,
        localA_3_1_2_4_out_ap_vld,
        localA_7_1_3_100_out,
        localA_7_1_3_100_out_ap_vld,
        localA_7_1_3_103_out,
        localA_7_1_3_103_out_ap_vld,
        localA_3_0_3_4_out,
        localA_3_0_3_4_out_ap_vld,
        localA_3_0_2_4_out,
        localA_3_0_2_4_out_ap_vld,
        localA_7_1_3_105_out,
        localA_7_1_3_105_out_ap_vld,
        localA_7_1_3_106_out,
        localA_7_1_3_106_out_ap_vld,
        localA_2_1_3_4_out,
        localA_2_1_3_4_out_ap_vld,
        localA_2_1_2_4_out,
        localA_2_1_2_4_out_ap_vld,
        localA_7_1_3_78_out,
        localA_7_1_3_78_out_ap_vld,
        localA_7_1_3_81_out,
        localA_7_1_3_81_out_ap_vld,
        localA_2_0_3_4_out,
        localA_2_0_3_4_out_ap_vld,
        localA_2_0_2_4_out,
        localA_2_0_2_4_out_ap_vld,
        localA_7_1_3_83_out,
        localA_7_1_3_83_out_ap_vld,
        localA_7_1_3_84_out,
        localA_7_1_3_84_out_ap_vld,
        localA_1_1_3_4_out,
        localA_1_1_3_4_out_ap_vld,
        localA_1_1_2_4_out,
        localA_1_1_2_4_out_ap_vld,
        localA_7_1_3_56_out,
        localA_7_1_3_56_out_ap_vld,
        localA_7_1_3_59_out,
        localA_7_1_3_59_out_ap_vld,
        localA_1_0_3_4_out,
        localA_1_0_3_4_out_ap_vld,
        localA_1_0_2_4_out,
        localA_1_0_2_4_out_ap_vld,
        localA_7_1_3_61_out,
        localA_7_1_3_61_out_ap_vld,
        localA_7_1_3_62_out,
        localA_7_1_3_62_out_ap_vld,
        localA_0_1_3_4_out,
        localA_0_1_3_4_out_ap_vld,
        localA_0_1_2_4_out,
        localA_0_1_2_4_out_ap_vld,
        localA_7_1_3_34_out,
        localA_7_1_3_34_out_ap_vld,
        localA_7_1_3_37_out,
        localA_7_1_3_37_out_ap_vld,
        localA_0_0_3_4_out,
        localA_0_0_3_4_out_ap_vld,
        localA_0_0_2_4_out,
        localA_0_0_2_4_out_ap_vld,
        localA_7_1_3_39_out,
        localA_7_1_3_39_out_ap_vld,
        localA_7_1_3_40_out,
        localA_7_1_3_40_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [31:0] localA_7_1_3_3;
input  [31:0] localA_7_1_2_3;
input  [31:0] localA_7_1_1_3;
input  [31:0] localA_7_1_0_3;
input  [31:0] localA_7_0_3_3;
input  [31:0] localA_7_0_2_3;
input  [31:0] localA_7_0_1_3;
input  [31:0] localA_7_0_0_3;
input  [31:0] localA_6_1_3_3;
input  [31:0] localA_6_1_2_3;
input  [31:0] localA_6_1_1_3;
input  [31:0] localA_6_1_0_3;
input  [31:0] localA_6_0_3_3;
input  [31:0] localA_6_0_2_3;
input  [31:0] localA_6_0_1_3;
input  [31:0] localA_6_0_0_3;
input  [31:0] localA_5_1_3_3;
input  [31:0] localA_5_1_2_3;
input  [31:0] localA_5_1_1_3;
input  [31:0] localA_5_1_0_3;
input  [31:0] localA_5_0_3_3;
input  [31:0] localA_5_0_2_3;
input  [31:0] localA_5_0_1_3;
input  [31:0] localA_5_0_0_3;
input  [31:0] localA_4_1_3_3;
input  [31:0] localA_4_1_2_3;
input  [31:0] localA_4_1_1_3;
input  [31:0] localA_4_1_0_3;
input  [31:0] localA_4_0_3_3;
input  [31:0] localA_4_0_2_3;
input  [31:0] localA_4_0_1_3;
input  [31:0] localA_4_0_0_3;
input  [31:0] localA_3_1_3_3;
input  [31:0] localA_3_1_2_3;
input  [31:0] localA_3_1_1_3;
input  [31:0] localA_3_1_0_3;
input  [31:0] localA_3_0_3_3;
input  [31:0] localA_3_0_2_3;
input  [31:0] localA_3_0_1_3;
input  [31:0] localA_3_0_0_3;
input  [31:0] localA_2_1_3_3;
input  [31:0] localA_2_1_2_3;
input  [31:0] localA_2_1_1_3;
input  [31:0] localA_2_1_0_3;
input  [31:0] localA_2_0_3_3;
input  [31:0] localA_2_0_2_3;
input  [31:0] localA_2_0_1_3;
input  [31:0] localA_2_0_0_3;
input  [31:0] localA_1_1_3_3;
input  [31:0] localA_1_1_2_3;
input  [31:0] localA_1_1_1_3;
input  [31:0] localA_1_1_0_3;
input  [31:0] localA_1_0_3_3;
input  [31:0] localA_1_0_2_3;
input  [31:0] localA_1_0_1_3;
input  [31:0] localA_1_0_0_3;
input  [31:0] localA_0_1_3_3;
input  [31:0] localA_0_1_2_3;
input  [31:0] localA_0_1_1_3;
input  [31:0] localA_0_1_0_3;
input  [31:0] localA_0_0_3_3;
input  [31:0] localA_0_0_2_3;
input  [31:0] localA_0_0_1_3;
input  [31:0] localA_0_0_0_3;
input  [9:0] zext_ln224;
input  [61:0] sext_ln216;
input  [10:0] indvars_iv_next56_cast;
input  [2:0] trunc_ln4;
output  [31:0] localA_7_1_3_4_out;
output   localA_7_1_3_4_out_ap_vld;
output  [31:0] localA_7_1_2_4_out;
output   localA_7_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_12_out;
output   localA_7_1_3_12_out_ap_vld;
output  [31:0] localA_7_1_3_15_out;
output   localA_7_1_3_15_out_ap_vld;
output  [31:0] localA_7_0_3_4_out;
output   localA_7_0_3_4_out_ap_vld;
output  [31:0] localA_7_0_2_4_out;
output   localA_7_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_17_out;
output   localA_7_1_3_17_out_ap_vld;
output  [31:0] localA_7_1_3_18_out;
output   localA_7_1_3_18_out_ap_vld;
output  [31:0] localA_6_1_3_4_out;
output   localA_6_1_3_4_out_ap_vld;
output  [31:0] localA_6_1_2_4_out;
output   localA_6_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_166_out;
output   localA_7_1_3_166_out_ap_vld;
output  [31:0] localA_7_1_3_169_out;
output   localA_7_1_3_169_out_ap_vld;
output  [31:0] localA_6_0_3_4_out;
output   localA_6_0_3_4_out_ap_vld;
output  [31:0] localA_6_0_2_4_out;
output   localA_6_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_171_out;
output   localA_7_1_3_171_out_ap_vld;
output  [31:0] localA_7_1_3_172_out;
output   localA_7_1_3_172_out_ap_vld;
output  [31:0] localA_5_1_3_4_out;
output   localA_5_1_3_4_out_ap_vld;
output  [31:0] localA_5_1_2_4_out;
output   localA_5_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_144_out;
output   localA_7_1_3_144_out_ap_vld;
output  [31:0] localA_7_1_3_147_out;
output   localA_7_1_3_147_out_ap_vld;
output  [31:0] localA_5_0_3_4_out;
output   localA_5_0_3_4_out_ap_vld;
output  [31:0] localA_5_0_2_4_out;
output   localA_5_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_149_out;
output   localA_7_1_3_149_out_ap_vld;
output  [31:0] localA_7_1_3_150_out;
output   localA_7_1_3_150_out_ap_vld;
output  [31:0] localA_4_1_3_4_out;
output   localA_4_1_3_4_out_ap_vld;
output  [31:0] localA_4_1_2_4_out;
output   localA_4_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_122_out;
output   localA_7_1_3_122_out_ap_vld;
output  [31:0] localA_7_1_3_125_out;
output   localA_7_1_3_125_out_ap_vld;
output  [31:0] localA_4_0_3_4_out;
output   localA_4_0_3_4_out_ap_vld;
output  [31:0] localA_4_0_2_4_out;
output   localA_4_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_127_out;
output   localA_7_1_3_127_out_ap_vld;
output  [31:0] localA_7_1_3_128_out;
output   localA_7_1_3_128_out_ap_vld;
output  [31:0] localA_3_1_3_4_out;
output   localA_3_1_3_4_out_ap_vld;
output  [31:0] localA_3_1_2_4_out;
output   localA_3_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_100_out;
output   localA_7_1_3_100_out_ap_vld;
output  [31:0] localA_7_1_3_103_out;
output   localA_7_1_3_103_out_ap_vld;
output  [31:0] localA_3_0_3_4_out;
output   localA_3_0_3_4_out_ap_vld;
output  [31:0] localA_3_0_2_4_out;
output   localA_3_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_105_out;
output   localA_7_1_3_105_out_ap_vld;
output  [31:0] localA_7_1_3_106_out;
output   localA_7_1_3_106_out_ap_vld;
output  [31:0] localA_2_1_3_4_out;
output   localA_2_1_3_4_out_ap_vld;
output  [31:0] localA_2_1_2_4_out;
output   localA_2_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_78_out;
output   localA_7_1_3_78_out_ap_vld;
output  [31:0] localA_7_1_3_81_out;
output   localA_7_1_3_81_out_ap_vld;
output  [31:0] localA_2_0_3_4_out;
output   localA_2_0_3_4_out_ap_vld;
output  [31:0] localA_2_0_2_4_out;
output   localA_2_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_83_out;
output   localA_7_1_3_83_out_ap_vld;
output  [31:0] localA_7_1_3_84_out;
output   localA_7_1_3_84_out_ap_vld;
output  [31:0] localA_1_1_3_4_out;
output   localA_1_1_3_4_out_ap_vld;
output  [31:0] localA_1_1_2_4_out;
output   localA_1_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_56_out;
output   localA_7_1_3_56_out_ap_vld;
output  [31:0] localA_7_1_3_59_out;
output   localA_7_1_3_59_out_ap_vld;
output  [31:0] localA_1_0_3_4_out;
output   localA_1_0_3_4_out_ap_vld;
output  [31:0] localA_1_0_2_4_out;
output   localA_1_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_61_out;
output   localA_7_1_3_61_out_ap_vld;
output  [31:0] localA_7_1_3_62_out;
output   localA_7_1_3_62_out_ap_vld;
output  [31:0] localA_0_1_3_4_out;
output   localA_0_1_3_4_out_ap_vld;
output  [31:0] localA_0_1_2_4_out;
output   localA_0_1_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_34_out;
output   localA_7_1_3_34_out_ap_vld;
output  [31:0] localA_7_1_3_37_out;
output   localA_7_1_3_37_out_ap_vld;
output  [31:0] localA_0_0_3_4_out;
output   localA_0_0_3_4_out_ap_vld;
output  [31:0] localA_0_0_2_4_out;
output   localA_0_0_2_4_out_ap_vld;
output  [31:0] localA_7_1_3_39_out;
output   localA_7_1_3_39_out_ap_vld;
output  [31:0] localA_7_1_3_40_out;
output   localA_7_1_3_40_out_ap_vld;

reg ap_idle;
reg m_axi_gmem_RREADY;
reg localA_7_1_3_4_out_ap_vld;
reg localA_7_1_2_4_out_ap_vld;
reg localA_7_1_3_12_out_ap_vld;
reg localA_7_1_3_15_out_ap_vld;
reg localA_7_0_3_4_out_ap_vld;
reg localA_7_0_2_4_out_ap_vld;
reg localA_7_1_3_17_out_ap_vld;
reg localA_7_1_3_18_out_ap_vld;
reg localA_6_1_3_4_out_ap_vld;
reg localA_6_1_2_4_out_ap_vld;
reg localA_7_1_3_166_out_ap_vld;
reg localA_7_1_3_169_out_ap_vld;
reg localA_6_0_3_4_out_ap_vld;
reg localA_6_0_2_4_out_ap_vld;
reg localA_7_1_3_171_out_ap_vld;
reg localA_7_1_3_172_out_ap_vld;
reg localA_5_1_3_4_out_ap_vld;
reg localA_5_1_2_4_out_ap_vld;
reg localA_7_1_3_144_out_ap_vld;
reg localA_7_1_3_147_out_ap_vld;
reg localA_5_0_3_4_out_ap_vld;
reg localA_5_0_2_4_out_ap_vld;
reg localA_7_1_3_149_out_ap_vld;
reg localA_7_1_3_150_out_ap_vld;
reg localA_4_1_3_4_out_ap_vld;
reg localA_4_1_2_4_out_ap_vld;
reg localA_7_1_3_122_out_ap_vld;
reg localA_7_1_3_125_out_ap_vld;
reg localA_4_0_3_4_out_ap_vld;
reg localA_4_0_2_4_out_ap_vld;
reg localA_7_1_3_127_out_ap_vld;
reg localA_7_1_3_128_out_ap_vld;
reg localA_3_1_3_4_out_ap_vld;
reg localA_3_1_2_4_out_ap_vld;
reg localA_7_1_3_100_out_ap_vld;
reg localA_7_1_3_103_out_ap_vld;
reg localA_3_0_3_4_out_ap_vld;
reg localA_3_0_2_4_out_ap_vld;
reg localA_7_1_3_105_out_ap_vld;
reg localA_7_1_3_106_out_ap_vld;
reg localA_2_1_3_4_out_ap_vld;
reg localA_2_1_2_4_out_ap_vld;
reg localA_7_1_3_78_out_ap_vld;
reg localA_7_1_3_81_out_ap_vld;
reg localA_2_0_3_4_out_ap_vld;
reg localA_2_0_2_4_out_ap_vld;
reg localA_7_1_3_83_out_ap_vld;
reg localA_7_1_3_84_out_ap_vld;
reg localA_1_1_3_4_out_ap_vld;
reg localA_1_1_2_4_out_ap_vld;
reg localA_7_1_3_56_out_ap_vld;
reg localA_7_1_3_59_out_ap_vld;
reg localA_1_0_3_4_out_ap_vld;
reg localA_1_0_2_4_out_ap_vld;
reg localA_7_1_3_61_out_ap_vld;
reg localA_7_1_3_62_out_ap_vld;
reg localA_0_1_3_4_out_ap_vld;
reg localA_0_1_2_4_out_ap_vld;
reg localA_7_1_3_34_out_ap_vld;
reg localA_7_1_3_37_out_ap_vld;
reg localA_0_0_3_4_out_ap_vld;
reg localA_0_0_2_4_out_ap_vld;
reg localA_7_1_3_39_out_ap_vld;
reg localA_7_1_3_40_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln216_reg_4404;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln216_fu_1795_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln4_read_reg_4390;
wire   [63:0] indvars_iv_next56_cast_cast_fu_1455_p1;
reg   [63:0] indvars_iv_next56_cast_cast_reg_4394;
wire   [0:0] trunc_ln217_fu_1800_p1;
reg   [0:0] trunc_ln217_reg_4408;
reg   [0:0] trunc_ln217_reg_4408_pp0_iter2_reg;
reg   [1:0] trunc_ln217_1_reg_4453;
reg   [1:0] trunc_ln217_1_reg_4453_pp0_iter2_reg;
reg   [31:0] localA_0_1_3_reg_4460;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [63:0] k_1_fu_334;
wire   [63:0] add_ln216_fu_1814_p2;
wire   [63:0] zext_ln224_cast_fu_1463_p1;
wire    ap_loop_init;
reg   [31:0] localA_7_1_3_1_fu_338;
wire   [31:0] localA_7_1_3_244_fu_3349_p3;
reg   [31:0] localA_7_1_3_2_fu_342;
wire   [31:0] localA_7_1_3_243_fu_3341_p3;
reg   [31:0] localA_7_1_3_5_fu_346;
wire   [31:0] localA_7_1_3_242_fu_3326_p3;
reg   [31:0] localA_7_1_3_6_fu_350;
wire   [31:0] localA_7_1_3_241_fu_3304_p3;
reg   [31:0] localA_7_1_3_37_fu_354;
wire   [31:0] localA_7_1_3_240_fu_3297_p3;
reg   [31:0] localA_7_1_3_34_fu_358;
wire   [31:0] localA_7_1_3_239_fu_3290_p3;
reg   [31:0] localA_7_1_3_39_fu_362;
wire   [31:0] localA_7_1_3_238_fu_3283_p3;
reg   [31:0] localA_7_1_3_40_fu_366;
wire   [31:0] localA_7_1_3_237_fu_3276_p3;
reg   [31:0] localA_7_1_3_62_fu_370;
wire   [31:0] localA_7_1_3_262_fu_3130_p3;
reg   [31:0] localA_7_1_3_61_fu_374;
wire   [31:0] localA_7_1_3_261_fu_3122_p3;
reg   [31:0] localA_7_1_3_182_fu_378;
wire   [31:0] localA_7_1_3_260_fu_3107_p3;
reg   [31:0] localA_7_1_3_183_fu_382;
wire   [31:0] localA_7_1_3_259_fu_3085_p3;
reg   [31:0] localA_7_1_3_59_fu_386;
wire   [31:0] localA_7_1_3_258_fu_3078_p3;
reg   [31:0] localA_7_1_3_56_fu_390;
wire   [31:0] localA_7_1_3_257_fu_3071_p3;
reg   [31:0] localA_7_1_3_184_fu_394;
wire   [31:0] localA_7_1_3_256_fu_3064_p3;
reg   [31:0] localA_7_1_3_185_fu_398;
wire   [31:0] localA_7_1_3_255_fu_3057_p3;
reg   [31:0] localA_7_1_3_84_fu_402;
wire   [31:0] localA_7_1_3_280_fu_2911_p3;
reg   [31:0] localA_7_1_3_83_fu_406;
wire   [31:0] localA_7_1_3_279_fu_2903_p3;
reg   [31:0] localA_7_1_3_186_fu_410;
wire   [31:0] localA_7_1_3_278_fu_2888_p3;
reg   [31:0] localA_7_1_3_187_fu_414;
wire   [31:0] localA_7_1_3_277_fu_2866_p3;
reg   [31:0] localA_7_1_3_81_fu_418;
wire   [31:0] localA_7_1_3_276_fu_2859_p3;
reg   [31:0] localA_7_1_3_78_fu_422;
wire   [31:0] localA_7_1_3_275_fu_2852_p3;
reg   [31:0] localA_7_1_3_188_fu_426;
wire   [31:0] localA_7_1_3_274_fu_2845_p3;
reg   [31:0] localA_7_1_3_189_fu_430;
wire   [31:0] localA_7_1_3_273_fu_2838_p3;
reg   [31:0] localA_7_1_3_106_fu_434;
wire   [31:0] localA_7_1_3_298_fu_2692_p3;
reg   [31:0] localA_7_1_3_105_fu_438;
wire   [31:0] localA_7_1_3_297_fu_2684_p3;
reg   [31:0] localA_7_1_3_190_fu_442;
wire   [31:0] localA_7_1_3_296_fu_2669_p3;
reg   [31:0] localA_7_1_3_191_fu_446;
wire   [31:0] localA_7_1_3_295_fu_2647_p3;
reg   [31:0] localA_7_1_3_103_fu_450;
wire   [31:0] localA_7_1_3_294_fu_2640_p3;
reg   [31:0] localA_7_1_3_100_fu_454;
wire   [31:0] localA_7_1_3_293_fu_2633_p3;
reg   [31:0] localA_7_1_3_192_fu_458;
wire   [31:0] localA_7_1_3_292_fu_2626_p3;
reg   [31:0] localA_7_1_3_193_fu_462;
wire   [31:0] localA_7_1_3_291_fu_2619_p3;
reg   [31:0] localA_7_1_3_128_fu_466;
wire   [31:0] localA_7_1_3_316_fu_2473_p3;
reg   [31:0] localA_7_1_3_127_fu_470;
wire   [31:0] localA_7_1_3_315_fu_2465_p3;
reg   [31:0] localA_7_1_3_194_fu_474;
wire   [31:0] localA_7_1_3_314_fu_2450_p3;
reg   [31:0] localA_7_1_3_195_fu_478;
wire   [31:0] localA_7_1_3_313_fu_2428_p3;
reg   [31:0] localA_7_1_3_125_fu_482;
wire   [31:0] localA_7_1_3_312_fu_2421_p3;
reg   [31:0] localA_7_1_3_122_fu_486;
wire   [31:0] localA_7_1_3_311_fu_2414_p3;
reg   [31:0] localA_7_1_3_196_fu_490;
wire   [31:0] localA_7_1_3_310_fu_2407_p3;
reg   [31:0] localA_7_1_3_197_fu_494;
wire   [31:0] localA_7_1_3_309_fu_2400_p3;
reg   [31:0] localA_7_1_3_150_fu_498;
wire   [31:0] localA_7_1_3_334_fu_2254_p3;
reg   [31:0] localA_7_1_3_149_fu_502;
wire   [31:0] localA_7_1_3_333_fu_2246_p3;
reg   [31:0] localA_7_1_3_198_fu_506;
wire   [31:0] localA_7_1_3_332_fu_2231_p3;
reg   [31:0] localA_7_1_3_199_fu_510;
wire   [31:0] localA_7_1_3_331_fu_2209_p3;
reg   [31:0] localA_7_1_3_147_fu_514;
wire   [31:0] localA_7_1_3_330_fu_2202_p3;
reg   [31:0] localA_7_1_3_144_fu_518;
wire   [31:0] localA_7_1_3_329_fu_2195_p3;
reg   [31:0] localA_7_1_3_200_fu_522;
wire   [31:0] localA_7_1_3_328_fu_2188_p3;
reg   [31:0] localA_7_1_3_201_fu_526;
wire   [31:0] localA_7_1_3_327_fu_2181_p3;
reg   [31:0] localA_7_1_3_172_fu_530;
wire   [31:0] localA_7_1_3_352_fu_2035_p3;
reg   [31:0] localA_7_1_3_171_fu_534;
wire   [31:0] localA_7_1_3_351_fu_2027_p3;
reg   [31:0] localA_7_1_3_202_fu_538;
wire   [31:0] localA_7_1_3_350_fu_2012_p3;
reg   [31:0] localA_7_1_3_203_fu_542;
wire   [31:0] localA_7_1_3_349_fu_1990_p3;
reg   [31:0] localA_7_1_3_169_fu_546;
wire   [31:0] localA_7_1_3_348_fu_1983_p3;
reg   [31:0] localA_7_1_3_166_fu_550;
wire   [31:0] localA_7_1_3_347_fu_1976_p3;
reg   [31:0] localA_7_1_3_204_fu_554;
wire   [31:0] localA_7_1_3_346_fu_1969_p3;
reg   [31:0] localA_7_1_3_205_fu_558;
wire   [31:0] localA_7_1_3_345_fu_1962_p3;
reg   [31:0] localA_7_1_3_18_fu_562;
wire   [31:0] localA_7_1_3_226_fu_3568_p3;
reg   [31:0] localA_7_1_3_17_fu_566;
wire   [31:0] localA_7_1_3_225_fu_3560_p3;
reg   [31:0] localA_7_1_3_206_fu_570;
wire   [31:0] localA_7_1_3_224_fu_3545_p3;
reg   [31:0] localA_7_1_3_207_fu_574;
wire   [31:0] localA_7_1_3_223_fu_3523_p3;
reg   [31:0] localA_7_1_3_15_fu_578;
wire   [31:0] localA_7_1_3_222_fu_3516_p3;
reg   [31:0] localA_7_1_3_12_fu_582;
wire   [31:0] localA_7_1_3_221_fu_3509_p3;
reg   [31:0] localA_7_1_3_208_fu_586;
wire   [31:0] localA_7_1_3_220_fu_3502_p3;
reg   [31:0] localA_7_1_3_4_fu_590;
wire   [31:0] localA_7_1_3_219_fu_3495_p3;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln217_2_fu_1841_p2;
wire   [0:0] icmp_ln217_1_fu_1836_p2;
wire   [0:0] icmp_ln217_fu_1831_p2;
wire   [0:0] or_ln217_fu_1846_p2;
wire   [0:0] or_ln217_1_fu_1851_p2;
wire   [31:0] localA_7_1_3_335_fu_1887_p3;
wire   [31:0] localA_7_1_3_336_fu_1894_p3;
wire   [31:0] localA_7_1_3_338_fu_1910_p3;
wire   [31:0] localA_7_1_3_339_fu_1917_p3;
wire   [31:0] localA_7_1_3_341_fu_1933_p3;
wire   [31:0] localA_7_1_3_337_fu_1902_p3;
wire   [31:0] localA_7_1_3_340_fu_1925_p3;
wire   [31:0] localA_7_1_3_342_fu_1940_p3;
wire   [31:0] localA_7_1_3_343_fu_1948_p3;
wire   [0:0] or_ln217_2_fu_1857_p2;
wire   [31:0] select_ln217_147_fu_1997_p3;
wire   [31:0] select_ln217_148_fu_2004_p3;
wire   [31:0] select_ln217_150_fu_2020_p3;
wire   [31:0] localA_7_1_3_344_fu_1955_p3;
wire   [31:0] localA_7_1_3_317_fu_2106_p3;
wire   [31:0] localA_7_1_3_318_fu_2113_p3;
wire   [31:0] localA_7_1_3_320_fu_2129_p3;
wire   [31:0] localA_7_1_3_321_fu_2136_p3;
wire   [31:0] localA_7_1_3_323_fu_2152_p3;
wire   [31:0] localA_7_1_3_319_fu_2121_p3;
wire   [31:0] localA_7_1_3_322_fu_2144_p3;
wire   [31:0] localA_7_1_3_324_fu_2159_p3;
wire   [31:0] localA_7_1_3_325_fu_2167_p3;
wire   [31:0] select_ln217_126_fu_2216_p3;
wire   [31:0] select_ln217_127_fu_2223_p3;
wire   [31:0] select_ln217_129_fu_2239_p3;
wire   [31:0] localA_7_1_3_326_fu_2174_p3;
wire   [31:0] localA_7_1_3_299_fu_2325_p3;
wire   [31:0] localA_7_1_3_300_fu_2332_p3;
wire   [31:0] localA_7_1_3_302_fu_2348_p3;
wire   [31:0] localA_7_1_3_303_fu_2355_p3;
wire   [31:0] localA_7_1_3_305_fu_2371_p3;
wire   [31:0] localA_7_1_3_301_fu_2340_p3;
wire   [31:0] localA_7_1_3_304_fu_2363_p3;
wire   [31:0] localA_7_1_3_306_fu_2378_p3;
wire   [31:0] localA_7_1_3_307_fu_2386_p3;
wire   [31:0] select_ln217_105_fu_2435_p3;
wire   [31:0] select_ln217_106_fu_2442_p3;
wire   [31:0] select_ln217_108_fu_2458_p3;
wire   [31:0] localA_7_1_3_308_fu_2393_p3;
wire   [31:0] localA_7_1_3_281_fu_2544_p3;
wire   [31:0] localA_7_1_3_282_fu_2551_p3;
wire   [31:0] localA_7_1_3_284_fu_2567_p3;
wire   [31:0] localA_7_1_3_285_fu_2574_p3;
wire   [31:0] localA_7_1_3_287_fu_2590_p3;
wire   [31:0] localA_7_1_3_283_fu_2559_p3;
wire   [31:0] localA_7_1_3_286_fu_2582_p3;
wire   [31:0] localA_7_1_3_288_fu_2597_p3;
wire   [31:0] localA_7_1_3_289_fu_2605_p3;
wire   [31:0] select_ln217_84_fu_2654_p3;
wire   [31:0] select_ln217_85_fu_2661_p3;
wire   [31:0] select_ln217_87_fu_2677_p3;
wire   [31:0] localA_7_1_3_290_fu_2612_p3;
wire   [31:0] localA_7_1_3_263_fu_2763_p3;
wire   [31:0] localA_7_1_3_264_fu_2770_p3;
wire   [31:0] localA_7_1_3_266_fu_2786_p3;
wire   [31:0] localA_7_1_3_267_fu_2793_p3;
wire   [31:0] localA_7_1_3_269_fu_2809_p3;
wire   [31:0] localA_7_1_3_265_fu_2778_p3;
wire   [31:0] localA_7_1_3_268_fu_2801_p3;
wire   [31:0] localA_7_1_3_270_fu_2816_p3;
wire   [31:0] localA_7_1_3_271_fu_2824_p3;
wire   [31:0] select_ln217_63_fu_2873_p3;
wire   [31:0] select_ln217_64_fu_2880_p3;
wire   [31:0] select_ln217_66_fu_2896_p3;
wire   [31:0] localA_7_1_3_272_fu_2831_p3;
wire   [31:0] localA_7_1_3_245_fu_2982_p3;
wire   [31:0] localA_7_1_3_246_fu_2989_p3;
wire   [31:0] localA_7_1_3_248_fu_3005_p3;
wire   [31:0] localA_7_1_3_249_fu_3012_p3;
wire   [31:0] localA_7_1_3_251_fu_3028_p3;
wire   [31:0] localA_7_1_3_247_fu_2997_p3;
wire   [31:0] localA_7_1_3_250_fu_3020_p3;
wire   [31:0] localA_7_1_3_252_fu_3035_p3;
wire   [31:0] localA_7_1_3_253_fu_3043_p3;
wire   [31:0] select_ln217_42_fu_3092_p3;
wire   [31:0] select_ln217_43_fu_3099_p3;
wire   [31:0] select_ln217_45_fu_3115_p3;
wire   [31:0] localA_7_1_3_254_fu_3050_p3;
wire   [31:0] localA_7_1_3_227_fu_3201_p3;
wire   [31:0] localA_7_1_3_228_fu_3208_p3;
wire   [31:0] localA_7_1_3_230_fu_3224_p3;
wire   [31:0] localA_7_1_3_231_fu_3231_p3;
wire   [31:0] localA_7_1_3_233_fu_3247_p3;
wire   [31:0] localA_7_1_3_229_fu_3216_p3;
wire   [31:0] localA_7_1_3_232_fu_3239_p3;
wire   [31:0] localA_7_1_3_234_fu_3254_p3;
wire   [31:0] localA_7_1_3_235_fu_3262_p3;
wire   [31:0] select_ln217_21_fu_3311_p3;
wire   [31:0] select_ln217_22_fu_3318_p3;
wire   [31:0] select_ln217_24_fu_3334_p3;
wire   [31:0] localA_7_1_3_236_fu_3269_p3;
wire   [31:0] localA_7_1_3_fu_3420_p3;
wire   [31:0] localA_7_1_3_210_fu_3427_p3;
wire   [31:0] localA_7_1_3_212_fu_3443_p3;
wire   [31:0] localA_7_1_3_213_fu_3450_p3;
wire   [31:0] localA_7_1_3_215_fu_3466_p3;
wire   [31:0] localA_7_1_3_211_fu_3435_p3;
wire   [31:0] localA_7_1_3_214_fu_3458_p3;
wire   [31:0] localA_7_1_3_216_fu_3473_p3;
wire   [31:0] localA_7_1_3_217_fu_3481_p3;
wire   [31:0] select_ln217_fu_3530_p3;
wire   [31:0] select_ln217_1_fu_3537_p3;
wire   [31:0] select_ln217_3_fu_3553_p3;
wire   [31:0] localA_7_1_3_218_fu_3488_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

krnl_mmult_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_1_fu_334 <= zext_ln224_cast_fu_1463_p1;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln216_fu_1795_p2 == 1'd1))) begin
            k_1_fu_334 <= add_ln216_fu_1814_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_100_fu_454 <= localA_3_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_100_fu_454 <= localA_7_1_3_293_fu_2633_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_103_fu_450 <= localA_3_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_103_fu_450 <= localA_7_1_3_294_fu_2640_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_105_fu_438 <= localA_3_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_105_fu_438 <= localA_7_1_3_297_fu_2684_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_106_fu_434 <= localA_3_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_106_fu_434 <= localA_7_1_3_298_fu_2692_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_122_fu_486 <= localA_4_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_122_fu_486 <= localA_7_1_3_311_fu_2414_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_125_fu_482 <= localA_4_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_125_fu_482 <= localA_7_1_3_312_fu_2421_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_127_fu_470 <= localA_4_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_127_fu_470 <= localA_7_1_3_315_fu_2465_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_128_fu_466 <= localA_4_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_128_fu_466 <= localA_7_1_3_316_fu_2473_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_12_fu_582 <= localA_7_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_12_fu_582 <= localA_7_1_3_221_fu_3509_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_144_fu_518 <= localA_5_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_144_fu_518 <= localA_7_1_3_329_fu_2195_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_147_fu_514 <= localA_5_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_147_fu_514 <= localA_7_1_3_330_fu_2202_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_149_fu_502 <= localA_5_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_149_fu_502 <= localA_7_1_3_333_fu_2246_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_150_fu_498 <= localA_5_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_150_fu_498 <= localA_7_1_3_334_fu_2254_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_15_fu_578 <= localA_7_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_15_fu_578 <= localA_7_1_3_222_fu_3516_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_166_fu_550 <= localA_6_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_166_fu_550 <= localA_7_1_3_347_fu_1976_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_169_fu_546 <= localA_6_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_169_fu_546 <= localA_7_1_3_348_fu_1983_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_171_fu_534 <= localA_6_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_171_fu_534 <= localA_7_1_3_351_fu_2027_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_172_fu_530 <= localA_6_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_172_fu_530 <= localA_7_1_3_352_fu_2035_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_17_fu_566 <= localA_7_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_17_fu_566 <= localA_7_1_3_225_fu_3560_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_182_fu_378 <= localA_1_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_182_fu_378 <= localA_7_1_3_260_fu_3107_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_183_fu_382 <= localA_1_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_183_fu_382 <= localA_7_1_3_259_fu_3085_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_184_fu_394 <= localA_1_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_184_fu_394 <= localA_7_1_3_256_fu_3064_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_185_fu_398 <= localA_1_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_185_fu_398 <= localA_7_1_3_255_fu_3057_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_186_fu_410 <= localA_2_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_186_fu_410 <= localA_7_1_3_278_fu_2888_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_187_fu_414 <= localA_2_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_187_fu_414 <= localA_7_1_3_277_fu_2866_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_188_fu_426 <= localA_2_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_188_fu_426 <= localA_7_1_3_274_fu_2845_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_189_fu_430 <= localA_2_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_189_fu_430 <= localA_7_1_3_273_fu_2838_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_18_fu_562 <= localA_7_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_18_fu_562 <= localA_7_1_3_226_fu_3568_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_190_fu_442 <= localA_3_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_190_fu_442 <= localA_7_1_3_296_fu_2669_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_191_fu_446 <= localA_3_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_191_fu_446 <= localA_7_1_3_295_fu_2647_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_192_fu_458 <= localA_3_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_192_fu_458 <= localA_7_1_3_292_fu_2626_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_193_fu_462 <= localA_3_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_193_fu_462 <= localA_7_1_3_291_fu_2619_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_194_fu_474 <= localA_4_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_194_fu_474 <= localA_7_1_3_314_fu_2450_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_195_fu_478 <= localA_4_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_195_fu_478 <= localA_7_1_3_313_fu_2428_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_196_fu_490 <= localA_4_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_196_fu_490 <= localA_7_1_3_310_fu_2407_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_197_fu_494 <= localA_4_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_197_fu_494 <= localA_7_1_3_309_fu_2400_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_198_fu_506 <= localA_5_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_198_fu_506 <= localA_7_1_3_332_fu_2231_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_199_fu_510 <= localA_5_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_199_fu_510 <= localA_7_1_3_331_fu_2209_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_1_fu_338 <= localA_0_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_1_fu_338 <= localA_7_1_3_244_fu_3349_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_200_fu_522 <= localA_5_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_200_fu_522 <= localA_7_1_3_328_fu_2188_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_201_fu_526 <= localA_5_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_201_fu_526 <= localA_7_1_3_327_fu_2181_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_202_fu_538 <= localA_6_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_202_fu_538 <= localA_7_1_3_350_fu_2012_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_203_fu_542 <= localA_6_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_203_fu_542 <= localA_7_1_3_349_fu_1990_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_204_fu_554 <= localA_6_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_204_fu_554 <= localA_7_1_3_346_fu_1969_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_205_fu_558 <= localA_6_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_205_fu_558 <= localA_7_1_3_345_fu_1962_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_206_fu_570 <= localA_7_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_206_fu_570 <= localA_7_1_3_224_fu_3545_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_207_fu_574 <= localA_7_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_207_fu_574 <= localA_7_1_3_223_fu_3523_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_208_fu_586 <= localA_7_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_208_fu_586 <= localA_7_1_3_220_fu_3502_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_2_fu_342 <= localA_0_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_2_fu_342 <= localA_7_1_3_243_fu_3341_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_34_fu_358 <= localA_0_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_34_fu_358 <= localA_7_1_3_239_fu_3290_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_37_fu_354 <= localA_0_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_37_fu_354 <= localA_7_1_3_240_fu_3297_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_39_fu_362 <= localA_0_1_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_39_fu_362 <= localA_7_1_3_238_fu_3283_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_40_fu_366 <= localA_0_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_40_fu_366 <= localA_7_1_3_237_fu_3276_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_4_fu_590 <= localA_7_1_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_4_fu_590 <= localA_7_1_3_219_fu_3495_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_56_fu_390 <= localA_1_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_56_fu_390 <= localA_7_1_3_257_fu_3071_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_59_fu_386 <= localA_1_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_59_fu_386 <= localA_7_1_3_258_fu_3078_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_5_fu_346 <= localA_0_0_2_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_5_fu_346 <= localA_7_1_3_242_fu_3326_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_61_fu_374 <= localA_1_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_61_fu_374 <= localA_7_1_3_261_fu_3122_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_62_fu_370 <= localA_1_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_62_fu_370 <= localA_7_1_3_262_fu_3130_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_6_fu_350 <= localA_0_0_3_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_6_fu_350 <= localA_7_1_3_241_fu_3304_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_78_fu_422 <= localA_2_1_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_78_fu_422 <= localA_7_1_3_275_fu_2852_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_81_fu_418 <= localA_2_1_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_81_fu_418 <= localA_7_1_3_276_fu_2859_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_83_fu_406 <= localA_2_0_1_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_83_fu_406 <= localA_7_1_3_279_fu_2903_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localA_7_1_3_84_fu_402 <= localA_2_0_0_3;
        end else if (((trunc_ln4_read_reg_4390 == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            localA_7_1_3_84_fu_402 <= localA_7_1_3_280_fu_2911_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln216_reg_4404 <= icmp_ln216_fu_1795_p2;
        indvars_iv_next56_cast_cast_reg_4394[10 : 0] <= indvars_iv_next56_cast_cast_fu_1455_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd1))) begin
        localA_0_1_3_reg_4460 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln216_fu_1795_p2 == 1'd1))) begin
        trunc_ln217_1_reg_4453 <= {{k_1_fu_334[2:1]}};
        trunc_ln217_reg_4408 <= trunc_ln217_fu_1800_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        trunc_ln217_1_reg_4453_pp0_iter2_reg <= trunc_ln217_1_reg_4453;
        trunc_ln217_reg_4408_pp0_iter2_reg <= trunc_ln217_reg_4408;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln216_fu_1795_p2 == 1'd0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln216_reg_4404 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln216_reg_4404 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_0_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_0_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_0_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_0_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_0_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_0_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_0_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_0_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_1_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_1_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_1_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_1_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_1_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_1_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_1_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_1_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_2_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_2_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_2_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_2_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_2_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_2_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_2_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_2_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_3_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_3_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_3_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_3_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_3_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_3_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_3_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_3_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_4_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_4_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_4_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_4_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_4_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_4_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_4_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_4_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_5_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_5_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_5_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_5_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_5_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_5_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_5_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_5_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_6_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_6_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_6_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_6_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_6_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_6_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_6_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_6_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_7_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_7_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_2_4_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_100_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_100_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_103_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_103_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_105_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_105_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_106_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_106_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_122_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_122_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_125_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_125_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_127_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_127_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_128_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_128_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_12_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_144_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_144_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_147_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_147_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_149_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_149_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_150_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_150_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_15_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_166_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_166_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_169_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_169_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_171_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_171_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_172_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_172_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_17_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_18_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_34_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_37_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_39_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_40_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_4_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_56_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_59_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_61_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_62_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_78_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_78_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_81_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_81_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_83_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_83_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd0))) begin
        localA_7_1_3_84_out_ap_vld = 1'b1;
    end else begin
        localA_7_1_3_84_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln216_reg_4404 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln216_fu_1814_p2 = (k_1_fu_334 + 64'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((icmp_ln216_reg_4404 == 1'd1) & (m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln216_reg_4404 == 1'd1) & (m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln216_reg_4404 == 1'd1) & (m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln216_reg_4404 == 1'd1) & (m_axi_gmem_RVALID == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln216_fu_1795_p2 = (($signed(k_1_fu_334) < $signed(indvars_iv_next56_cast_cast_reg_4394)) ? 1'b1 : 1'b0);

assign icmp_ln217_1_fu_1836_p2 = ((trunc_ln217_1_reg_4453_pp0_iter2_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln217_2_fu_1841_p2 = ((trunc_ln217_1_reg_4453_pp0_iter2_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln217_fu_1831_p2 = ((trunc_ln217_1_reg_4453_pp0_iter2_reg == 2'd2) ? 1'b1 : 1'b0);

assign indvars_iv_next56_cast_cast_fu_1455_p1 = indvars_iv_next56_cast;

assign localA_0_0_2_4_out = localA_7_1_3_5_fu_346;

assign localA_0_0_3_4_out = localA_7_1_3_6_fu_350;

assign localA_0_1_2_4_out = localA_7_1_3_39_fu_362;

assign localA_0_1_3_4_out = localA_7_1_3_40_fu_366;

assign localA_1_0_2_4_out = localA_7_1_3_182_fu_378;

assign localA_1_0_3_4_out = localA_7_1_3_183_fu_382;

assign localA_1_1_2_4_out = localA_7_1_3_184_fu_394;

assign localA_1_1_3_4_out = localA_7_1_3_185_fu_398;

assign localA_2_0_2_4_out = localA_7_1_3_186_fu_410;

assign localA_2_0_3_4_out = localA_7_1_3_187_fu_414;

assign localA_2_1_2_4_out = localA_7_1_3_188_fu_426;

assign localA_2_1_3_4_out = localA_7_1_3_189_fu_430;

assign localA_3_0_2_4_out = localA_7_1_3_190_fu_442;

assign localA_3_0_3_4_out = localA_7_1_3_191_fu_446;

assign localA_3_1_2_4_out = localA_7_1_3_192_fu_458;

assign localA_3_1_3_4_out = localA_7_1_3_193_fu_462;

assign localA_4_0_2_4_out = localA_7_1_3_194_fu_474;

assign localA_4_0_3_4_out = localA_7_1_3_195_fu_478;

assign localA_4_1_2_4_out = localA_7_1_3_196_fu_490;

assign localA_4_1_3_4_out = localA_7_1_3_197_fu_494;

assign localA_5_0_2_4_out = localA_7_1_3_198_fu_506;

assign localA_5_0_3_4_out = localA_7_1_3_199_fu_510;

assign localA_5_1_2_4_out = localA_7_1_3_200_fu_522;

assign localA_5_1_3_4_out = localA_7_1_3_201_fu_526;

assign localA_6_0_2_4_out = localA_7_1_3_202_fu_538;

assign localA_6_0_3_4_out = localA_7_1_3_203_fu_542;

assign localA_6_1_2_4_out = localA_7_1_3_204_fu_554;

assign localA_6_1_3_4_out = localA_7_1_3_205_fu_558;

assign localA_7_0_2_4_out = localA_7_1_3_206_fu_570;

assign localA_7_0_3_4_out = localA_7_1_3_207_fu_574;

assign localA_7_1_2_4_out = localA_7_1_3_208_fu_586;

assign localA_7_1_3_100_out = localA_7_1_3_100_fu_454;

assign localA_7_1_3_103_out = localA_7_1_3_103_fu_450;

assign localA_7_1_3_105_out = localA_7_1_3_105_fu_438;

assign localA_7_1_3_106_out = localA_7_1_3_106_fu_434;

assign localA_7_1_3_122_out = localA_7_1_3_122_fu_486;

assign localA_7_1_3_125_out = localA_7_1_3_125_fu_482;

assign localA_7_1_3_127_out = localA_7_1_3_127_fu_470;

assign localA_7_1_3_128_out = localA_7_1_3_128_fu_466;

assign localA_7_1_3_12_out = localA_7_1_3_12_fu_582;

assign localA_7_1_3_144_out = localA_7_1_3_144_fu_518;

assign localA_7_1_3_147_out = localA_7_1_3_147_fu_514;

assign localA_7_1_3_149_out = localA_7_1_3_149_fu_502;

assign localA_7_1_3_150_out = localA_7_1_3_150_fu_498;

assign localA_7_1_3_15_out = localA_7_1_3_15_fu_578;

assign localA_7_1_3_166_out = localA_7_1_3_166_fu_550;

assign localA_7_1_3_169_out = localA_7_1_3_169_fu_546;

assign localA_7_1_3_171_out = localA_7_1_3_171_fu_534;

assign localA_7_1_3_172_out = localA_7_1_3_172_fu_530;

assign localA_7_1_3_17_out = localA_7_1_3_17_fu_566;

assign localA_7_1_3_18_out = localA_7_1_3_18_fu_562;

assign localA_7_1_3_210_fu_3427_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_4_fu_590 : localA_7_1_3_fu_3420_p3);

assign localA_7_1_3_211_fu_3435_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_4_fu_590 : localA_7_1_3_210_fu_3427_p3);

assign localA_7_1_3_212_fu_3443_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_208_fu_586);

assign localA_7_1_3_213_fu_3450_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_208_fu_586 : localA_7_1_3_212_fu_3443_p3);

assign localA_7_1_3_214_fu_3458_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_208_fu_586 : localA_7_1_3_213_fu_3450_p3);

assign localA_7_1_3_215_fu_3466_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_12_fu_582);

assign localA_7_1_3_216_fu_3473_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_12_fu_582 : localA_7_1_3_215_fu_3466_p3);

assign localA_7_1_3_217_fu_3481_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_15_fu_578);

assign localA_7_1_3_218_fu_3488_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_18_fu_562);

assign localA_7_1_3_219_fu_3495_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_211_fu_3435_p3 : localA_7_1_3_4_fu_590);

assign localA_7_1_3_220_fu_3502_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_214_fu_3458_p3 : localA_7_1_3_208_fu_586);

assign localA_7_1_3_221_fu_3509_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_216_fu_3473_p3 : localA_7_1_3_12_fu_582);

assign localA_7_1_3_222_fu_3516_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_217_fu_3481_p3 : localA_7_1_3_15_fu_578);

assign localA_7_1_3_223_fu_3523_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_207_fu_574 : localA_0_1_3_reg_4460);

assign localA_7_1_3_224_fu_3545_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_1_fu_3537_p3 : localA_7_1_3_206_fu_570);

assign localA_7_1_3_225_fu_3560_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_17_fu_566 : select_ln217_3_fu_3553_p3);

assign localA_7_1_3_226_fu_3568_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_18_fu_562 : localA_7_1_3_218_fu_3488_p3);

assign localA_7_1_3_227_fu_3201_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_40_fu_366 : localA_0_1_3_reg_4460);

assign localA_7_1_3_228_fu_3208_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_40_fu_366 : localA_7_1_3_227_fu_3201_p3);

assign localA_7_1_3_229_fu_3216_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_40_fu_366 : localA_7_1_3_228_fu_3208_p3);

assign localA_7_1_3_230_fu_3224_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_39_fu_362);

assign localA_7_1_3_231_fu_3231_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_39_fu_362 : localA_7_1_3_230_fu_3224_p3);

assign localA_7_1_3_232_fu_3239_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_39_fu_362 : localA_7_1_3_231_fu_3231_p3);

assign localA_7_1_3_233_fu_3247_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_34_fu_358);

assign localA_7_1_3_234_fu_3254_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_34_fu_358 : localA_7_1_3_233_fu_3247_p3);

assign localA_7_1_3_235_fu_3262_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_37_fu_354);

assign localA_7_1_3_236_fu_3269_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_1_fu_338);

assign localA_7_1_3_237_fu_3276_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_229_fu_3216_p3 : localA_7_1_3_40_fu_366);

assign localA_7_1_3_238_fu_3283_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_232_fu_3239_p3 : localA_7_1_3_39_fu_362);

assign localA_7_1_3_239_fu_3290_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_234_fu_3254_p3 : localA_7_1_3_34_fu_358);

assign localA_7_1_3_240_fu_3297_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_235_fu_3262_p3 : localA_7_1_3_37_fu_354);

assign localA_7_1_3_241_fu_3304_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_6_fu_350 : localA_0_1_3_reg_4460);

assign localA_7_1_3_242_fu_3326_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_22_fu_3318_p3 : localA_7_1_3_5_fu_346);

assign localA_7_1_3_243_fu_3341_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_2_fu_342 : select_ln217_24_fu_3334_p3);

assign localA_7_1_3_244_fu_3349_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_1_fu_338 : localA_7_1_3_236_fu_3269_p3);

assign localA_7_1_3_245_fu_2982_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_185_fu_398 : localA_0_1_3_reg_4460);

assign localA_7_1_3_246_fu_2989_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_185_fu_398 : localA_7_1_3_245_fu_2982_p3);

assign localA_7_1_3_247_fu_2997_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_185_fu_398 : localA_7_1_3_246_fu_2989_p3);

assign localA_7_1_3_248_fu_3005_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_184_fu_394);

assign localA_7_1_3_249_fu_3012_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_184_fu_394 : localA_7_1_3_248_fu_3005_p3);

assign localA_7_1_3_250_fu_3020_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_184_fu_394 : localA_7_1_3_249_fu_3012_p3);

assign localA_7_1_3_251_fu_3028_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_56_fu_390);

assign localA_7_1_3_252_fu_3035_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_56_fu_390 : localA_7_1_3_251_fu_3028_p3);

assign localA_7_1_3_253_fu_3043_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_59_fu_386);

assign localA_7_1_3_254_fu_3050_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_62_fu_370);

assign localA_7_1_3_255_fu_3057_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_247_fu_2997_p3 : localA_7_1_3_185_fu_398);

assign localA_7_1_3_256_fu_3064_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_250_fu_3020_p3 : localA_7_1_3_184_fu_394);

assign localA_7_1_3_257_fu_3071_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_252_fu_3035_p3 : localA_7_1_3_56_fu_390);

assign localA_7_1_3_258_fu_3078_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_253_fu_3043_p3 : localA_7_1_3_59_fu_386);

assign localA_7_1_3_259_fu_3085_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_183_fu_382 : localA_0_1_3_reg_4460);

assign localA_7_1_3_260_fu_3107_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_43_fu_3099_p3 : localA_7_1_3_182_fu_378);

assign localA_7_1_3_261_fu_3122_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_61_fu_374 : select_ln217_45_fu_3115_p3);

assign localA_7_1_3_262_fu_3130_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_62_fu_370 : localA_7_1_3_254_fu_3050_p3);

assign localA_7_1_3_263_fu_2763_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_189_fu_430 : localA_0_1_3_reg_4460);

assign localA_7_1_3_264_fu_2770_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_189_fu_430 : localA_7_1_3_263_fu_2763_p3);

assign localA_7_1_3_265_fu_2778_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_189_fu_430 : localA_7_1_3_264_fu_2770_p3);

assign localA_7_1_3_266_fu_2786_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_188_fu_426);

assign localA_7_1_3_267_fu_2793_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_188_fu_426 : localA_7_1_3_266_fu_2786_p3);

assign localA_7_1_3_268_fu_2801_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_188_fu_426 : localA_7_1_3_267_fu_2793_p3);

assign localA_7_1_3_269_fu_2809_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_78_fu_422);

assign localA_7_1_3_270_fu_2816_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_78_fu_422 : localA_7_1_3_269_fu_2809_p3);

assign localA_7_1_3_271_fu_2824_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_81_fu_418);

assign localA_7_1_3_272_fu_2831_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_84_fu_402);

assign localA_7_1_3_273_fu_2838_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_265_fu_2778_p3 : localA_7_1_3_189_fu_430);

assign localA_7_1_3_274_fu_2845_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_268_fu_2801_p3 : localA_7_1_3_188_fu_426);

assign localA_7_1_3_275_fu_2852_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_270_fu_2816_p3 : localA_7_1_3_78_fu_422);

assign localA_7_1_3_276_fu_2859_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_271_fu_2824_p3 : localA_7_1_3_81_fu_418);

assign localA_7_1_3_277_fu_2866_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_187_fu_414 : localA_0_1_3_reg_4460);

assign localA_7_1_3_278_fu_2888_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_64_fu_2880_p3 : localA_7_1_3_186_fu_410);

assign localA_7_1_3_279_fu_2903_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_83_fu_406 : select_ln217_66_fu_2896_p3);

assign localA_7_1_3_280_fu_2911_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_84_fu_402 : localA_7_1_3_272_fu_2831_p3);

assign localA_7_1_3_281_fu_2544_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_193_fu_462 : localA_0_1_3_reg_4460);

assign localA_7_1_3_282_fu_2551_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_193_fu_462 : localA_7_1_3_281_fu_2544_p3);

assign localA_7_1_3_283_fu_2559_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_193_fu_462 : localA_7_1_3_282_fu_2551_p3);

assign localA_7_1_3_284_fu_2567_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_192_fu_458);

assign localA_7_1_3_285_fu_2574_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_192_fu_458 : localA_7_1_3_284_fu_2567_p3);

assign localA_7_1_3_286_fu_2582_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_192_fu_458 : localA_7_1_3_285_fu_2574_p3);

assign localA_7_1_3_287_fu_2590_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_100_fu_454);

assign localA_7_1_3_288_fu_2597_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_100_fu_454 : localA_7_1_3_287_fu_2590_p3);

assign localA_7_1_3_289_fu_2605_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_103_fu_450);

assign localA_7_1_3_290_fu_2612_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_106_fu_434);

assign localA_7_1_3_291_fu_2619_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_283_fu_2559_p3 : localA_7_1_3_193_fu_462);

assign localA_7_1_3_292_fu_2626_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_286_fu_2582_p3 : localA_7_1_3_192_fu_458);

assign localA_7_1_3_293_fu_2633_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_288_fu_2597_p3 : localA_7_1_3_100_fu_454);

assign localA_7_1_3_294_fu_2640_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_289_fu_2605_p3 : localA_7_1_3_103_fu_450);

assign localA_7_1_3_295_fu_2647_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_191_fu_446 : localA_0_1_3_reg_4460);

assign localA_7_1_3_296_fu_2669_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_85_fu_2661_p3 : localA_7_1_3_190_fu_442);

assign localA_7_1_3_297_fu_2684_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_105_fu_438 : select_ln217_87_fu_2677_p3);

assign localA_7_1_3_298_fu_2692_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_106_fu_434 : localA_7_1_3_290_fu_2612_p3);

assign localA_7_1_3_299_fu_2325_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_197_fu_494 : localA_0_1_3_reg_4460);

assign localA_7_1_3_300_fu_2332_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_197_fu_494 : localA_7_1_3_299_fu_2325_p3);

assign localA_7_1_3_301_fu_2340_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_197_fu_494 : localA_7_1_3_300_fu_2332_p3);

assign localA_7_1_3_302_fu_2348_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_196_fu_490);

assign localA_7_1_3_303_fu_2355_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_196_fu_490 : localA_7_1_3_302_fu_2348_p3);

assign localA_7_1_3_304_fu_2363_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_196_fu_490 : localA_7_1_3_303_fu_2355_p3);

assign localA_7_1_3_305_fu_2371_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_122_fu_486);

assign localA_7_1_3_306_fu_2378_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_122_fu_486 : localA_7_1_3_305_fu_2371_p3);

assign localA_7_1_3_307_fu_2386_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_125_fu_482);

assign localA_7_1_3_308_fu_2393_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_128_fu_466);

assign localA_7_1_3_309_fu_2400_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_301_fu_2340_p3 : localA_7_1_3_197_fu_494);

assign localA_7_1_3_310_fu_2407_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_304_fu_2363_p3 : localA_7_1_3_196_fu_490);

assign localA_7_1_3_311_fu_2414_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_306_fu_2378_p3 : localA_7_1_3_122_fu_486);

assign localA_7_1_3_312_fu_2421_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_307_fu_2386_p3 : localA_7_1_3_125_fu_482);

assign localA_7_1_3_313_fu_2428_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_195_fu_478 : localA_0_1_3_reg_4460);

assign localA_7_1_3_314_fu_2450_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_106_fu_2442_p3 : localA_7_1_3_194_fu_474);

assign localA_7_1_3_315_fu_2465_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_127_fu_470 : select_ln217_108_fu_2458_p3);

assign localA_7_1_3_316_fu_2473_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_128_fu_466 : localA_7_1_3_308_fu_2393_p3);

assign localA_7_1_3_317_fu_2106_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_201_fu_526 : localA_0_1_3_reg_4460);

assign localA_7_1_3_318_fu_2113_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_201_fu_526 : localA_7_1_3_317_fu_2106_p3);

assign localA_7_1_3_319_fu_2121_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_201_fu_526 : localA_7_1_3_318_fu_2113_p3);

assign localA_7_1_3_320_fu_2129_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_200_fu_522);

assign localA_7_1_3_321_fu_2136_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_200_fu_522 : localA_7_1_3_320_fu_2129_p3);

assign localA_7_1_3_322_fu_2144_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_200_fu_522 : localA_7_1_3_321_fu_2136_p3);

assign localA_7_1_3_323_fu_2152_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_144_fu_518);

assign localA_7_1_3_324_fu_2159_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_144_fu_518 : localA_7_1_3_323_fu_2152_p3);

assign localA_7_1_3_325_fu_2167_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_147_fu_514);

assign localA_7_1_3_326_fu_2174_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_150_fu_498);

assign localA_7_1_3_327_fu_2181_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_319_fu_2121_p3 : localA_7_1_3_201_fu_526);

assign localA_7_1_3_328_fu_2188_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_322_fu_2144_p3 : localA_7_1_3_200_fu_522);

assign localA_7_1_3_329_fu_2195_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_324_fu_2159_p3 : localA_7_1_3_144_fu_518);

assign localA_7_1_3_330_fu_2202_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_325_fu_2167_p3 : localA_7_1_3_147_fu_514);

assign localA_7_1_3_331_fu_2209_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_199_fu_510 : localA_0_1_3_reg_4460);

assign localA_7_1_3_332_fu_2231_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_127_fu_2223_p3 : localA_7_1_3_198_fu_506);

assign localA_7_1_3_333_fu_2246_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_149_fu_502 : select_ln217_129_fu_2239_p3);

assign localA_7_1_3_334_fu_2254_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_150_fu_498 : localA_7_1_3_326_fu_2174_p3);

assign localA_7_1_3_335_fu_1887_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_205_fu_558 : localA_0_1_3_reg_4460);

assign localA_7_1_3_336_fu_1894_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_205_fu_558 : localA_7_1_3_335_fu_1887_p3);

assign localA_7_1_3_337_fu_1902_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_205_fu_558 : localA_7_1_3_336_fu_1894_p3);

assign localA_7_1_3_338_fu_1910_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_204_fu_554);

assign localA_7_1_3_339_fu_1917_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_204_fu_554 : localA_7_1_3_338_fu_1910_p3);

assign localA_7_1_3_340_fu_1925_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_204_fu_554 : localA_7_1_3_339_fu_1917_p3);

assign localA_7_1_3_341_fu_1933_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_166_fu_550);

assign localA_7_1_3_342_fu_1940_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_7_1_3_166_fu_550 : localA_7_1_3_341_fu_1933_p3);

assign localA_7_1_3_343_fu_1948_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_169_fu_546);

assign localA_7_1_3_344_fu_1955_p3 = ((icmp_ln217_2_fu_1841_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_172_fu_530);

assign localA_7_1_3_345_fu_1962_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_337_fu_1902_p3 : localA_7_1_3_205_fu_558);

assign localA_7_1_3_346_fu_1969_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_340_fu_1925_p3 : localA_7_1_3_204_fu_554);

assign localA_7_1_3_347_fu_1976_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_342_fu_1940_p3 : localA_7_1_3_166_fu_550);

assign localA_7_1_3_348_fu_1983_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_343_fu_1948_p3 : localA_7_1_3_169_fu_546);

assign localA_7_1_3_349_fu_1990_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? localA_7_1_3_203_fu_542 : localA_0_1_3_reg_4460);

assign localA_7_1_3_34_out = localA_7_1_3_34_fu_358;

assign localA_7_1_3_350_fu_2012_p3 = ((or_ln217_2_fu_1857_p2[0:0] == 1'b1) ? select_ln217_148_fu_2004_p3 : localA_7_1_3_202_fu_538);

assign localA_7_1_3_351_fu_2027_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_171_fu_534 : select_ln217_150_fu_2020_p3);

assign localA_7_1_3_352_fu_2035_p3 = ((trunc_ln217_reg_4408_pp0_iter2_reg[0:0] == 1'b1) ? localA_7_1_3_172_fu_530 : localA_7_1_3_344_fu_1955_p3);

assign localA_7_1_3_37_out = localA_7_1_3_37_fu_354;

assign localA_7_1_3_39_out = localA_7_1_3_2_fu_342;

assign localA_7_1_3_40_out = localA_7_1_3_1_fu_338;

assign localA_7_1_3_4_out = localA_7_1_3_4_fu_590;

assign localA_7_1_3_56_out = localA_7_1_3_56_fu_390;

assign localA_7_1_3_59_out = localA_7_1_3_59_fu_386;

assign localA_7_1_3_61_out = localA_7_1_3_61_fu_374;

assign localA_7_1_3_62_out = localA_7_1_3_62_fu_370;

assign localA_7_1_3_78_out = localA_7_1_3_78_fu_422;

assign localA_7_1_3_81_out = localA_7_1_3_81_fu_418;

assign localA_7_1_3_83_out = localA_7_1_3_83_fu_406;

assign localA_7_1_3_84_out = localA_7_1_3_84_fu_402;

assign localA_7_1_3_fu_3420_p3 = ((icmp_ln217_fu_1831_p2[0:0] == 1'b1) ? localA_7_1_3_4_fu_590 : localA_0_1_3_reg_4460);

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln217_1_fu_1851_p2 = (icmp_ln217_fu_1831_p2 | icmp_ln217_1_fu_1836_p2);

assign or_ln217_2_fu_1857_p2 = (or_ln217_fu_1846_p2 | or_ln217_1_fu_1851_p2);

assign or_ln217_fu_1846_p2 = (trunc_ln217_reg_4408_pp0_iter2_reg | icmp_ln217_2_fu_1841_p2);

assign select_ln217_105_fu_2435_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_194_fu_474 : localA_0_1_3_reg_4460);

assign select_ln217_106_fu_2442_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_194_fu_474 : select_ln217_105_fu_2435_p3);

assign select_ln217_108_fu_2458_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_127_fu_470);

assign select_ln217_126_fu_2216_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_198_fu_506 : localA_0_1_3_reg_4460);

assign select_ln217_127_fu_2223_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_198_fu_506 : select_ln217_126_fu_2216_p3);

assign select_ln217_129_fu_2239_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_149_fu_502);

assign select_ln217_147_fu_1997_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_202_fu_538 : localA_0_1_3_reg_4460);

assign select_ln217_148_fu_2004_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_202_fu_538 : select_ln217_147_fu_1997_p3);

assign select_ln217_150_fu_2020_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_171_fu_534);

assign select_ln217_1_fu_3537_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_206_fu_570 : select_ln217_fu_3530_p3);

assign select_ln217_21_fu_3311_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_5_fu_346 : localA_0_1_3_reg_4460);

assign select_ln217_22_fu_3318_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_5_fu_346 : select_ln217_21_fu_3311_p3);

assign select_ln217_24_fu_3334_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_2_fu_342);

assign select_ln217_3_fu_3553_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_17_fu_566);

assign select_ln217_42_fu_3092_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_182_fu_378 : localA_0_1_3_reg_4460);

assign select_ln217_43_fu_3099_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_182_fu_378 : select_ln217_42_fu_3092_p3);

assign select_ln217_45_fu_3115_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_61_fu_374);

assign select_ln217_63_fu_2873_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_186_fu_410 : localA_0_1_3_reg_4460);

assign select_ln217_64_fu_2880_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_186_fu_410 : select_ln217_63_fu_2873_p3);

assign select_ln217_66_fu_2896_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_83_fu_406);

assign select_ln217_84_fu_2654_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_190_fu_442 : localA_0_1_3_reg_4460);

assign select_ln217_85_fu_2661_p3 = ((or_ln217_fu_1846_p2[0:0] == 1'b1) ? localA_7_1_3_190_fu_442 : select_ln217_84_fu_2654_p3);

assign select_ln217_87_fu_2677_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_0_1_3_reg_4460 : localA_7_1_3_105_fu_438);

assign select_ln217_fu_3530_p3 = ((icmp_ln217_1_fu_1836_p2[0:0] == 1'b1) ? localA_7_1_3_206_fu_570 : localA_0_1_3_reg_4460);

assign trunc_ln217_fu_1800_p1 = k_1_fu_334[0:0];

assign trunc_ln4_read_reg_4390 = trunc_ln4;

assign zext_ln224_cast_fu_1463_p1 = zext_ln224;

always @ (posedge ap_clk) begin
    indvars_iv_next56_cast_cast_reg_4394[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //krnl_mmult_krnl_mmult_Pipeline_readA_inner
