Converting systemverilog /home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv : 
Converting systemverilog /home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv : 
mkdir -p /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template
echo "#Yosys build script" > /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/yosys.cmd
echo "verilog_defaults -add -I /home/jakobsen/work/asic/workspace/fpga_template/digital" >> /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/yosys.cmd
echo "read_verilog /home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2cSlave_define.v /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/timescale.v /home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v /home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v /home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v" >> /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/yosys.cmd
echo "synth_gowin -top fpga_template_top -json /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/fpga_template.json" >> /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/yosys.cmd
yosys -s /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/yosys.cmd

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.39+124 (git sha1 d73f71e81, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `/home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/yosys.cmd' --

1. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v' to AST representation.
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:81)
Generating RTLIL representation for module `\i2c_if'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2cSlave_define.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2cSlave_define.v' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\serialInterface'.
Note: Assuming pure combinatorial block at /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118.1-326.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/timescale.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/timescale.v' to AST representation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v' to AST representation.
Generating RTLIL representation for module `\uart_if'.
Warning: reg '\tx_queue_empty' is assigned in a continuous assignment at /home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:109.8-109.88.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v' to AST representation.
Generating RTLIL representation for module `\rb_fpga_template'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v
Parsing Verilog input from `/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v' to AST representation.
Generating RTLIL representation for module `\fpga_template_top'.
Successfully finished Verilog frontend.

9. Executing SYNTH_GOWIN pass.

9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Successfully finished Verilog frontend.

9.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\FLASH128K'.
Generating RTLIL representation for module `\MCU'.
Generating RTLIL representation for module `\USB20_PHY'.
Generating RTLIL representation for module `\ADC'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\EMCU'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Successfully finished Verilog frontend.

9.3. Executing HIERARCHY pass (managing design hierarchy).

9.3.1. Analyzing design hierarchy..
Top module:  \fpga_template_top
Used module:     \pwm
Used module:     \rb_fpga_template
Used module:     \uart_if
Used module:     \i2c_if
Used module:         \serialInterface

9.3.2. Analyzing design hierarchy..
Top module:  \fpga_template_top
Used module:     \pwm
Used module:     \rb_fpga_template
Used module:     \uart_if
Used module:     \i2c_if
Used module:         \serialInterface
Removed 0 unused modules.
Warning: Resizing cell port fpga_template_top.uart_inst.proto_state_mon from 4 bits to 2 bits.
Warning: Resizing cell port fpga_template_top.uart_inst.debug_data from 1 bits to 8 bits.

9.4. Executing PROC pass (convert processes to netlists).

9.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$398'.
Cleaned up 1 empty switch.

9.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$403 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$394 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$392 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$390 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$388 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$386 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$384 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$382 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$380 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$374 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$372 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$370 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$368 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$366 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$364 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$362 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$360 in module DFFS.
Marked 4 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166 in module fpga_template_top.
Marked 1 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:174$162 in module fpga_template_top.
Marked 2 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:148$159 in module rb_fpga_template.
Marked 1 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157 in module rb_fpga_template.
Marked 9 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112 in module uart_if.
Marked 6 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95 in module uart_if.
Marked 6 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83 in module uart_if.
Marked 1 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:118$81 in module uart_if.
Marked 1 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74 in module serialInterface.
Marked 1 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:329$72 in module serialInterface.
Removed 1 dead cases from process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39 in module serialInterface.
Marked 7 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39 in module serialInterface.
Marked 4 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:135$23 in module i2c_if.
Marked 1 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:123$21 in module i2c_if.
Marked 3 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11 in module i2c_if.
Marked 1 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:85$9 in module i2c_if.
Marked 2 switch rules as full_case in process $proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:11$1 in module pwm.
Removed a total of 1 dead cases.

9.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 34 redundant assignments.
Promoted 60 assignments to connections.

9.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$503'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$395'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$393'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$391'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$389'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$387'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$385'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$383'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$381'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$379'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$377'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$375'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$373'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$371'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$369'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$367'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$363'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$361'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$359'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$357'.
  Set init value: \Q = 1'0

9.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$394'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$392'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$390'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$388'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$374'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$372'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$370'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$368'.
Found async reset \reset in `\pwm.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:11$1'.

9.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~102 debug messages>

9.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$503'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
     1/8: $1$lookahead\mem3$457[15:0]$474
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1075$449[3:0]$470
     3/8: $1$lookahead\mem2$456[15:0]$473
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1074$448[3:0]$469
     5/8: $1$lookahead\mem1$455[15:0]$472
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1073$447[3:0]$468
     7/8: $1$lookahead\mem0$454[15:0]$471
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1072$446[3:0]$467
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
     1/4: $1$lookahead\mem1$421[15:0]$430
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1028$417[3:0]$428
     3/4: $1$lookahead\mem0$420[15:0]$429
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1027$416[3:0]$427
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$403'.
     1/2: $1$lookahead\mem$402[15:0]$407
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:989$400[3:0]$406
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$398'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$395'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$393'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$392'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$391'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$390'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$389'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$388'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$387'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$386'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$385'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$384'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$383'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$382'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$381'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$380'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$379'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$377'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$376'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$375'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$373'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$371'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$370'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$369'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$367'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$366'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$364'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$363'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$362'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$361'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$360'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$359'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$358'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$357'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$356'.
Creating decoders for process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
     1/5: $0\debug_send[0:0]
     2/5: $0\debug_active[0:0]
     3/5: $0\debug_counter[15:0]
     4/5: $0\debug_state[3:0]
     5/5: $0\debug_byte[7:0]
Creating decoders for process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:174$162'.
     1/2: $0\btn_s2_prev[0:0]
     2/2: $0\btn_s2_sync[2:0]
Creating decoders for process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:148$159'.
     1/8: $0\data_read_out[7:0] [7]
     2/8: $0\data_read_out[7:0] [5]
     3/8: $0\data_read_out[7:0] [4]
     4/8: $0\data_read_out[7:0] [3]
     5/8: $0\data_read_out[7:0] [2]
     6/8: $0\data_read_out[7:0] [1]
     7/8: $0\data_read_out[7:0] [6]
     8/8: $0\data_read_out[7:0] [0]
Creating decoders for process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
     1/15: $0\reg__dsp_cfg__placeholder3[0:0]
     2/15: $0\reg__dsp_cfg__placeholder2[0:0]
     3/15: $0\reg__dsp_cfg__placeholder1[0:0]
     4/15: $0\reg__dsp_cfg__pli_filter_enable[0:0]
     5/15: $0\reg__dsp_cfg__dec_filter_enable[0:0]
     6/15: $0\reg__dsp_cfg__bp_filter_enable[0:0]
     7/15: $0\reg__dsp_cfg__dc_filter_enable[0:0]
     8/15: $0\reg__dsp_cfg__bypass_enable[0:0]
     9/15: $0\reg__sys_cfg__debug_data2[7:0]
    10/15: $0\reg__sys_cfg__debug_data1[7:0]
    11/15: $0\reg__sys_cfg__debug_data0[7:0]
    12/15: $0\reg__sys_cfg__debug_led[7:0]
    13/15: $0\reg__sys_cfg__pwm_duty[7:0]
    14/15: $0\reg__sys_cfg__enable_other[0:0]
    15/15: $0\reg__sys_cfg__enable_stuf[0:0]
Creating decoders for process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
     1/32: $4$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$145
     2/32: $4$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_DATA[7:0]$144
     3/32: $4$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_ADDR[7:0]$143
     4/32: $3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$138
     5/32: $3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_DATA[7:0]$137
     6/32: $3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_ADDR[7:0]$136
     7/32: $3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$141
     8/32: $3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_DATA[7:0]$140
     9/32: $3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_ADDR[7:0]$139
    10/32: $2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$131
    11/32: $2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_DATA[7:0]$130
    12/32: $2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_ADDR[7:0]$129
    13/32: $2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$128
    14/32: $2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_DATA[7:0]$127
    15/32: $2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_ADDR[7:0]$126
    16/32: $0\reg_enable[0:0]
    17/32: $0\write_enable[0:0]
    18/32: $1$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$125
    19/32: $1$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_DATA[7:0]$124
    20/32: $1$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_ADDR[7:0]$123
    21/32: $1$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$122
    22/32: $1$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_DATA[7:0]$121
    23/32: $1$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_ADDR[7:0]$120
    24/32: $0\block_read_active[0:0]
    25/32: $0\tx_queue_write_ptr[7:0]
    26/32: $0\current_addr[7:0]
    27/32: $0\block_counter[7:0]
    28/32: $0\length_reg[7:0]
    29/32: $0\data_reg[7:0]
    30/32: $0\addr_reg[7:0]
    31/32: $0\cmd_reg[7:0]
    32/32: $0\proto_state[3:0]
Creating decoders for process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
     1/9: $0\tx_reg[0:0]
     2/9: $0\tx_queue_read_ptr[7:0]
     3/9: $0\tx_shift_reg[7:0]
     4/9: $0\tx_state[1:0]
     5/9: $0\tx_busy[0:0]
     6/9: $0\tx_start[0:0]
     7/9: $0\tx_data_reg[7:0]
     8/9: $0\tx_bit_count[3:0]
     9/9: $0\tx_clk_divider[15:0]
Creating decoders for process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
     1/6: $0\rx_data_valid[0:0]
     2/6: $0\rx_shift_reg[7:0]
     3/6: $0\rx_state[1:0]
     4/6: $0\rx_data_reg[7:0]
     5/6: $0\rx_bit_count[3:0]
     6/6: $0\rx_clk_divider[15:0]
Creating decoders for process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:118$81'.
     1/2: $0\uart_rx_sync2[0:0]
     2/2: $0\uart_rx_sync1[0:0]
Creating decoders for process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
     1/9: $0\bitCnt[2:0]
     2/9: $0\rxData[7:0]
     3/9: $0\txData[7:0]
     4/9: $0\streamSt[1:0]
     5/9: $0\clearStartStopDet[0:0]
     6/9: $0\dataOut[7:0]
     7/9: $0\writeEn[0:0]
     8/9: $0\sdaOut[0:0]
     9/9: $0\regAddr[7:0]
Creating decoders for process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:329$72'.
     1/1: $0\CurrState_SISt[3:0]
Creating decoders for process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
     1/10: $0\next_regAddr[7:0]
     2/10: $0\next_clearStartStopDet[0:0]
     3/10: $0\next_bitCnt[2:0]
     4/10: $0\next_dataOut[7:0]
     5/10: $0\next_writeEn[0:0]
     6/10: $0\next_sdaOut[0:0]
     7/10: $0\next_rxData[7:0]
     8/10: $0\next_txData[7:0]
     9/10: $0\next_streamSt[1:0]
    10/10: $0\NextState_SISt[3:0]
Creating decoders for process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:135$23'.
     1/2: $0\startEdgeDet[0:0]
     2/2: $0\startStopDetState[1:0]
Creating decoders for process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:123$21'.
     1/2: $0\sdaDelayed[1:0]
     2/2: $0\sclDelayed[4:0]
Creating decoders for process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11'.
     1/4: $0\sclPipe[4:0]
     2/4: $0\sdaPipe[4:0]
     3/4: $0\sclDeb[0:0]
     4/4: $0\sdaDeb[0:0]
Creating decoders for process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:85$9'.
     1/1: $0\rstPipe[1:0]
Creating decoders for process `\pwm.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:11$1'.
     1/2: $0\pwm_r[0:0]
     2/2: $0\counter[7:0]

9.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\serialInterface.\next_clearStartStopDet' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_dataOut' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_regAddr' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_sdaOut' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_writeEn' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_bitCnt' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_rxData' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_streamSt' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\next_txData' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
No latch inferred for signal `\serialInterface.\NextState_SISt' from process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.

9.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1879' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1880' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1881' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1882' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1072$446' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1883' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1073$447' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1884' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1074$448' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1885' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1075$449' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1886' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$454' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$455' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1888' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$456' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$457' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1027$416' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1028$417' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$420' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
  created $dff cell `$procdff$1895' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$421' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
  created $dff cell `$procdff$1896' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$403'.
  created $dff cell `$procdff$1897' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:989$400' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$403'.
  created $dff cell `$procdff$1898' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$402' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$403'.
  created $dff cell `$procdff$1899' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$398'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$398'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$394'.
  created $adff cell `$procdff$1900' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$392'.
  created $adff cell `$procdff$1901' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$390'.
  created $adff cell `$procdff$1902' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$388'.
  created $adff cell `$procdff$1903' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$386'.
  created $dff cell `$procdff$1904' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$384'.
  created $dff cell `$procdff$1905' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$382'.
  created $dff cell `$procdff$1906' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$380'.
  created $dff cell `$procdff$1907' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$378'.
  created $dff cell `$procdff$1908' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$376'.
  created $dff cell `$procdff$1909' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$374'.
  created $adff cell `$procdff$1910' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$372'.
  created $adff cell `$procdff$1911' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$370'.
  created $adff cell `$procdff$1912' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$368'.
  created $adff cell `$procdff$1913' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$366'.
  created $dff cell `$procdff$1914' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$364'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$362'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$360'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$358'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$356'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `\fpga_template_top.\debug_send' using process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
  created $dff cell `$procdff$1920' with positive edge clock.
Creating register for signal `\fpga_template_top.\debug_byte' using process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
  created $dff cell `$procdff$1921' with positive edge clock.
Creating register for signal `\fpga_template_top.\debug_state' using process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
  created $dff cell `$procdff$1922' with positive edge clock.
Creating register for signal `\fpga_template_top.\debug_counter' using process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
  created $dff cell `$procdff$1923' with positive edge clock.
Creating register for signal `\fpga_template_top.\debug_active' using process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
  created $dff cell `$procdff$1924' with positive edge clock.
Creating register for signal `\fpga_template_top.\btn_s2_sync' using process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:174$162'.
  created $dff cell `$procdff$1925' with positive edge clock.
Creating register for signal `\fpga_template_top.\btn_s2_prev' using process `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:174$162'.
  created $dff cell `$procdff$1926' with positive edge clock.
Creating register for signal `\rb_fpga_template.\data_read_out' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:148$159'.
  created $dff cell `$procdff$1927' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__sys_cfg__enable_stuf' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1928' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__sys_cfg__enable_other' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1929' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__sys_cfg__pwm_duty' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__sys_cfg__debug_led' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__sys_cfg__debug_data0' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__sys_cfg__debug_data1' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__sys_cfg__debug_data2' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1934' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__bypass_enable' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__dc_filter_enable' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__bp_filter_enable' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__dec_filter_enable' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__pli_filter_enable' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__placeholder1' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__placeholder2' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\rb_fpga_template.\reg__dsp_cfg__placeholder3' using process `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\uart_if.\proto_state' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\uart_if.\cmd_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\uart_if.\addr_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\uart_if.\data_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1946' with positive edge clock.
Creating register for signal `\uart_if.\length_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `\uart_if.\block_counter' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `\uart_if.\current_addr' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\uart_if.\write_enable' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\uart_if.\reg_enable' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\uart_if.\tx_queue_write_ptr' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `\uart_if.\block_read_active' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `\uart_if.$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_ADDR' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\uart_if.$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_DATA' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\uart_if.$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1956' with positive edge clock.
Creating register for signal `\uart_if.$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_ADDR' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1957' with positive edge clock.
Creating register for signal `\uart_if.$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_DATA' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1958' with positive edge clock.
Creating register for signal `\uart_if.$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
  created $dff cell `$procdff$1959' with positive edge clock.
Creating register for signal `\uart_if.\tx_clk_divider' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1960' with positive edge clock.
Creating register for signal `\uart_if.\tx_bit_count' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1961' with positive edge clock.
Creating register for signal `\uart_if.\tx_data_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1962' with positive edge clock.
Creating register for signal `\uart_if.\tx_start' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1963' with positive edge clock.
Creating register for signal `\uart_if.\tx_busy' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1964' with positive edge clock.
Creating register for signal `\uart_if.\tx_state' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\uart_if.\tx_shift_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1966' with positive edge clock.
Creating register for signal `\uart_if.\tx_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\uart_if.\tx_queue_read_ptr' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\uart_if.\rx_clk_divider' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\uart_if.\rx_bit_count' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\uart_if.\rx_data_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\uart_if.\rx_data_valid' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\uart_if.\rx_state' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\uart_if.\rx_shift_reg' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\uart_if.\uart_rx_sync1' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:118$81'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\uart_if.\uart_rx_sync2' using process `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:118$81'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\serialInterface.\clearStartStopDet' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\serialInterface.\sdaOut' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\serialInterface.\regAddr' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\serialInterface.\writeEn' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\serialInterface.\dataOut' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\serialInterface.\bitCnt' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\serialInterface.\rxData' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\serialInterface.\streamSt' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\serialInterface.\txData' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\serialInterface.\CurrState_SISt' using process `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:329$72'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\i2c_if.\startStopDetState' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:135$23'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\i2c_if.\startEdgeDet' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:135$23'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\i2c_if.\sclDelayed' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:123$21'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\i2c_if.\sdaDelayed' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:123$21'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\i2c_if.\sdaDeb' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\i2c_if.\sclDeb' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\i2c_if.\sdaPipe' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11'.
  created $dff cell `$procdff$1993' with positive edge clock.
Creating register for signal `\i2c_if.\sclPipe' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11'.
  created $dff cell `$procdff$1994' with positive edge clock.
Creating register for signal `\i2c_if.\rstPipe' using process `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:85$9'.
  created $dff cell `$procdff$1995' with positive edge clock.
Creating register for signal `\pwm.\counter' using process `\pwm.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:11$1'.
  created $adff cell `$procdff$1996' with positive edge clock and positive level reset.
Creating register for signal `\pwm.\pwm_r' using process `\pwm.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:11$1'.
  created $adff cell `$procdff$1997' with positive edge clock and positive level reset.

9.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$503'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1070$458'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1025$422'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$403'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:987$403'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$398'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$395'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$394'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$394'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$393'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$392'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$391'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$390'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$390'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$389'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$388'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$387'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$386'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$386'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$385'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$384'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$384'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$383'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$382'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$382'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$381'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$380'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$380'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$379'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$378'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$378'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$377'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$376'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$375'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$374'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$374'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$373'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$372'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$371'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$370'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$370'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$369'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$368'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$367'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$366'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$366'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$365'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$364'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$364'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$363'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$362'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$362'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$361'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$360'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$360'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$359'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$358'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$358'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$357'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$356'.
Found and cleaned up 8 empty switches in `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
Removing empty process `fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:207$166'.
Found and cleaned up 1 empty switch in `\fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:174$162'.
Removing empty process `fpga_template_top.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:174$162'.
Found and cleaned up 2 empty switches in `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:148$159'.
Removing empty process `rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:148$159'.
Found and cleaned up 3 empty switches in `\rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
Removing empty process `rb_fpga_template.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/rb_fpga_template/rb_fpga_template.sv.conv.v:68$157'.
Found and cleaned up 10 empty switches in `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
Removing empty process `uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:277$112'.
Found and cleaned up 10 empty switches in `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
Removing empty process `uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:195$95'.
Found and cleaned up 8 empty switches in `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
Removing empty process `uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:128$83'.
Found and cleaned up 1 empty switch in `\uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:118$81'.
Removing empty process `uart_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:118$81'.
Found and cleaned up 1 empty switch in `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
Removing empty process `serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:338$74'.
Found and cleaned up 1 empty switch in `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:329$72'.
Removing empty process `serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:329$72'.
Found and cleaned up 22 empty switches in `\serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
Removing empty process `serialInterface.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:118$39'.
Found and cleaned up 6 empty switches in `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:135$23'.
Removing empty process `i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:135$23'.
Found and cleaned up 1 empty switch in `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:123$21'.
Removing empty process `i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:123$21'.
Found and cleaned up 5 empty switches in `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11'.
Removing empty process `i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:95$11'.
Found and cleaned up 1 empty switch in `\i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:85$9'.
Removing empty process `i2c_if.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:85$9'.
Found and cleaned up 1 empty switch in `\pwm.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:11$1'.
Removing empty process `pwm.$proc$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:11$1'.
Cleaned up 102 empty switches.

9.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~16 debug messages>
Optimizing module rb_fpga_template.
<suppressed ~35 debug messages>
Optimizing module uart_if.
<suppressed ~80 debug messages>
Optimizing module serialInterface.
<suppressed ~44 debug messages>
Optimizing module i2c_if.
<suppressed ~22 debug messages>
Optimizing module pwm.

9.5. Executing FLATTEN pass (flatten design).
Deleting now unused module rb_fpga_template.
Deleting now unused module uart_if.
Deleting now unused module serialInterface.
Deleting now unused module i2c_if.
Deleting now unused module pwm.
<suppressed ~5 debug messages>

9.6. Executing TRIBUF pass.

9.7. Executing DEMINOUT pass (demote inout ports to input or output).

9.8. Executing SYNTH pass.

9.8.1. Executing PROC pass (convert processes to netlists).

9.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9.8.1.4. Executing PROC_INIT pass (extract init attributes).

9.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

9.8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

9.8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

9.8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

9.8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

9.8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~2 debug messages>

9.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 87 unused cells and 498 unused wires.
<suppressed ~98 debug messages>

9.8.4. Executing CHECK pass (checking for obvious problems).
Checking module fpga_template_top...
Warning: Wire fpga_template_top.\tx_state_mon [1] is used but has no driver.
Warning: Wire fpga_template_top.\tx_state_mon [0] is used but has no driver.
Found and reported 2 problems.

9.8.5. Executing OPT pass (performing simple optimizations).

9.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
<suppressed ~627 debug messages>
Removed a total of 209 cells.

9.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\uart_inst.$procmux$1398: \uart_inst.tx_start -> 1'0
      Replacing known input bits on port A of cell $flatten\uart_inst.$procmux$1393: \uart_inst.tx_start -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1000.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$1003.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1006.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$1016.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1019.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$1029.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1032.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$1042.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1045.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$1052.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1055.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$1062.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1065.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$1072.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1075.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1081.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1087.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1093.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1099.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1105.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1111.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$968.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$971.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$974.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$984.
    dead port 1/2 on $mux $flatten\uart_inst.$procmux$987.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$990.
Removed 27 multiplexer ports.
<suppressed ~80 debug messages>

9.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
    New ctrl vector for $pmux cell $flatten\rb_fpga_template_inst.$procmux$781: { $flatten\rb_fpga_template_inst.$procmux$739_CMP $flatten\rb_fpga_template_inst.$procmux$738_CMP $flatten\rb_fpga_template_inst.$procmux$737_CMP $flatten\rb_fpga_template_inst.$procmux$736_CMP $flatten\rb_fpga_template_inst.$procmux$735_CMP $flatten\rb_fpga_template_inst.$procmux$734_CMP }
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1594: { $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1596_CMP $auto$opt_reduce.cc:134:opt_pmux$2008 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1049:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\uart_inst.$procmux$1049_Y
      New ports: A=1'0, B=1'1, Y=$flatten\uart_inst.$procmux$1049_Y [0]
      New connections: $flatten\uart_inst.$procmux$1049_Y [7:1] = { $flatten\uart_inst.$procmux$1049_Y [0] $flatten\uart_inst.$procmux$1049_Y [0] $flatten\uart_inst.$procmux$1049_Y [0] $flatten\uart_inst.$procmux$1049_Y [0] $flatten\uart_inst.$procmux$1049_Y [0] $flatten\uart_inst.$procmux$1049_Y [0] $flatten\uart_inst.$procmux$1049_Y [0] }
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1136: $auto$opt_reduce.cc:134:opt_pmux$2010
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1250: $auto$opt_reduce.cc:134:opt_pmux$2012
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1315: $auto$opt_reduce.cc:134:opt_pmux$2014
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1326: { $flatten\uart_inst.$procmux$1329_CMP $flatten\uart_inst.$procmux$1328_CMP $auto$opt_reduce.cc:134:opt_pmux$2016 }
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1774: { $flatten\i2c_inst.\u_serialInterface.$procmux$1636_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1688_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1814_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1632_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1685_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1616_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1788_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1697_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1670_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1597_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1596_CMP $auto$opt_reduce.cc:134:opt_pmux$2018 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$966:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\uart_inst.$procmux$966_Y
      New ports: A=1'1, B=1'0, Y=$flatten\uart_inst.$procmux$966_Y [0]
      New connections: $flatten\uart_inst.$procmux$966_Y [7:1] = { $flatten\uart_inst.$procmux$966_Y [0] $flatten\uart_inst.$procmux$966_Y [0] $flatten\uart_inst.$procmux$966_Y [0] $flatten\uart_inst.$procmux$966_Y [0] $flatten\uart_inst.$procmux$966_Y [0] $flatten\uart_inst.$procmux$966_Y [0] $flatten\uart_inst.$procmux$966_Y [0] }
    New ctrl vector for $pmux cell $procmux$600: $auto$opt_reduce.cc:134:opt_pmux$2020
    New ctrl vector for $pmux cell $procmux$612: $auto$opt_reduce.cc:134:opt_pmux$2022
    New ctrl vector for $pmux cell $procmux$689: { $procmux$607_CMP $procmux$606_CMP $procmux$604_CMP $procmux$603_CMP $auto$opt_reduce.cc:134:opt_pmux$2026 $auto$opt_reduce.cc:134:opt_pmux$2024 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2013: { $flatten\uart_inst.$procmux$1316_CMP $flatten\uart_inst.$procmux$1317_CMP $flatten\uart_inst.$procmux$1318_CMP $flatten\uart_inst.$procmux$1319_CMP }
  Optimizing cells in module \fpga_template_top.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1013:
      Old ports: A=8'00000000, B=$flatten\uart_inst.$4$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$145, Y=$flatten\uart_inst.$procmux$1013_Y
      New ports: A=1'0, B=$flatten\uart_inst.$procmux$966_Y [0], Y=$flatten\uart_inst.$procmux$1013_Y [0]
      New connections: $flatten\uart_inst.$procmux$1013_Y [7:1] = { $flatten\uart_inst.$procmux$1013_Y [0] $flatten\uart_inst.$procmux$1013_Y [0] $flatten\uart_inst.$procmux$1013_Y [0] $flatten\uart_inst.$procmux$1013_Y [0] $flatten\uart_inst.$procmux$1013_Y [0] $flatten\uart_inst.$procmux$1013_Y [0] $flatten\uart_inst.$procmux$1013_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1078:
      Old ports: A=$flatten\uart_inst.$3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$141, B=8'00000000, Y=$flatten\uart_inst.$procmux$1078_Y
      New ports: A=$flatten\uart_inst.$procmux$1049_Y [0], B=1'0, Y=$flatten\uart_inst.$procmux$1078_Y [0]
      New connections: $flatten\uart_inst.$procmux$1078_Y [7:1] = { $flatten\uart_inst.$procmux$1078_Y [0] $flatten\uart_inst.$procmux$1078_Y [0] $flatten\uart_inst.$procmux$1078_Y [0] $flatten\uart_inst.$procmux$1078_Y [0] $flatten\uart_inst.$procmux$1078_Y [0] $flatten\uart_inst.$procmux$1078_Y [0] $flatten\uart_inst.$procmux$1078_Y [0] }
  Optimizing cells in module \fpga_template_top.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1096:
      Old ports: A=$flatten\uart_inst.$3$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$138, B=8'00000000, Y=$flatten\uart_inst.$procmux$1096_Y
      New ports: A=$flatten\uart_inst.$procmux$1013_Y [0], B=1'0, Y=$flatten\uart_inst.$procmux$1096_Y [0]
      New connections: $flatten\uart_inst.$procmux$1096_Y [7:1] = { $flatten\uart_inst.$procmux$1096_Y [0] $flatten\uart_inst.$procmux$1096_Y [0] $flatten\uart_inst.$procmux$1096_Y [0] $flatten\uart_inst.$procmux$1096_Y [0] $flatten\uart_inst.$procmux$1096_Y [0] $flatten\uart_inst.$procmux$1096_Y [0] $flatten\uart_inst.$procmux$1096_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1145:
      Old ports: A=8'00000000, B=$flatten\uart_inst.$2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$131, Y=$flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118
      New ports: A=1'0, B=$flatten\uart_inst.$procmux$1078_Y [0], Y=$flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0]
      New connections: $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [7:1] = { $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:396$77_EN[7:0]$118 [0] }
  Optimizing cells in module \fpga_template_top.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1154:
      Old ports: A=8'00000000, B=$flatten\uart_inst.$2$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$128, Y=$flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115
      New ports: A=1'0, B=$flatten\uart_inst.$procmux$1096_Y [0], Y=$flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0]
      New connections: $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [7:1] = { $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0] $flatten\uart_inst.$0$memwr$\tx_queue$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:377$76_EN[7:0]$115 [0] }
  Optimizing cells in module \fpga_template_top.
Performed a total of 18 changes.

9.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

9.8.5.6. Executing OPT_DFF pass (perform DFF optimizations).

9.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 2 unused cells and 253 unused wires.
<suppressed ~12 debug messages>

9.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

9.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

9.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1669: { $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1688_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP $auto$opt_reduce.cc:134:opt_pmux$2028 }
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1696: { $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1636_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP $auto$opt_reduce.cc:134:opt_pmux$2030 }
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1433: { $flatten\uart_inst.$procmux$1330_CMP $auto$opt_reduce.cc:134:opt_pmux$2032 $flatten\uart_inst.$procmux$1327_CMP }
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1525: { $flatten\uart_inst.$procmux$1493_CMP $auto$opt_reduce.cc:134:opt_pmux$2034 $flatten\uart_inst.$procmux$1453_CMP }
  Optimizing cells in module \fpga_template_top.
Performed a total of 4 changes.

9.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.8.5.13. Executing OPT_DFF pass (perform DFF optimizations).

9.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.5.16. Rerunning OPT passes. (Maybe there is more to do..)

9.8.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

9.8.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.8.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.8.5.20. Executing OPT_DFF pass (perform DFF optimizations).

9.8.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.8.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.5.23. Finished OPT passes. (There is nothing left to do.)

9.8.6. Executing FSM pass (extract and optimize FSM).

9.8.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking fpga_template_top.debug_byte as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register fpga_template_top.debug_state.
Found FSM state register fpga_template_top.i2c_inst.startStopDetState.
Found FSM state register fpga_template_top.i2c_inst.u_serialInterface.CurrState_SISt.
Found FSM state register fpga_template_top.i2c_inst.u_serialInterface.streamSt.
Not marking fpga_template_top.uart_inst.proto_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking fpga_template_top.uart_inst.rx_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register fpga_template_top.uart_inst.tx_state.

9.8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\debug_state' from module `\fpga_template_top'.
  found $dff cell for state register: $procdff$1922
  root of input selection tree: $0\debug_state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \btn_s1_resetb
  found state code: 4'0000
  found ctrl input: $procmux$633_CMP
  found ctrl input: $procmux$663_CMP
  found ctrl input: $lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:238$169_Y
  found ctrl input: $eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:242$171_Y
  found ctrl input: $eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:338$172_Y
  found ctrl input: $procmux$620_CMP
  found ctrl input: \btn_s2_edge
  found state code: 4'0001
  found ctrl output: $procmux$633_CMP
  found ctrl output: $procmux$663_CMP
  ctrl inputs: { $procmux$620_CMP $eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:338$172_Y $eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:242$171_Y $lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:238$169_Y \btn_s2_edge \btn_s1_resetb }
  ctrl outputs: { $procmux$663_CMP $procmux$633_CMP $0\debug_state[3:0] }
  transition:     4'0000 6'-----0 ->     4'0000 6'100000
  transition:     4'0000 6'----01 ->     4'0001 6'100001
  transition:     4'0000 6'----11 ->     4'0000 6'100000
  transition:     4'0001 6'-----0 ->     4'0000 6'010000
  transition:     4'0001 6'---0-1 ->     4'0000 6'010000
  transition:     4'0001 6'-001-1 ->     4'0000 6'010000
  transition:     4'0001 6'0101-1 ->     4'0001 6'010001
  transition:     4'0001 6'1101-1 ->     4'0000 6'010000
  transition:     4'0001 6'--11-1 ->     4'0001 6'010001
Extracting FSM `\i2c_inst.startStopDetState' from module `\fpga_template_top'.
  found $dff cell for state register: $flatten\i2c_inst.$procdff$1987
  root of input selection tree: $flatten\i2c_inst.$0\startStopDetState[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \i2c_inst.rstPipe [1]
  found ctrl input: \i2c_inst.u_serialInterface.clearStartStopDet
  found ctrl input: \i2c_inst.sclDeb
  found ctrl input: $flatten\i2c_inst.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:148$34_Y
  found ctrl input: $flatten\i2c_inst.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:150$37_Y
  found state code: 2'01
  found state code: 2'10
  found state code: 2'00
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$50_Y
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:207$52_Y
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:254$62_Y
  ctrl inputs: { \i2c_inst.sclDeb \i2c_inst.rstPipe [1] $flatten\i2c_inst.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:148$34_Y $flatten\i2c_inst.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:150$37_Y \i2c_inst.u_serialInterface.clearStartStopDet }
  ctrl outputs: { $flatten\i2c_inst.$0\startStopDetState[1:0] $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:254$62_Y $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:207$52_Y $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$50_Y }
  transition:       2'00 5'00--0 ->       2'00 5'00010
  transition:       2'00 5'10000 ->       2'00 5'00010
  transition:       2'00 5'10010 ->       2'01 5'01010
  transition:       2'00 5'101-0 ->       2'10 5'10010
  transition:       2'00 5'-0--1 ->       2'00 5'00010
  transition:       2'00 5'-1--- ->       2'00 5'00010
  transition:       2'10 5'00--0 ->       2'10 5'10001
  transition:       2'10 5'10000 ->       2'10 5'10001
  transition:       2'10 5'10010 ->       2'01 5'01001
  transition:       2'10 5'101-0 ->       2'10 5'10001
  transition:       2'10 5'-0--1 ->       2'00 5'00001
  transition:       2'10 5'-1--- ->       2'00 5'00001
  transition:       2'01 5'00--0 ->       2'01 5'01100
  transition:       2'01 5'10000 ->       2'01 5'01100
  transition:       2'01 5'10010 ->       2'01 5'01100
  transition:       2'01 5'101-0 ->       2'10 5'10100
  transition:       2'01 5'-0--1 ->       2'00 5'00100
  transition:       2'01 5'-1--- ->       2'00 5'00100
Extracting FSM `\i2c_inst.u_serialInterface.CurrState_SISt' from module `\fpga_template_top'.
  found $dff cell for state register: $flatten\i2c_inst.\u_serialInterface.$procdff$1986
  root of input selection tree: $flatten\i2c_inst.\u_serialInterface.$0\CurrState_SISt[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \i2c_inst.u_serialInterface.rst
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2018
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1596_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1597_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1670_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1697_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1788_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1616_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1685_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1632_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1814_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1688_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1636_CMP
  found state code: 4'0001
  found state code: 4'1101
  found ctrl input: \i2c_inst.sclDelayed [4]
  found state code: 4'1100
  found state code: 4'1010
  found state code: 4'1001
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:247$60_Y
  found state code: 4'1011
  found state code: 4'1110
  found state code: 4'0111
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$55_Y
  found state code: 4'1111
  found state code: 4'0110
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:177$44_Y
  found state code: 4'0010
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:146$40_Y
  found state code: 4'1000
  found state code: 4'0000
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1595_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1596_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1597_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1616_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1632_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1636_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1670_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1685_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1688_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1697_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1788_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1814_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$2018 \i2c_inst.sclDelayed [4] $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:247$60_Y $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$55_Y $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:177$44_Y $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:146$40_Y \i2c_inst.u_serialInterface.rst }
  ctrl outputs: { $flatten\i2c_inst.\u_serialInterface.$procmux$1814_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1788_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1697_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1688_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1685_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1670_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1636_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1632_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1616_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1597_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1596_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1595_CMP $flatten\i2c_inst.\u_serialInterface.$0\CurrState_SISt[3:0] }
  transition:     4'0000 7'------0 ->     4'0001 20'00000000000100000001
  transition:     4'0000 7'------1 ->     4'0000 20'00000000000100000000
  transition:     4'1000 7'-0----0 ->     4'1000 20'00000000010000001000
  transition:     4'1000 7'-1----0 ->     4'0111 20'00000000010000000111
  transition:     4'1000 7'------1 ->     4'0000 20'00000000010000000000
  transition:     4'0100 7'----0-0 ->     4'0010 20'00000000100000000010
  transition:     4'0100 7'----1-0 ->     4'0101 20'00000000100000000101
  transition:     4'0100 7'------1 ->     4'0000 20'00000000100000000000
  transition:     4'1100 7'-0----0 ->     4'0001 20'00000010000000000001
  transition:     4'1100 7'-1----0 ->     4'1100 20'00000010000000001100
  transition:     4'1100 7'------1 ->     4'0000 20'00000010000000000000
  transition:     4'0010 7'-0----0 ->     4'0011 20'00001000000000000011
  transition:     4'0010 7'-1----0 ->     4'0010 20'00001000000000000010
  transition:     4'0010 7'------1 ->     4'0000 20'00001000000000000000
  transition:     4'1010 7'-0----0 ->     4'1001 20'01000000000000001001
  transition:     4'1010 7'-1----0 ->     4'1010 20'01000000000000001010
  transition:     4'1010 7'------1 ->     4'0000 20'01000000000000000000
  transition:     4'0110 7'-0----0 ->     4'0110 20'00100000000000000110
  transition:     4'0110 7'-1----0 ->     4'0001 20'00100000000000000001
  transition:     4'0110 7'------1 ->     4'0000 20'00100000000000000000
  transition:     4'1110 7'------0 ->     4'1101 20'00000000000000101101
  transition:     4'1110 7'------1 ->     4'0000 20'00000000000000100000
  transition:     4'0001 7'-----00 ->     4'1000 20'00000001000000001000
  transition:     4'0001 7'-----10 ->     4'0010 20'00000001000000000010
  transition:     4'0001 7'------1 ->     4'0000 20'00000001000000000000
  transition:     4'1001 7'--0---0 ->     4'1011 20'00000000001000001011
  transition:     4'1001 7'--1---0 ->     4'1110 20'00000000001000001110
  transition:     4'1001 7'------1 ->     4'0000 20'00000000001000000000
  transition:     4'0101 7'-0----0 ->     4'0110 20'00000100000000000110
  transition:     4'0101 7'-1----0 ->     4'0101 20'00000100000000000101
  transition:     4'0101 7'------1 ->     4'0000 20'00000100000000000000
  transition:     4'1101 7'-0----0 ->     4'1101 20'00000000000001001101
  transition:     4'1101 7'-1----0 ->     4'1100 20'00000000000001001100
  transition:     4'1101 7'------1 ->     4'0000 20'00000000000001000000
  transition:     4'0011 7'-0----0 ->     4'0011 20'10000000000000000011
  transition:     4'0011 7'-1----0 ->     4'0100 20'10000000000000000100
  transition:     4'0011 7'------1 ->     4'0000 20'10000000000000000000
  transition:     4'1011 7'-0----0 ->     4'1011 20'00010000000000001011
  transition:     4'1011 7'-1----0 ->     4'1010 20'00010000000000001010
  transition:     4'1011 7'------1 ->     4'0000 20'00010000000000000000
  transition:     4'0111 7'-0-0--0 ->     4'1011 20'00000000000010001011
  transition:     4'0111 7'-1-0--0 ->     4'0111 20'00000000000010000111
  transition:     4'0111 7'---1--0 ->     4'1111 20'00000000000010001111
  transition:     4'0111 7'------1 ->     4'0000 20'00000000000010000000
  transition:     4'1111 7'------0 ->     4'0001 20'00000000000000010001
  transition:     4'1111 7'------1 ->     4'0000 20'00000000000000010000
Extracting FSM `\i2c_inst.u_serialInterface.streamSt' from module `\fpga_template_top'.
  found $dff cell for state register: $flatten\i2c_inst.\u_serialInterface.$procdff$1984
  root of input selection tree: $flatten\i2c_inst.\u_serialInterface.$0\streamSt[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \i2c_inst.u_serialInterface.rst
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:247$60_Y
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$procmux$1748_CMP
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:207$51_Y
  found state code: 2'11
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:253$63_Y
  found ctrl input: \i2c_inst.u_serialInterface.rxData [0]
  found state code: 2'10
  found state code: 2'01
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$55_Y
  found ctrl input: \i2c_inst.sclDelayed [4]
  found ctrl input: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:254$62_Y
  found state code: 2'00
  found ctrl input: \i2c_inst.sdaDeb
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:207$51_Y
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$procmux$1748_CMP
  found ctrl output: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:146$40_Y
  ctrl inputs: { \i2c_inst.sdaDeb \i2c_inst.sclDelayed [4] $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:253$63_Y $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:254$62_Y $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:247$60_Y $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$55_Y \i2c_inst.u_serialInterface.rxData [0] \i2c_inst.u_serialInterface.rst }
  ctrl outputs: { $flatten\i2c_inst.\u_serialInterface.$procmux$1748_CMP $flatten\i2c_inst.\u_serialInterface.$0\streamSt[1:0] $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:207$51_Y $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:146$40_Y }
  transition:       2'00 12'--0000-----0 ->       2'00 5'00010
  transition:       2'00 12'----1------0 ->       2'00 5'00010
  transition:       2'00 12'-01--------0 ->       2'00 5'00010
  transition:       2'00 12'011--------0 ->       2'00 5'00010
  transition:       2'00 12'111--------0 ->       2'00 5'00010
  transition:       2'00 12'-0---1-0-0-0 ->       2'00 5'00010
  transition:       2'00 12'-0---1-1-0-0 ->       2'00 5'00010
  transition:       2'00 12'-1---1---0-0 ->       2'00 5'00010
  transition:       2'00 12'-----1---1-0 ->       2'00 5'00010
  transition:       2'00 12'---1----0--0 ->       2'00 5'00010
  transition:       2'00 12'---1--0-1--0 ->       2'00 5'00010
  transition:       2'00 12'---1--1-1-00 ->       2'10 5'01010
  transition:       2'00 12'---1--1-1-10 ->       2'01 5'00110
  transition:       2'00 12'-----------1 ->       2'00 5'00010
  transition:       2'10 12'--0000-----0 ->       2'10 5'11000
  transition:       2'10 12'----1------0 ->       2'00 5'10000
  transition:       2'10 12'-01--------0 ->       2'10 5'11000
  transition:       2'10 12'011--------0 ->       2'10 5'11000
  transition:       2'10 12'111--------0 ->       2'00 5'10000
  transition:       2'10 12'-0---1-0-0-0 ->       2'10 5'11000
  transition:       2'10 12'-0---1-1-0-0 ->       2'00 5'10000
  transition:       2'10 12'-1---1---0-0 ->       2'10 5'11000
  transition:       2'10 12'-----1---1-0 ->       2'00 5'10000
  transition:       2'10 12'---1----0--0 ->       2'10 5'11000
  transition:       2'10 12'---1----1--0 ->       2'11 5'11100
  transition:       2'10 12'-----------1 ->       2'00 5'10000
  transition:       2'01 12'--0000-----0 ->       2'01 5'00101
  transition:       2'01 12'----1------0 ->       2'00 5'00001
  transition:       2'01 12'-01--------0 ->       2'01 5'00101
  transition:       2'01 12'011--------0 ->       2'01 5'00101
  transition:       2'01 12'111--------0 ->       2'00 5'00001
  transition:       2'01 12'-0---1-0-0-0 ->       2'01 5'00101
  transition:       2'01 12'-0---1-1-0-0 ->       2'00 5'00001
  transition:       2'01 12'-1---1---0-0 ->       2'01 5'00101
  transition:       2'01 12'-----1---1-0 ->       2'00 5'00001
  transition:       2'01 12'---1----0--0 ->       2'01 5'00101
  transition:       2'01 12'---1----1--0 ->       2'01 5'00101
  transition:       2'01 12'-----------1 ->       2'00 5'00001
  transition:       2'11 12'--0000-----0 ->       2'11 5'01100
  transition:       2'11 12'----1------0 ->       2'00 5'00000
  transition:       2'11 12'-01--------0 ->       2'11 5'01100
  transition:       2'11 12'011--------0 ->       2'11 5'01100
  transition:       2'11 12'111--------0 ->       2'00 5'00000
  transition:       2'11 12'-0---1-0-0-0 ->       2'11 5'01100
  transition:       2'11 12'-0---1-1-0-0 ->       2'00 5'00000
  transition:       2'11 12'-1---1---0-0 ->       2'11 5'01100
  transition:       2'11 12'-----1---1-0 ->       2'00 5'00000
  transition:       2'11 12'---1----0--0 ->       2'11 5'01100
  transition:       2'11 12'---1----1--0 ->       2'11 5'01100
  transition:       2'11 12'-----------1 ->       2'00 5'00000
Extracting FSM `\uart_inst.tx_state' from module `\fpga_template_top'.
  found $dff cell for state register: $flatten\uart_inst.$procdff$1965
  root of input selection tree: $flatten\uart_inst.$0\tx_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \btn_s1_resetb
  found state code: 2'00
  found ctrl input: $flatten\uart_inst.$procmux$1327_CMP
  found ctrl input: $flatten\uart_inst.$procmux$1328_CMP
  found ctrl input: $flatten\uart_inst.$procmux$1329_CMP
  found ctrl input: $flatten\uart_inst.$procmux$1330_CMP
  found ctrl input: $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:235$104_Y
  found ctrl input: $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:249$108_Y
  found state code: 2'11
  found state code: 2'10
  found ctrl input: \uart_inst.tx_start
  found state code: 2'01
  found ctrl output: $flatten\uart_inst.$procmux$1330_CMP
  found ctrl output: $flatten\uart_inst.$procmux$1329_CMP
  found ctrl output: $flatten\uart_inst.$procmux$1328_CMP
  found ctrl output: $flatten\uart_inst.$procmux$1327_CMP
  ctrl inputs: { \uart_inst.tx_start $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:235$104_Y $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:249$108_Y \btn_s1_resetb }
  ctrl outputs: { $flatten\uart_inst.$0\tx_state[1:0] $flatten\uart_inst.$procmux$1327_CMP $flatten\uart_inst.$procmux$1328_CMP $flatten\uart_inst.$procmux$1329_CMP $flatten\uart_inst.$procmux$1330_CMP }
  transition:       2'00 4'---0 ->       2'00 6'000001
  transition:       2'00 4'0--1 ->       2'00 6'000001
  transition:       2'00 4'1--1 ->       2'01 6'010001
  transition:       2'10 4'---0 ->       2'00 6'000100
  transition:       2'10 4'-0-1 ->       2'10 6'100100
  transition:       2'10 4'-101 ->       2'10 6'100100
  transition:       2'10 4'-111 ->       2'11 6'110100
  transition:       2'01 4'---0 ->       2'00 6'000010
  transition:       2'01 4'-0-1 ->       2'01 6'010010
  transition:       2'01 4'-1-1 ->       2'10 6'100010
  transition:       2'11 4'---0 ->       2'00 6'001000
  transition:       2'11 4'-0-1 ->       2'11 6'111000
  transition:       2'11 4'-1-1 ->       2'00 6'001000

9.8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uart_inst.tx_state$2067' from module `\fpga_template_top'.
Optimizing FSM `$fsm$\i2c_inst.u_serialInterface.streamSt$2062' from module `\fpga_template_top'.
  Merging pattern 12'-0---1-0-0-0 and 12'-0---1-1-0-0 from group (0 0 5'00010).
  Merging pattern 12'-0---1-1-0-0 and 12'-0---1-0-0-0 from group (0 0 5'00010).
  Merging pattern 12'-0---1---0-0 and 12'-1---1---0-0 from group (0 0 5'00010).
  Merging pattern 12'-1---1---0-0 and 12'-0---1---0-0 from group (0 0 5'00010).
  Merging pattern 12'011--------0 and 12'111--------0 from group (0 0 5'00010).
  Merging pattern 12'111--------0 and 12'011--------0 from group (0 0 5'00010).
  Merging pattern 12'-----1---0-0 and 12'-----1---1-0 from group (0 0 5'00010).
  Merging pattern 12'-----1---1-0 and 12'-----1---0-0 from group (0 0 5'00010).
  Merging pattern 12'-01--------0 and 12'-11--------0 from group (0 0 5'00010).
  Merging pattern 12'-11--------0 and 12'-01--------0 from group (0 0 5'00010).
  Merging pattern 12'---1----0--0 and 12'---1----1--0 from group (2 2 5'00101).
  Merging pattern 12'---1----1--0 and 12'---1----0--0 from group (2 2 5'00101).
  Merging pattern 12'---1----0--0 and 12'---1----1--0 from group (3 3 5'01100).
  Merging pattern 12'---1----1--0 and 12'---1----0--0 from group (3 3 5'01100).
Optimizing FSM `$fsm$\i2c_inst.u_serialInterface.CurrState_SISt$2044' from module `\fpga_template_top'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$2018.
Optimizing FSM `$fsm$\i2c_inst.startStopDetState$2039' from module `\fpga_template_top'.
  Merging pattern 5'10000 and 5'10010 from group (2 2 5'01100).
  Merging pattern 5'10010 and 5'10000 from group (2 2 5'01100).
Optimizing FSM `$fsm$\debug_state$2035' from module `\fpga_template_top'.

9.8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 80 unused cells and 83 unused wires.
<suppressed ~86 debug messages>

9.8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\debug_state$2035' from module `\fpga_template_top'.
  Removing unused output signal $0\debug_state[3:0] [0].
  Removing unused output signal $0\debug_state[3:0] [1].
  Removing unused output signal $0\debug_state[3:0] [2].
  Removing unused output signal $0\debug_state[3:0] [3].
Optimizing FSM `$fsm$\i2c_inst.startStopDetState$2039' from module `\fpga_template_top'.
  Removing unused output signal $flatten\i2c_inst.$0\startStopDetState[1:0] [0].
  Removing unused output signal $flatten\i2c_inst.$0\startStopDetState[1:0] [1].
Optimizing FSM `$fsm$\i2c_inst.u_serialInterface.CurrState_SISt$2044' from module `\fpga_template_top'.
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$0\CurrState_SISt[3:0] [0].
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$0\CurrState_SISt[3:0] [1].
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$0\CurrState_SISt[3:0] [2].
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$0\CurrState_SISt[3:0] [3].
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$procmux$1788_CMP.
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$procmux$1814_CMP.
Optimizing FSM `$fsm$\i2c_inst.u_serialInterface.streamSt$2062' from module `\fpga_template_top'.
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$0\streamSt[1:0] [0].
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$0\streamSt[1:0] [1].
  Removing unused output signal $flatten\i2c_inst.\u_serialInterface.$procmux$1748_CMP.
Optimizing FSM `$fsm$\uart_inst.tx_state$2067' from module `\fpga_template_top'.
  Removing unused output signal $flatten\uart_inst.$0\tx_state[1:0] [0].
  Removing unused output signal $flatten\uart_inst.$0\tx_state[1:0] [1].

9.8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\debug_state$2035' from module `\fpga_template_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -1
  0001 -> 1-
Recoding FSM `$fsm$\i2c_inst.startStopDetState$2039' from module `\fpga_template_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\i2c_inst.u_serialInterface.CurrState_SISt$2044' from module `\fpga_template_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ---------------1
  1000 -> --------------1-
  0100 -> -------------1--
  1100 -> ------------1---
  0010 -> -----------1----
  1010 -> ----------1-----
  0110 -> ---------1------
  1110 -> --------1-------
  0001 -> -------1--------
  1001 -> ------1---------
  0101 -> -----1----------
  1101 -> ----1-----------
  0011 -> ---1------------
  1011 -> --1-------------
  0111 -> -1--------------
  1111 -> 1---------------
Recoding FSM `$fsm$\i2c_inst.u_serialInterface.streamSt$2062' from module `\fpga_template_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\uart_inst.tx_state$2067' from module `\fpga_template_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

9.8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\debug_state$2035' from module `fpga_template_top':
-------------------------------------

  Information on FSM $fsm$\debug_state$2035 (\debug_state):

  Number of input signals:    6
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \btn_s1_resetb
    1: \btn_s2_edge
    2: $lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:238$169_Y
    3: $eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:242$171_Y
    4: $eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:338$172_Y
    5: $procmux$620_CMP

  Output signals:
    0: $procmux$633_CMP
    1: $procmux$663_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 2'10
      1:     0 6'----11   ->     0 2'10
      2:     0 6'----01   ->     1 2'10
      3:     1 6'-----0   ->     0 2'01
      4:     1 6'---0-1   ->     0 2'01
      5:     1 6'-001-1   ->     0 2'01
      6:     1 6'1101-1   ->     0 2'01
      7:     1 6'0101-1   ->     1 2'01
      8:     1 6'--11-1   ->     1 2'01

-------------------------------------

FSM `$fsm$\i2c_inst.startStopDetState$2039' from module `fpga_template_top':
-------------------------------------

  Information on FSM $fsm$\i2c_inst.startStopDetState$2039 (\i2c_inst.startStopDetState):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \i2c_inst.u_serialInterface.clearStartStopDet
    1: $flatten\i2c_inst.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:150$37_Y
    2: $flatten\i2c_inst.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/i2c_if.v:148$34_Y
    3: \i2c_inst.rstPipe [1]
    4: \i2c_inst.sclDeb

  Output signals:
    0: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$50_Y
    1: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:207$52_Y
    2: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:254$62_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'10000   ->     0 3'010
      1:     0 5'00--0   ->     0 3'010
      2:     0 5'-0--1   ->     0 3'010
      3:     0 5'-1---   ->     0 3'010
      4:     0 5'101-0   ->     1 3'010
      5:     0 5'10010   ->     2 3'010
      6:     1 5'-0--1   ->     0 3'001
      7:     1 5'-1---   ->     0 3'001
      8:     1 5'10000   ->     1 3'001
      9:     1 5'101-0   ->     1 3'001
     10:     1 5'00--0   ->     1 3'001
     11:     1 5'10010   ->     2 3'001
     12:     2 5'-0--1   ->     0 3'100
     13:     2 5'-1---   ->     0 3'100
     14:     2 5'101-0   ->     1 3'100
     15:     2 5'100-0   ->     2 3'100
     16:     2 5'00--0   ->     2 3'100

-------------------------------------

FSM `$fsm$\i2c_inst.u_serialInterface.CurrState_SISt$2044' from module `fpga_template_top':
-------------------------------------

  Information on FSM $fsm$\i2c_inst.u_serialInterface.CurrState_SISt$2044 (\i2c_inst.u_serialInterface.CurrState_SISt):

  Number of input signals:    6
  Number of output signals:  14
  Number of state bits:      16

  Input signals:
    0: \i2c_inst.u_serialInterface.rst
    1: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:146$40_Y
    2: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:177$44_Y
    3: $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$55_Y
    4: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:247$60_Y
    5: \i2c_inst.sclDelayed [4]

  Output signals:
    0: $flatten\i2c_inst.\u_serialInterface.$procmux$1595_CMP
    1: $flatten\i2c_inst.\u_serialInterface.$procmux$1596_CMP
    2: $flatten\i2c_inst.\u_serialInterface.$procmux$1597_CMP
    3: $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP
    4: $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP
    5: $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP
    6: $flatten\i2c_inst.\u_serialInterface.$procmux$1616_CMP
    7: $flatten\i2c_inst.\u_serialInterface.$procmux$1632_CMP
    8: $flatten\i2c_inst.\u_serialInterface.$procmux$1636_CMP
    9: $flatten\i2c_inst.\u_serialInterface.$procmux$1670_CMP
   10: $flatten\i2c_inst.\u_serialInterface.$procmux$1685_CMP
   11: $flatten\i2c_inst.\u_serialInterface.$procmux$1688_CMP
   12: $flatten\i2c_inst.\u_serialInterface.$procmux$1697_CMP
   13: $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP

  State encoding:
    0: 16'---------------1  <RESET STATE>
    1: 16'--------------1-
    2: 16'-------------1--
    3: 16'------------1---
    4: 16'-----------1----
    5: 16'----------1-----
    6: 16'---------1------
    7: 16'--------1-------
    8: 16'-------1--------
    9: 16'------1---------
   10: 16'-----1----------
   11: 16'----1-----------
   12: 16'---1------------
   13: 16'--1-------------
   14: 16'-1--------------
   15: 16'1---------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----1   ->     0 14'00000000010000
      1:     0 6'-----0   ->     8 14'00000000010000
      2:     1 6'-----1   ->     0 14'00000001000000
      3:     1 6'0----0   ->     1 14'00000001000000
      4:     1 6'1----0   ->    14 14'00000001000000
      5:     2 6'-----1   ->     0 14'00000010000000
      6:     2 6'---0-0   ->     4 14'00000010000000
      7:     2 6'---1-0   ->    10 14'00000010000000
      8:     3 6'-----1   ->     0 14'00001000000000
      9:     3 6'1----0   ->     3 14'00001000000000
     10:     3 6'0----0   ->     8 14'00001000000000
     11:     4 6'-----1   ->     0 14'00100000000000
     12:     4 6'1----0   ->     4 14'00100000000000
     13:     4 6'0----0   ->    12 14'00100000000000
     14:     5 6'-----1   ->     0 14'00000000000000
     15:     5 6'1----0   ->     5 14'00000000000000
     16:     5 6'0----0   ->     9 14'00000000000000
     17:     6 6'-----1   ->     0 14'10000000000000
     18:     6 6'0----0   ->     6 14'10000000000000
     19:     6 6'1----0   ->     8 14'10000000000000
     20:     7 6'-----1   ->     0 14'00000000000010
     21:     7 6'-----0   ->    11 14'00000000000010
     22:     8 6'-----1   ->     0 14'00000100000000
     23:     8 6'----00   ->     1 14'00000100000000
     24:     8 6'----10   ->     4 14'00000100000000
     25:     9 6'-----1   ->     0 14'00000000100000
     26:     9 6'-1---0   ->     7 14'00000000100000
     27:     9 6'-0---0   ->    13 14'00000000100000
     28:    10 6'-----1   ->     0 14'00010000000000
     29:    10 6'0----0   ->     6 14'00010000000000
     30:    10 6'1----0   ->    10 14'00010000000000
     31:    11 6'-----1   ->     0 14'00000000000100
     32:    11 6'1----0   ->     3 14'00000000000100
     33:    11 6'0----0   ->    11 14'00000000000100
     34:    12 6'-----1   ->     0 14'00000000000000
     35:    12 6'1----0   ->     2 14'00000000000000
     36:    12 6'0----0   ->    12 14'00000000000000
     37:    13 6'-----1   ->     0 14'01000000000000
     38:    13 6'1----0   ->     5 14'01000000000000
     39:    13 6'0----0   ->    13 14'01000000000000
     40:    14 6'-----1   ->     0 14'00000000001000
     41:    14 6'0-0--0   ->    13 14'00000000001000
     42:    14 6'1-0--0   ->    14 14'00000000001000
     43:    14 6'--1--0   ->    15 14'00000000001000
     44:    15 6'-----1   ->     0 14'00000000000001
     45:    15 6'-----0   ->     8 14'00000000000001

-------------------------------------

FSM `$fsm$\i2c_inst.u_serialInterface.streamSt$2062' from module `fpga_template_top':
-------------------------------------

  Information on FSM $fsm$\i2c_inst.u_serialInterface.streamSt$2062 (\i2c_inst.u_serialInterface.streamSt):

  Number of input signals:   12
  Number of output signals:   2
  Number of state bits:       4

  Input signals:
    0: \i2c_inst.u_serialInterface.rst
    1: \i2c_inst.u_serialInterface.rxData [0]
    2: $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:206$55_Y
    3: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:247$60_Y
    4: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:254$62_Y
    5: $flatten\i2c_inst.\u_serialInterface.$logic_and$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:253$63_Y
    6: $flatten\i2c_inst.\u_serialInterface.$procmux$1601_CMP
    7: $flatten\i2c_inst.\u_serialInterface.$procmux$1602_CMP
    8: $flatten\i2c_inst.\u_serialInterface.$procmux$1613_CMP
    9: $flatten\i2c_inst.\u_serialInterface.$procmux$1772_CMP
   10: \i2c_inst.sclDelayed [4]
   11: \i2c_inst.sdaDeb

  Output signals:
    0: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:146$40_Y
    1: $flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:207$51_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'---1----0--0   ->     0 2'10
      1:     0 12'---1--0-1--0   ->     0 2'10
      2:     0 12'--0000-----0   ->     0 2'10
      3:     0 12'-----1-----0   ->     0 2'10
      4:     0 12'----1------0   ->     0 2'10
      5:     0 12'--1--------0   ->     0 2'10
      6:     0 12'-----------1   ->     0 2'10
      7:     0 12'---1--1-1-00   ->     1 2'10
      8:     0 12'---1--1-1-10   ->     2 2'10
      9:     1 12'-0---1-1-0-0   ->     0 2'00
     10:     1 12'-----1---1-0   ->     0 2'00
     11:     1 12'----1------0   ->     0 2'00
     12:     1 12'111--------0   ->     0 2'00
     13:     1 12'-----------1   ->     0 2'00
     14:     1 12'-0---1-0-0-0   ->     1 2'00
     15:     1 12'-1---1---0-0   ->     1 2'00
     16:     1 12'---1----0--0   ->     1 2'00
     17:     1 12'--0000-----0   ->     1 2'00
     18:     1 12'-01--------0   ->     1 2'00
     19:     1 12'011--------0   ->     1 2'00
     20:     1 12'---1----1--0   ->     3 2'00
     21:     2 12'-0---1-1-0-0   ->     0 2'01
     22:     2 12'-----1---1-0   ->     0 2'01
     23:     2 12'----1------0   ->     0 2'01
     24:     2 12'111--------0   ->     0 2'01
     25:     2 12'-----------1   ->     0 2'01
     26:     2 12'-0---1-0-0-0   ->     2 2'01
     27:     2 12'-1---1---0-0   ->     2 2'01
     28:     2 12'--0000-----0   ->     2 2'01
     29:     2 12'---1-------0   ->     2 2'01
     30:     2 12'-01--------0   ->     2 2'01
     31:     2 12'011--------0   ->     2 2'01
     32:     3 12'-0---1-1-0-0   ->     0 2'00
     33:     3 12'-----1---1-0   ->     0 2'00
     34:     3 12'----1------0   ->     0 2'00
     35:     3 12'111--------0   ->     0 2'00
     36:     3 12'-----------1   ->     0 2'00
     37:     3 12'-0---1-0-0-0   ->     3 2'00
     38:     3 12'-1---1---0-0   ->     3 2'00
     39:     3 12'--0000-----0   ->     3 2'00
     40:     3 12'---1-------0   ->     3 2'00
     41:     3 12'-01--------0   ->     3 2'00
     42:     3 12'011--------0   ->     3 2'00

-------------------------------------

FSM `$fsm$\uart_inst.tx_state$2067' from module `fpga_template_top':
-------------------------------------

  Information on FSM $fsm$\uart_inst.tx_state$2067 (\uart_inst.tx_state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \btn_s1_resetb
    1: $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:249$108_Y
    2: $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:235$104_Y
    3: \uart_inst.tx_start

  Output signals:
    0: $flatten\uart_inst.$procmux$1330_CMP
    1: $flatten\uart_inst.$procmux$1329_CMP
    2: $flatten\uart_inst.$procmux$1328_CMP
    3: $flatten\uart_inst.$procmux$1327_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'0001
      1:     0 4'0--1   ->     0 4'0001
      2:     0 4'1--1   ->     2 4'0001
      3:     1 4'---0   ->     0 4'0100
      4:     1 4'-101   ->     1 4'0100
      5:     1 4'-0-1   ->     1 4'0100
      6:     1 4'-111   ->     3 4'0100
      7:     2 4'---0   ->     0 4'0010
      8:     2 4'-1-1   ->     1 4'0010
      9:     2 4'-0-1   ->     2 4'0010
     10:     3 4'---0   ->     0 4'1000
     11:     3 4'-1-1   ->     0 4'1000
     12:     3 4'-0-1   ->     3 4'1000

-------------------------------------

9.8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\debug_state$2035' from module `\fpga_template_top'.
Mapping FSM `$fsm$\i2c_inst.startStopDetState$2039' from module `\fpga_template_top'.
Mapping FSM `$fsm$\i2c_inst.u_serialInterface.CurrState_SISt$2044' from module `\fpga_template_top'.
Mapping FSM `$fsm$\i2c_inst.u_serialInterface.streamSt$2062' from module `\fpga_template_top'.
Mapping FSM `$fsm$\uart_inst.tx_state$2067' from module `\fpga_template_top'.

9.8.7. Executing OPT pass (performing simple optimizations).

9.8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~25 debug messages>

9.8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

9.8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

9.8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1926 ($dff) from module fpga_template_top (D = \btn_s2_sync [2], Q = \btn_s2_prev, rval = 1'0).
Adding SRST signal on $procdff$1925 ($dff) from module fpga_template_top (D = { \btn_s2_sync [1:0] \btn_s2 }, Q = \btn_s2_sync, rval = 3'000).
Adding SRST signal on $procdff$1923 ($dff) from module fpga_template_top (D = $procmux$659_Y, Q = \debug_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2441 ($sdff) from module fpga_template_top (D = $procmux$659_Y, Q = \debug_counter).
Adding SRST signal on $procdff$1921 ($dff) from module fpga_template_top (D = $procmux$721_Y, Q = \debug_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2451 ($sdff) from module fpga_template_top (D = $procmux$717_Y, Q = \debug_byte).
Adding SRST signal on $procdff$1920 ($dff) from module fpga_template_top (D = $procmux$628_Y, Q = \debug_send, rval = 1'0).
Adding SRST signal on $flatten\uart_inst.$procdff$1976 ($dff) from module fpga_template_top (D = \uart_inst.uart_rx_sync1, Q = \uart_inst.uart_rx_sync2, rval = 1'1).
Adding SRST signal on $flatten\uart_inst.$procdff$1975 ($dff) from module fpga_template_top (D = \uart_rx, Q = \uart_inst.uart_rx_sync1, rval = 1'1).
Adding SRST signal on $flatten\uart_inst.$procdff$1974 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1461_Y, Q = \uart_inst.rx_shift_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2466 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1461_Y, Q = \uart_inst.rx_shift_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1973 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1476_Y, Q = \uart_inst.rx_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$2478 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1476_Y, Q = \uart_inst.rx_state).
Adding SRST signal on $flatten\uart_inst.$procdff$1972 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1450_Y, Q = \uart_inst.rx_data_valid, rval = 1'0).
Adding SRST signal on $flatten\uart_inst.$procdff$1971 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1500_Y, Q = \uart_inst.rx_data_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2497 ($sdff) from module fpga_template_top (D = \uart_inst.rx_shift_reg, Q = \uart_inst.rx_data_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1970 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1509_Y, Q = \uart_inst.rx_bit_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2501 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1509_Y, Q = \uart_inst.rx_bit_count).
Adding SRST signal on $flatten\uart_inst.$procdff$1969 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1525_Y, Q = \uart_inst.rx_clk_divider, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2513 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1525_Y, Q = \uart_inst.rx_clk_divider).
Adding SRST signal on $flatten\uart_inst.$procdff$1968 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1342_Y, Q = \uart_inst.tx_queue_read_ptr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2521 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:220$103_Y [7:0], Q = \uart_inst.tx_queue_read_ptr).
Adding SRST signal on $flatten\uart_inst.$procdff$1967 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1326_Y, Q = \uart_inst.tx_reg, rval = 1'1).
Adding SRST signal on $flatten\uart_inst.$procdff$1966 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1351_Y, Q = \uart_inst.tx_shift_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2528 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1351_Y, Q = \uart_inst.tx_shift_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1964 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1385_Y, Q = \uart_inst.tx_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2538 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1383_Y, Q = \uart_inst.tx_busy).
Adding SRST signal on $flatten\uart_inst.$procdff$1963 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1396_Y, Q = \uart_inst.tx_start, rval = 1'0).
Adding SRST signal on $flatten\uart_inst.$procdff$1962 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1413_Y, Q = \uart_inst.tx_data_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2547 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1411_Y, Q = \uart_inst.tx_data_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1961 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1422_Y, Q = \uart_inst.tx_bit_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2553 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1422_Y, Q = \uart_inst.tx_bit_count).
Adding SRST signal on $flatten\uart_inst.$procdff$1960 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1433_Y, Q = \uart_inst.tx_clk_divider, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2563 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1433_Y, Q = \uart_inst.tx_clk_divider).
Adding SRST signal on $flatten\uart_inst.$procdff$1953 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1178_Y, Q = \uart_inst.block_read_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2573 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1178_Y, Q = \uart_inst.block_read_active).
Adding SRST signal on $flatten\uart_inst.$procdff$1952 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1200_Y, Q = \uart_inst.tx_queue_write_ptr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2585 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1200_Y, Q = \uart_inst.tx_queue_write_ptr).
Adding SRST signal on $flatten\uart_inst.$procdff$1950 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1136_Y, Q = \uart_inst.write_enable, rval = 1'0).
Adding SRST signal on $flatten\uart_inst.$procdff$1949 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1217_Y, Q = \uart_inst.current_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2600 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1217_Y, Q = \uart_inst.current_addr).
Adding SRST signal on $flatten\uart_inst.$procdff$1948 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1232_Y, Q = \uart_inst.block_counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2608 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1232_Y, Q = \uart_inst.block_counter).
Adding SRST signal on $flatten\uart_inst.$procdff$1947 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1243_Y, Q = \uart_inst.length_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2616 ($sdff) from module fpga_template_top (D = \uart_inst.rx_data_reg, Q = \uart_inst.length_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1946 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1253_Y, Q = \uart_inst.data_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2620 ($sdff) from module fpga_template_top (D = \uart_inst.rx_data_reg, Q = \uart_inst.data_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1945 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1265_Y, Q = \uart_inst.addr_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2624 ($sdff) from module fpga_template_top (D = \uart_inst.rx_data_reg, Q = \uart_inst.addr_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1944 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1278_Y, Q = \uart_inst.cmd_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2628 ($sdff) from module fpga_template_top (D = \uart_inst.rx_data_reg, Q = \uart_inst.cmd_reg).
Adding SRST signal on $flatten\uart_inst.$procdff$1943 ($dff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1321_Y, Q = \uart_inst.proto_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2632 ($sdff) from module fpga_template_top (D = $flatten\uart_inst.$procmux$1321_Y, Q = \uart_inst.proto_state).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1942 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$830_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__placeholder3, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2642 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [7], Q = \rb_fpga_template_inst.reg__dsp_cfg__placeholder3).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1941 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$837_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__placeholder2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2646 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [6], Q = \rb_fpga_template_inst.reg__dsp_cfg__placeholder2).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1940 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$844_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__placeholder1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2650 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [5], Q = \rb_fpga_template_inst.reg__dsp_cfg__placeholder1).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1939 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$851_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__pli_filter_enable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2654 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [4], Q = \rb_fpga_template_inst.reg__dsp_cfg__pli_filter_enable).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1938 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$858_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__dec_filter_enable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2658 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [3], Q = \rb_fpga_template_inst.reg__dsp_cfg__dec_filter_enable).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1937 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$865_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__bp_filter_enable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2662 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [2], Q = \rb_fpga_template_inst.reg__dsp_cfg__bp_filter_enable).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1936 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$872_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__dc_filter_enable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2666 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [1], Q = \rb_fpga_template_inst.reg__dsp_cfg__dc_filter_enable).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1935 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$879_Y, Q = \rb_fpga_template_inst.reg__dsp_cfg__bypass_enable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2670 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [0], Q = \rb_fpga_template_inst.reg__dsp_cfg__bypass_enable).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1934 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$887_Y, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_data2, rval = 8'00000010).
Adding EN signal on $auto$ff.cc:266:slice$2674 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_data2).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1933 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$896_Y, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_data1, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$2678 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_data1).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1932 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$906_Y, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_data0, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2682 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_data0).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1931 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$917_Y, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_led, rval = 8'10101010).
Adding EN signal on $auto$ff.cc:266:slice$2686 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg, Q = \rb_fpga_template_inst.reg__sys_cfg__debug_led).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1930 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$929_Y, Q = \rb_fpga_template_inst.reg__sys_cfg__pwm_duty, rval = 8'10000101).
Adding EN signal on $auto$ff.cc:266:slice$2690 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg, Q = \rb_fpga_template_inst.reg__sys_cfg__pwm_duty).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1929 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$942_Y, Q = \rb_fpga_template_inst.reg__sys_cfg__enable_other, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2694 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [1], Q = \rb_fpga_template_inst.reg__sys_cfg__enable_other).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1928 ($dff) from module fpga_template_top (D = $flatten\rb_fpga_template_inst.$procmux$955_Y, Q = \rb_fpga_template_inst.reg__sys_cfg__enable_stuf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2698 ($sdff) from module fpga_template_top (D = \uart_inst.data_reg [0], Q = \rb_fpga_template_inst.reg__sys_cfg__enable_stuf).
Adding SRST signal on $flatten\rb_fpga_template_inst.$procdff$1927 ($dff) from module fpga_template_top (D = { $flatten\rb_fpga_template_inst.$procmux$733_Y $flatten\rb_fpga_template_inst.$procmux$805_Y $flatten\rb_fpga_template_inst.$procmux$745_Y $flatten\rb_fpga_template_inst.$procmux$757_Y $flatten\rb_fpga_template_inst.$procmux$769_Y $flatten\rb_fpga_template_inst.$procmux$781_Y $flatten\rb_fpga_template_inst.$procmux$793_Y $flatten\rb_fpga_template_inst.$procmux$817_Y }, Q = \rb_fpga_template_inst.data_read_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2702 ($sdff) from module fpga_template_top (D = { $flatten\rb_fpga_template_inst.$procmux$733_Y $flatten\rb_fpga_template_inst.$procmux$805_Y $flatten\rb_fpga_template_inst.$procmux$745_Y $flatten\rb_fpga_template_inst.$procmux$757_Y $flatten\rb_fpga_template_inst.$procmux$769_Y }, Q = \rb_fpga_template_inst.data_read_out [7:3]).
Adding SRST signal on $flatten\i2c_inst.\u_serialInterface.$procdff$1985 ($dff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_txData, Q = \i2c_inst.u_serialInterface.txData, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2707 ($sdff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_txData, Q = \i2c_inst.u_serialInterface.txData).
Adding SRST signal on $flatten\i2c_inst.\u_serialInterface.$procdff$1983 ($dff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_rxData, Q = \i2c_inst.u_serialInterface.rxData, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2717 ($sdff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_rxData, Q = \i2c_inst.u_serialInterface.rxData).
Adding SRST signal on $flatten\i2c_inst.\u_serialInterface.$procdff$1982 ($dff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_bitCnt, Q = \i2c_inst.u_serialInterface.bitCnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2729 ($sdff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_bitCnt, Q = \i2c_inst.u_serialInterface.bitCnt).
Adding SRST signal on $flatten\i2c_inst.\u_serialInterface.$procdff$1978 ($dff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_sdaOut, Q = \i2c_inst.u_serialInterface.sdaOut, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2745 ($sdff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_sdaOut, Q = \i2c_inst.u_serialInterface.sdaOut).
Adding SRST signal on $flatten\i2c_inst.\u_serialInterface.$procdff$1977 ($dff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_clearStartStopDet, Q = \i2c_inst.u_serialInterface.clearStartStopDet, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2757 ($sdff) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_clearStartStopDet, Q = \i2c_inst.u_serialInterface.clearStartStopDet).
Adding SRST signal on $flatten\i2c_inst.$procdff$1995 ($dff) from module fpga_template_top (D = \i2c_inst.rstPipe [0], Q = \i2c_inst.rstPipe [1], rval = 1'1).
Adding SRST signal on $flatten\i2c_inst.$procdff$1994 ($dff) from module fpga_template_top (D = { \i2c_inst.sclPipe [3:0] \i2c_scl }, Q = \i2c_inst.sclPipe, rval = 5'11111).
Adding SRST signal on $flatten\i2c_inst.$procdff$1993 ($dff) from module fpga_template_top (D = { \i2c_inst.sdaPipe [3:0] \i2c_sda }, Q = \i2c_inst.sdaPipe, rval = 5'11111).
Adding SRST signal on $flatten\i2c_inst.$procdff$1992 ($dff) from module fpga_template_top (D = $flatten\i2c_inst.$procmux$1854_Y, Q = \i2c_inst.sclDeb, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2769 ($sdff) from module fpga_template_top (D = 1'0, Q = \i2c_inst.sclDeb).
Adding SRST signal on $flatten\i2c_inst.$procdff$1991 ($dff) from module fpga_template_top (D = $flatten\i2c_inst.$procmux$1862_Y, Q = \i2c_inst.sdaDeb, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2773 ($sdff) from module fpga_template_top (D = 1'0, Q = \i2c_inst.sdaDeb).
Adding SRST signal on $flatten\i2c_inst.$procdff$1990 ($dff) from module fpga_template_top (D = { \i2c_inst.sdaDelayed [0] \i2c_inst.sdaDeb }, Q = \i2c_inst.sdaDelayed, rval = 2'00).
Adding SRST signal on $flatten\i2c_inst.$procdff$1989 ($dff) from module fpga_template_top (D = { \i2c_inst.sclDelayed [3:0] \i2c_inst.sclDeb }, Q = \i2c_inst.sclDelayed, rval = 5'11111).
Adding SRST signal on $flatten\i2c_inst.$procdff$1988 ($dff) from module fpga_template_top (D = $flatten\i2c_inst.$procmux$1824_Y, Q = \i2c_inst.startEdgeDet, rval = 1'0).

9.8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 123 unused cells and 195 unused wires.
<suppressed ~124 debug messages>

9.8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~22 debug messages>

9.8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

9.8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

9.8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

9.8.7.13. Executing OPT_DFF pass (perform DFF optimizations).

9.8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 1 unused cells and 27 unused wires.
<suppressed ~2 debug messages>

9.8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.7.16. Rerunning OPT passes. (Maybe there is more to do..)

9.8.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

9.8.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.8.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.8.7.20. Executing OPT_DFF pass (perform DFF optimizations).

9.8.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.8.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.7.23. Finished OPT passes. (There is nothing left to do.)

9.8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 16) from port B of cell fpga_template_top.$lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:238$169 ($lt).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:240$170 ($add).
Removed top 16 bits (of 32) from port Y of cell fpga_template_top.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:240$170 ($add).
Removed top 7 bits (of 8) from port B of cell fpga_template_top.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:338$172 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$procmux$601_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$procmux$602_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$procmux$603_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$procmux$604_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell fpga_template_top.$procmux$605_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell fpga_template_top.$procmux$606_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell fpga_template_top.$procmux$607_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2404 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2422 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2535 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2533 ($ne).
Removed top 7 bits (of 8) from FF cell fpga_template_top.$auto$ff.cc:266:slice$2452 ($sdffe).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2097 ($eq).
Removed top 2 bits (of 4) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2088 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2084 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2122 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2101 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2389 ($eq).
Removed top 1 bits (of 7) from port B of cell fpga_template_top.$flatten\i2c_inst.\u_serialInterface.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:253$61 ($eq).
Removed top 15 bits (of 16) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2458 ($ne).
Removed top 6 bits (of 8) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2456 ($ne).
Removed top 1 bits (of 2) from mux cell fpga_template_top.$flatten\i2c_inst.$procmux$1871 ($mux).
Removed top 1 bits (of 3) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2385 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2365 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2475 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2471 ($ne).
Removed top 9 bits (of 16) from mux cell fpga_template_top.$flatten\uart_inst.$procmux$1535 ($mux).
Removed top 2 bits (of 3) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2582 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1469_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2594 ($ne).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1319_CMP1 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1319_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2491 ($ne).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1318_CMP1 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1318_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1317_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell fpga_template_top.$flatten\uart_inst.$procmux$1315 ($mux).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1316_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1312_CMP1 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1312_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1311_CMP1 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1311_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1306_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell fpga_template_top.$flatten\uart_inst.$procmux$1304 ($pmux).
Removed top 1 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1290_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell fpga_template_top.$flatten\uart_inst.$procmux$1287 ($mux).
Removed top 3 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1216_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1210_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1177_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1175_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1138_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1137_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$procmux$1001_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:378$146 ($add).
Removed top 24 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:378$146 ($add).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$134 ($sub).
Removed top 23 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$134 ($sub).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:354$133 ($add).
Removed top 24 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:354$133 ($add).
Removed top 1 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:249$108 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:248$107 ($add).
Removed top 28 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:248$107 ($add).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:239$105 ($sub).
Removed top 16 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:239$105 ($sub).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:220$103 ($add).
Removed top 24 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:220$103 ($add).
Removed top 1 bits (of 4) from port B of cell fpga_template_top.$flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:169$91 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:168$90 ($add).
Removed top 28 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:168$90 ($add).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:160$88 ($sub).
Removed top 16 bits (of 32) from port Y of cell fpga_template_top.$flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:160$88 ($sub).
Removed top 1 bits (of 5) from port B of cell fpga_template_top.$auto$fsm_map.cc:77:implement_pattern_cache$2276 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2714 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga_template_top.$auto$opt_dff.cc:195:make_patterns_logic$2740 ($ne).
Removed top 7 bits (of 8) from port B of cell fpga_template_top.$flatten\rb_fpga_template_inst.$procmux$739_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell fpga_template_top.$flatten\rb_fpga_template_inst.$procmux$738_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell fpga_template_top.$flatten\rb_fpga_template_inst.$procmux$737_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell fpga_template_top.$flatten\rb_fpga_template_inst.$procmux$736_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell fpga_template_top.$flatten\rb_fpga_template_inst.$procmux$735_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell fpga_template_top.$flatten\rb_fpga_template_inst.$procmux$734_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga_template_top.$flatten\pwm_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:17$3 ($add).
Removed top 24 bits (of 32) from port Y of cell fpga_template_top.$flatten\pwm_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:17$3 ($add).
Removed top 24 bits (of 32) from port B of cell fpga_template_top.$flatten\pwm_inst.$lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:16$2 ($lt).
Removed top 7 bits (of 8) from mux cell fpga_template_top.$procmux$717 ($mux).
Removed top 7 bits (of 8) from mux cell fpga_template_top.$procmux$698 ($mux).
Removed top 7 bits (of 8) from mux cell fpga_template_top.$procmux$701 ($pmux).
Removed top 7 bits (of 8) from mux cell fpga_template_top.$procmux$689 ($pmux).
Removed top 16 bits (of 32) from wire fpga_template_top.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:240$170_Y.
Removed top 1 bits (of 2) from wire fpga_template_top.$flatten\i2c_inst.$0\rstPipe[1:0].
Removed top 24 bits (of 32) from wire fpga_template_top.$flatten\pwm_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:17$3_Y.
Removed top 28 bits (of 32) from wire fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:168$90_Y.
Removed top 24 bits (of 32) from wire fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:220$103_Y.
Removed top 28 bits (of 32) from wire fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:248$107_Y.
Removed top 24 bits (of 32) from wire fpga_template_top.$flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:354$133_Y.
Removed top 4 bits (of 8) from wire fpga_template_top.$flatten\uart_inst.$procmux$1200_Y.
Removed top 1 bits (of 4) from wire fpga_template_top.$flatten\uart_inst.$procmux$1287_Y.
Removed top 1 bits (of 4) from wire fpga_template_top.$flatten\uart_inst.$procmux$1304_Y.
Removed top 3 bits (of 4) from wire fpga_template_top.$flatten\uart_inst.$procmux$1315_Y.
Removed top 9 bits (of 16) from wire fpga_template_top.$flatten\uart_inst.$procmux$1535_Y.
Removed top 16 bits (of 32) from wire fpga_template_top.$flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:239$105_Y.
Removed top 7 bits (of 8) from wire fpga_template_top.$procmux$689_Y.
Removed top 7 bits (of 8) from wire fpga_template_top.$procmux$698_Y.
Removed top 7 bits (of 8) from wire fpga_template_top.$procmux$701_Y.
Removed top 7 bits (of 8) from wire fpga_template_top.$procmux$717_Y.
Removed top 6 bits (of 43) from wire fpga_template_top.sys_cfg.

9.8.9. Executing PEEPOPT pass (run peephole optimizers).

9.8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

9.8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fpga_template_top:
  creating $macc model for $add$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:240$170 ($add).
  creating $macc model for $flatten\i2c_inst.\u_serialInterface.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:184$45 ($add).
  creating $macc model for $flatten\pwm_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:17$3 ($add).
  creating $macc model for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:168$90 ($add).
  creating $macc model for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:220$103 ($add).
  creating $macc model for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:248$107 ($add).
  creating $macc model for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:351$132 ($add).
  creating $macc model for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:354$133 ($add).
  creating $macc model for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:378$146 ($add).
  creating $macc model for $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:160$88 ($sub).
  creating $macc model for $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:239$105 ($sub).
  creating $macc model for $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$134 ($sub).
  creating $alu model for $macc $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$134.
  creating $alu model for $macc $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:239$105.
  creating $alu model for $macc $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:160$88.
  creating $alu model for $macc $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:378$146.
  creating $alu model for $macc $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:354$133.
  creating $alu model for $macc $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:351$132.
  creating $alu model for $macc $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:248$107.
  creating $alu model for $macc $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:220$103.
  creating $alu model for $macc $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:168$90.
  creating $alu model for $macc $flatten\pwm_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:17$3.
  creating $alu model for $macc $flatten\i2c_inst.\u_serialInterface.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:184$45.
  creating $alu model for $macc $add$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:240$170.
  creating $alu model for $flatten\pwm_inst.$lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:16$2 ($lt): new $alu
  creating $alu model for $flatten\pwm_inst.$lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:18$4 ($lt): new $alu
  creating $alu model for $flatten\uart_inst.$ge$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$135 ($ge): new $alu
  creating $alu model for $lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:238$169 ($lt): new $alu
  creating $alu model for $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:400$151 ($eq): merged with $flatten\uart_inst.$ge$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$135.
  creating $alu cell for $lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:238$169: $auto$alumacc.cc:485:replace_alu$2802
  creating $alu cell for $flatten\uart_inst.$ge$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$135, $flatten\uart_inst.$eq$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:400$151: $auto$alumacc.cc:485:replace_alu$2813
  creating $alu cell for $flatten\pwm_inst.$lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:18$4: $auto$alumacc.cc:485:replace_alu$2826
  creating $alu cell for $flatten\pwm_inst.$lt$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:16$2: $auto$alumacc.cc:485:replace_alu$2831
  creating $alu cell for $add$/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/fpga_template.sv.conv.v:240$170: $auto$alumacc.cc:485:replace_alu$2836
  creating $alu cell for $flatten\i2c_inst.\u_serialInterface.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/i2c_if/serialInterface.v:184$45: $auto$alumacc.cc:485:replace_alu$2839
  creating $alu cell for $flatten\pwm_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/pwm/pwm.v:17$3: $auto$alumacc.cc:485:replace_alu$2842
  creating $alu cell for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:168$90: $auto$alumacc.cc:485:replace_alu$2845
  creating $alu cell for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:220$103: $auto$alumacc.cc:485:replace_alu$2848
  creating $alu cell for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:248$107: $auto$alumacc.cc:485:replace_alu$2851
  creating $alu cell for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:351$132: $auto$alumacc.cc:485:replace_alu$2854
  creating $alu cell for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:354$133: $auto$alumacc.cc:485:replace_alu$2857
  creating $alu cell for $flatten\uart_inst.$add$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:378$146: $auto$alumacc.cc:485:replace_alu$2860
  creating $alu cell for $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:160$88: $auto$alumacc.cc:485:replace_alu$2863
  creating $alu cell for $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:239$105: $auto$alumacc.cc:485:replace_alu$2866
  creating $alu cell for $flatten\uart_inst.$sub$/home/jakobsen/work/asic/workspace/fpga_template/digital/uart_if/uart_if.v:356$134: $auto$alumacc.cc:485:replace_alu$2869
  created 16 $alu and 0 $macc cells.

9.8.12. Executing SHARE pass (SAT-based resource sharing).

9.8.13. Executing OPT pass (performing simple optimizations).

9.8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~4 debug messages>

9.8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

9.8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
    New ctrl vector for $pmux cell $procmux$689: { $auto$opt_reduce.cc:134:opt_pmux$2875 $auto$opt_reduce.cc:134:opt_pmux$2873 }
    New ctrl vector for $pmux cell $procmux$701: { $auto$opt_reduce.cc:134:opt_pmux$2879 $auto$opt_reduce.cc:134:opt_pmux$2877 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2872: { $procmux$608_CMP $procmux$606_CMP $procmux$604_CMP $procmux$601_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$2874: { $procmux$607_CMP $procmux$605_CMP $procmux$603_CMP $procmux$602_CMP }
  Optimizing cells in module \fpga_template_top.
Performed a total of 4 changes.

9.8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

9.8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 2 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

9.8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.13.9. Rerunning OPT passes. (Maybe there is more to do..)

9.8.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

9.8.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.8.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.8.13.13. Executing OPT_DFF pass (perform DFF optimizations).

9.8.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.8.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.8.13.16. Finished OPT passes. (There is nothing left to do.)

9.8.14. Executing MEMORY pass.

9.8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.8.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.8.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing fpga_template_top.uart_inst.tx_queue write port 0.
  Analyzing fpga_template_top.uart_inst.tx_queue write port 1.

9.8.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.8.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\uart_inst.tx_queue'[0] in module `\fpga_template_top': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\uart_inst.tx_queue'[0] in module `\fpga_template_top': merged address FF to cell.

9.8.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.8.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory fpga_template_top.uart_inst.tx_queue by address:
  Merging ports 0, 1 (address \uart_inst.tx_queue_write_ptr).

9.8.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.8.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

9.8.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory fpga_template_top.uart_inst.tx_queue via $__GOWIN_DP_
<suppressed ~438 debug messages>

9.10. Executing TECHMAP pass (map to technology primitives).

9.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

9.10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

9.10.3. Continuing TECHMAP pass.
Using template $paramod$c149d0605585b349fee570cb16df8f1f50f1e7c3\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
No more expansions possible.
<suppressed ~28 debug messages>

9.11. Executing OPT pass (performing simple optimizations).

9.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~106 debug messages>

9.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.11.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$2891 ($dffe) from module fpga_template_top.
Adding EN signal on $auto$ff.cc:266:slice$2730 ($sdffe) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_bitCnt, Q = \i2c_inst.u_serialInterface.bitCnt).
Adding EN signal on $auto$ff.cc:266:slice$2718 ($sdffe) from module fpga_template_top (D = \i2c_inst.u_serialInterface.next_rxData, Q = \i2c_inst.u_serialInterface.rxData).

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 2 unused cells and 92 unused wires.
<suppressed ~3 debug messages>

9.11.5. Rerunning OPT passes. (Removed registers in this run.)

9.11.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~3 debug messages>

9.11.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.11.8. Executing OPT_DFF pass (perform DFF optimizations).

9.11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

9.11.10. Finished fast OPT passes.

9.12. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.13. Executing OPT pass (performing simple optimizations).

9.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

9.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$3177: { $auto$opt_dff.cc:194:make_patterns_logic$2725 $auto$opt_dff.cc:194:make_patterns_logic$2723 $auto$opt_dff.cc:194:make_patterns_logic$2721 $auto$opt_dff.cc:194:make_patterns_logic$2719 $auto$opt_dff.cc:194:make_patterns_logic$3174 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$3172: { $auto$opt_dff.cc:194:make_patterns_logic$2739 $auto$opt_dff.cc:194:make_patterns_logic$2737 $auto$opt_dff.cc:194:make_patterns_logic$2735 $auto$opt_dff.cc:194:make_patterns_logic$2731 $auto$opt_dff.cc:194:make_patterns_logic$2719 $auto$opt_dff.cc:194:make_patterns_logic$2713 $auto$opt_dff.cc:194:make_patterns_logic$3169 }
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1594: $auto$opt_reduce.cc:134:opt_pmux$2008
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1612: { \i2c_inst.u_serialInterface.CurrState_SISt [8] $auto$opt_reduce.cc:134:opt_pmux$3179 }
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1669: { \i2c_inst.u_serialInterface.CurrState_SISt [4] \i2c_inst.u_serialInterface.CurrState_SISt [9] }
    New ctrl vector for $pmux cell $flatten\i2c_inst.\u_serialInterface.$procmux$1696: $auto$opt_reduce.cc:134:opt_pmux$2030
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1287:
      Old ports: A=3'110, B=3'000, Y=$auto$wreduce.cc:461:run$2788 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$2788 [1]
      New connections: { $auto$wreduce.cc:461:run$2788 [2] $auto$wreduce.cc:461:run$2788 [0] } = { $auto$wreduce.cc:461:run$2788 [1] 1'0 }
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1301: { $flatten\uart_inst.$procmux$1277_CMP $flatten\uart_inst.$procmux$1216_CMP $flatten\uart_inst.$procmux$1177_CMP }
    Consolidated identical input bits for $pmux cell $flatten\uart_inst.$procmux$1309:
      Old ports: A=4'0000, B=12'001010010100, Y=$flatten\uart_inst.$procmux$1309_Y
      New ports: A=3'000, B=9'010001100, Y=$flatten\uart_inst.$procmux$1309_Y [2:0]
      New connections: $flatten\uart_inst.$procmux$1309_Y [3] = $flatten\uart_inst.$procmux$1309_Y [0]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1486:
      Old ports: A=2'10, B=2'00, Y=$flatten\uart_inst.$procmux$1486_Y
      New ports: A=1'1, B=1'0, Y=$flatten\uart_inst.$procmux$1486_Y [1]
      New connections: $flatten\uart_inst.$procmux$1486_Y [0] = 1'0
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1509: $flatten\uart_inst.$procmux$1462_CMP
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1535:
      Old ports: A=7'1110101, B=7'0000000, Y=$auto$wreduce.cc:461:run$2791 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$2791 [0]
      New connections: $auto$wreduce.cc:461:run$2791 [6:1] = { $auto$wreduce.cc:461:run$2791 [0] $auto$wreduce.cc:461:run$2791 [0] $auto$wreduce.cc:461:run$2791 [0] 1'0 $auto$wreduce.cc:461:run$2791 [0] 1'0 }
  Optimizing cells in module \fpga_template_top.
Performed a total of 12 changes.

9.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

9.13.6. Executing OPT_DFF pass (perform DFF optimizations).

9.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

9.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.13.9. Rerunning OPT passes. (Maybe there is more to do..)

9.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

9.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.13.13. Executing OPT_DFF pass (perform DFF optimizations).

9.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.13.16. Finished OPT passes. (There is nothing left to do.)

9.14. Executing TECHMAP pass (map to technology primitives).

9.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.14.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

9.14.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_80_gw1n_alu for cells of type $alu.
Using template $paramod$91f82ead1edc61e0a1452110f15ef747116b421b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod$3fa4d8c2b730442484d1c6f3ffc3c9e67c05faba\_80_gw1n_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_gw1n_alu for cells of type $alu.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_gw1n_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_gw1n_alu for cells of type $alu.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~1304 debug messages>

9.15. Executing OPT pass (performing simple optimizations).

9.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~1227 debug messages>

9.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
<suppressed ~1248 debug messages>
Removed a total of 416 cells.

9.15.3. Executing OPT_DFF pass (perform DFF optimizations).

9.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 110 unused cells and 1628 unused wires.
<suppressed ~111 debug messages>

9.15.5. Finished fast OPT passes.

9.16. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port fpga_template_top.i2c_sda[0] using IOBUF.
Mapping port fpga_template_top.btn_s1_resetb using IBUF.
Mapping port fpga_template_top.btn_s2 using IBUF.
Mapping port fpga_template_top.clk using IBUF.
Mapping port fpga_template_top.debug_led_pin using OBUF.
Mapping port fpga_template_top.i2c_scl using IBUF.
Mapping port fpga_template_top.proto_state_mon using OBUF.
Mapping port fpga_template_top.pwm_out using OBUF.
Mapping port fpga_template_top.rx_state_mon using OBUF.
Mapping port fpga_template_top.tx_state_mon using OBUF.
Mapping port fpga_template_top.uart_rx using IBUF.
Mapping port fpga_template_top.uart_rx_mon using OBUF.
Mapping port fpga_template_top.uart_tx using OBUF.
Mapping port fpga_template_top.uart_tx_mon using OBUF.

9.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

9.18. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.19. Executing TECHMAP pass (map to technology primitives).

9.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.19.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~341 debug messages>

9.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.
<suppressed ~5 debug messages>

9.21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.22. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

9.23. Executing ABC9 pass.

9.23.1. Executing ABC9_OPS pass (helper functions for ABC9).

9.23.2. Executing ABC9_OPS pass (helper functions for ABC9).

9.23.3. Executing PROC pass (convert processes to netlists).

9.23.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$9254'.
Cleaned up 1 empty switch.

9.23.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.23.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

9.23.3.4. Executing PROC_INIT pass (extract init attributes).

9.23.3.5. Executing PROC_ARST pass (detect async resets in processes).

9.23.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

9.23.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$9254'.

9.23.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

9.23.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$9254'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$9254'.
  created direct connection (no actual register cell created).

9.23.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.23.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:913$9254'.
Cleaned up 0 empty switches.

9.23.3.12. Executing OPT_EXPR pass (perform const folding).

9.23.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module fpga_template_top.
Found 0 SCCs.

9.23.5. Executing ABC9_OPS pass (helper functions for ABC9).

9.23.6. Executing PROC pass (convert processes to netlists).

9.23.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.23.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.23.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9.23.6.4. Executing PROC_INIT pass (extract init attributes).

9.23.6.5. Executing PROC_ARST pass (detect async resets in processes).

9.23.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

9.23.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

9.23.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

9.23.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

9.23.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.23.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.23.6.12. Executing OPT_EXPR pass (perform const folding).

9.23.7. Executing TECHMAP pass (map to technology primitives).

9.23.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.23.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~251 debug messages>

9.23.8. Executing OPT pass (performing simple optimizations).

9.23.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.
Optimizing module DFFP.

9.23.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Finding identical cells in module `\DFFP'.
Removed a total of 0 cells.

9.23.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DFFP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.23.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
  Optimizing cells in module \DFFP.
Performed a total of 0 changes.

9.23.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Finding identical cells in module `\DFFP'.
Removed a total of 0 cells.

9.23.8.6. Executing OPT_DFF pass (perform DFF optimizations).

9.23.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..
Finding unused cells or wires in module \DFFP..

9.23.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.
Optimizing module DFFP.

9.23.8.9. Finished OPT passes. (There is nothing left to do.)

9.23.9. Executing TECHMAP pass (map to technology primitives).

9.23.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

9.23.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
Using template DFFP for cells of type DFFP.
No more expansions possible.
<suppressed ~13 debug messages>

9.23.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

9.23.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~822 debug messages>

9.23.12. Executing ABC9_OPS pass (helper functions for ABC9).

9.23.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

9.23.14. Executing TECHMAP pass (map to technology primitives).

9.23.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.23.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~260 debug messages>

9.23.15. Executing OPT pass (performing simple optimizations).

9.23.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.23.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.23.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.23.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.23.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.23.15.6. Executing OPT_DFF pass (perform DFF optimizations).

9.23.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

9.23.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.23.15.9. Rerunning OPT passes. (Maybe there is more to do..)

9.23.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga_template_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.23.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga_template_top.
Performed a total of 0 changes.

9.23.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga_template_top'.
Removed a total of 0 cells.

9.23.15.13. Executing OPT_DFF pass (perform DFF optimizations).

9.23.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga_template_top..

9.23.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga_template_top.

9.23.15.16. Finished OPT passes. (There is nothing left to do.)

9.23.16. Executing AIGMAP pass (map logic to AIG).
Module fpga_template_top: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

9.23.17. Executing AIGMAP pass (map logic to AIG).
Module fpga_template_top: replaced 867 cells with 4272 new cells, skipped 2126 cells.
  replaced 3 cell types:
     599 $_OR_
      24 $_XOR_
     244 $_MUX_
  not replaced 19 cell types:
       5 $scopeinfo
     450 $_NOT_
     327 $_AND_
      37 DFF
      19 DFFS
      18 DFFSE
      14 DFFR
     221 DFFRE
       1 DFFP
       8 DFFC
       5 IBUF
      18 OBUF
       1 IOBUF
       1 DPX9B
     309 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
       8 DFFC_$abc9_byp
     172 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010
       1 DFFP_$abc9_byp
     511 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111

9.23.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

9.23.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

9.23.17.3. Executing XAIGER backend.
<suppressed ~329 debug messages>
Extracted 1730 AND gates and 6782 wires from module `fpga_template_top' to a netlist network with 356 inputs and 897 outputs.

9.23.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

9.23.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    356/    897  and =    1357  lev =   17 (0.98)  mem = 0.08 MB  box = 1001  bb = 829
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    356/    897  and =    1380  lev =   17 (0.91)  mem = 0.08 MB  ch =  160  box = 993  bb = 829
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   64. Obj =  144. Set =  672. CutMin = no
ABC: Node =    1380.  Ch =   145.  Total mem =    0.81 MB. Peak cut mem =    0.05 MB.
ABC: P:  Del = 9182.00.  Ar =    2110.0.  Edge =     1827.  Cut =    13485.  T =     0.00 sec
ABC: P:  Del = 9182.00.  Ar =    2059.0.  Edge =     1805.  Cut =    13347.  T =     0.00 sec
ABC: P:  Del = 9182.00.  Ar =     993.0.  Edge =     1591.  Cut =    27099.  T =     0.00 sec
ABC: F:  Del = 9182.00.  Ar =     641.0.  Edge =     1494.  Cut =    21194.  T =     0.00 sec
ABC: A:  Del = 9182.00.  Ar =     595.0.  Edge =     1367.  Cut =    21326.  T =     0.01 sec
ABC: A:  Del = 9182.00.  Ar =     591.0.  Edge =     1360.  Cut =    21501.  T =     0.01 sec
ABC: Total time =     0.02 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    356/    897  and =    1093  lev =   17 (0.89)  mem = 0.07 MB  box = 993  bb = 829
ABC: Mapping (K=8)  :  lut =    379  edge =    1296  lev =    6 (0.49)  levB =   35  mem = 0.03 MB
ABC: LUT = 379 : 2=108 28.5 %  3=77 20.3 %  4=144 38.0 %  5=36 9.5 %  6=6 1.6 %  7=7 1.8 %  8=1 0.3 %  Ave = 3.42
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.14 seconds, total: 0.14 seconds

9.23.17.6. Executing AIGER frontend.
<suppressed ~2526 debug messages>
Removed 1438 unused cells and 5346 unused wires.

9.23.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      385
ABC RESULTS:   \DFFC_$abc9_byp cells:        8
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:      164
ABC RESULTS:   \DFFP_$abc9_byp cells:        1
ABC RESULTS:           input signals:       84
ABC RESULTS:          output signals:      852
Removing temp directory.

9.23.18. Executing TECHMAP pass (map to technology primitives).

9.23.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

9.23.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
Using template DFFP_$abc9_byp for cells of type DFFP_$abc9_byp.
No more expansions possible.
<suppressed ~181 debug messages>
Removed 55 unused cells and 10306 unused wires.

9.24. Executing TECHMAP pass (map to technology primitives).

9.24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.24.2. Continuing TECHMAP pass.
Using template $paramod$59063951215452c3e55f6fbb0dcb679ebcfbdb62\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$00fd1efabbf618161e607685dff2e4d7faa98193\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$b29b69d72e45d3dfd7d05e3848f5f5ff78aaa54d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$1e9d31fd9d29ec2b288c09d6ff4a2646e026682e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$16219cf7e6b1223c10521a8eace115ec47b24ba5\$lut for cells of type $lut.
Using template $paramod$d0dace2d30fae0a6a6587389d74e48958c64f39d\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$0ea9f4e845e52bd7830962784cc82631df5269eb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$1e390c87bedb2ad89863eeb36e8699ec1056fa72\$lut for cells of type $lut.
Using template $paramod$bff60da521de773f8caf46fbc0845c3d7d3e2310\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$37d473d43b51f3a7638f3c68e99d18e59d0b8239\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$193d365ba3260f56de4ca734b1cedcf9dc72302b\$lut for cells of type $lut.
Using template $paramod$471b0e93e6741ec5cf14c695317207145a07835f\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$a3194a9fd5f8e6fc747ef7d7d760658cbbeb0dbb\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$9d12c15405e25608417ce779d7fe1b86619365f9\$lut for cells of type $lut.
Using template $paramod$a50c854edddc8ebaebc58b330fdd1445acaa5865\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$9d86735a665af3c1da46d993ca9fb8a1a8b4a873\$lut for cells of type $lut.
Using template $paramod$b3f8492b654d6f4d7d1d31e0c18d0c5631447158\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$121a86cf6ab386835317da196ea0bcbd30f9af9f\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$dbe813eb8c6a41fce1b2faf05274893d707d6072\$lut for cells of type $lut.
Using template $paramod$7c5f64b6cf68ca4389c34dfdee0b7ef33fda6b46\$lut for cells of type $lut.
Using template $paramod$6ffaa13445c33f3193b27ae6b9f5de8e6953d01b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$a82a699dba54b8465366aeb90aba90d3d29adde0\$lut for cells of type $lut.
Using template $paramod$8b094e2c3af260e17d048c0f6caa766eaf41000e\$lut for cells of type $lut.
Using template $paramod$11d98a734fddb972e4bcf061987d6c0007a7bbfa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011010 for cells of type $lut.
Using template $paramod$31ccb3d1e980ba69895e43e9dfdd926455ae58be\$lut for cells of type $lut.
Using template $paramod$c3e401ccd5ebc2bdaaba58d94caa3c72cb3412f0\$lut for cells of type $lut.
Using template $paramod$a24afc100757043ca9579c8aa32f91162dba0251\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$522fcb87730b0e996bfca5a6d0c4e91004f4a6bb\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$7a09c632ebd39a203628a04507a2df81de3ade57\$lut for cells of type $lut.
Using template $paramod$1010893f0884ac6e460d65c65b732ef90cf5c646\$lut for cells of type $lut.
Using template $paramod$ac977fdb827743bc5fe009760f4eb846eab5907d\$lut for cells of type $lut.
Using template $paramod$993b0e5e3f22ba6ac4cbd9c34c912e7c1df437fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$6ab471a5eae78b3520bc5f8f8f5990f114c2c5bb\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$8eb76d9c4341b636374a3133d80fb2726e0d0909\$lut for cells of type $lut.
Using template $paramod$dd0930bc3f95e455098f587e94d781217b7c4455\$lut for cells of type $lut.
Using template $paramod$7da7d7bde408365fd9edb48231a23e665dbb7ed8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$1e66e926164e6462a8179be1078ea3b9daa3e399\$lut for cells of type $lut.
Using template $paramod$27e7ae518734a6f179c4de51337b458b679b09a4\$lut for cells of type $lut.
Using template $paramod$82ed25b11a6a11eb861f4dd3d46f5fc9aa1eebaf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$46809cfd722674729ef026d231ed8bdf3c9ce148\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod$78f14802e7a6b7b884a6b9a9676e13cf744548dc\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$62b9cc19760df4f05d0c7360b790a1fb852ac400\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$6d89b119b8cb4e1781ce8af0c2dba30d3f5dbc47\$lut for cells of type $lut.
Using template $paramod$d0cfbfa794431f7e2ccafbbeaaefbd5ed7deeac7\$lut for cells of type $lut.
Using template $paramod$d9be7136f59705ab3a4718bbb5ca15170d4415a1\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$0e7ce19e5da99c6675c7a5220f7cc55270b24ac0\$lut for cells of type $lut.
Using template $paramod$273f0bb61aae2bf47a1c536c38115731bbeca4dd\$lut for cells of type $lut.
Using template $paramod$bd6c69bc5b35ecaebc852c0e33740c86577e69c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$fca82610c4582bae0c561edc640eb928b48fbdcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod$850f48dac4014f6ce06187aa7664648cd494a38b\$lut for cells of type $lut.
Using template $paramod$02a84e953c934e9642efdb93d82c4cd5e0545198\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$2f71edc08166769631ab5945b2771f76e11774bf\$lut for cells of type $lut.
Using template $paramod$10170bbe177702eef09bf2fddf3a9b0855ffb17d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011011 for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$a06aa83841491819ea0cf939b57a7ccfb595b114\$lut for cells of type $lut.
Using template $paramod$1a634e1f0d449659b5a708f9b5e3dad7638234b2\$lut for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$734cd1512f671d92bc4f41153da0d9781801dd98\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$3fd3cd243a8b2f71b0ffe04bdaebf6ad83bcc78e\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod$e4fcf1f15eff759cc77772f789494b6c2397e8f4\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$d3b629f5137804c340849991769bb17db4ee8208\$lut for cells of type $lut.
Using template $paramod$b042dd8fe8bf9dff70f438514aa8e36acb9e8145\$lut for cells of type $lut.
Using template $paramod$17f1b90a5c6d7e6613368c5e7d3f44dd634e59e2\$lut for cells of type $lut.
Using template $paramod$b424223c39cb509749e5cec0c2d24d71f0cb5cad\$lut for cells of type $lut.
Using template $paramod$77ad107d9413490cd530c9b7d0b8b6da5596c4d1\$lut for cells of type $lut.
Using template $paramod$6bfbafe5e33b29891ec5b451b191dd0c064ebb38\$lut for cells of type $lut.
Using template $paramod$a3a594fb096c36f42a532e55297096df1a942156\$lut for cells of type $lut.
Using template $paramod$f82366af529938bfe2c32ef3367b704622938643\$lut for cells of type $lut.
Using template $paramod$bc9028b4b8a2e4bb7359915364a889372fd0249a\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$4e09fb85ad5980549134c5674f63e37de31e60bc\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$3d1e4720a2306e22bff52d796eb65240ede3347a\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$bdadf1069ffc3d65d1051e43b44b40b941e74ce1\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$4628ad69c68ed5422a3c123552d91a62dbc6bfe7\$lut for cells of type $lut.
Using template $paramod$55636efdb7cd564ab018f6ddc56fb142254de2d2\$lut for cells of type $lut.
Using template $paramod$38d393e46ccafda7d2339279be9f9a713cf861af\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$abe6a945702d84cf8b07add43b020d3da4de951b\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$7125b224d5920c893c2dd3de98a266451c2ebe7d\$lut for cells of type $lut.
Using template $paramod$6e0af0162f3cd1cd9ecbd02fde9fbbb07109142a\$lut for cells of type $lut.
Using template $paramod$ce41034360bc284592ff4e97843504e4c1f69c8e\$lut for cells of type $lut.
Using template $paramod$fc56cce733058fd35aac5a9b884b80696cf16063\$lut for cells of type $lut.
Using template $paramod$c17f783b2672ece4ec8753c85600d76537d11ec4\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$149f41c146f3d7df72799e86c14a5edee10b80ab\$lut for cells of type $lut.
Using template $paramod$9728486d945212460dc34b4d76cd17f99282d7b1\$lut for cells of type $lut.
Using template $paramod$ad333e63f712bdb887b1029efee6e57bf7a0f59c\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$3fb6f393e75ce75e047e1ac83cbca9f818a0d1ac\$lut for cells of type $lut.
Using template $paramod$2df972599961959f6a3d43b1538c93acff8393f1\$lut for cells of type $lut.
Using template $paramod$ca575345aacdc430930cc9feb2120dab5dd95f4c\$lut for cells of type $lut.
Using template $paramod$309cb3b63e7644e1c574cbfee730c3ad171b9f9e\$lut for cells of type $lut.
Using template $paramod$2d03bd7f338cd86d0cb759646612dead5677cfc5\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$b6d13f1da9ca5d4497fe5f9d9f0beadf2c0c9fb3\$lut for cells of type $lut.
Using template $paramod$6ef9e66b6ab6a185dd8120bb1c09dea895452690\$lut for cells of type $lut.
Using template $paramod$eeebb4c48e28bd25dbf7dc86b31206fb87bf8e6e\$lut for cells of type $lut.
Using template $paramod$ad4713b363bceddf24d3cbfecb8eff691677860d\$lut for cells of type $lut.
Using template $paramod$4130d73e3ff9c9cd942587d1c7f6172b3cd7abe1\$lut for cells of type $lut.
Using template $paramod$217d114340474702e91687c3c31a847f20bb5bc8\$lut for cells of type $lut.
Using template $paramod$4ac27ca46e8ec552848a0c1eb24d29b6bcc0ee4b\$lut for cells of type $lut.
Using template $paramod$0bba162f1546d664debcefdfd00d865d68d9743b\$lut for cells of type $lut.
Using template $paramod$8b719a6e29cdf86973e1c592b412641f027f265f\$lut for cells of type $lut.
Using template $paramod$f40b67010736ca7177fcf3ec4be545715e78f93f\$lut for cells of type $lut.
Using template $paramod$26a9ee65fd658a6dbe04117aa19c43fb004f596a\$lut for cells of type $lut.
Using template $paramod$d819ab74acec6b9b4ec2af5ce5f84942f1d0c5eb\$lut for cells of type $lut.
Using template $paramod$32f2843ff54f28b29f86de08728e7ae3ab24b466\$lut for cells of type $lut.
Using template $paramod$5831a633d20f6af2ef5cf6bb636738376fb9c35f\$lut for cells of type $lut.
Using template $paramod$fea7da747dcd8fd3ed513784f5e06fafe88ff983\$lut for cells of type $lut.
Using template $paramod$a02fc0949b66293aed42216b15e4c01307ad2492\$lut for cells of type $lut.
Using template $paramod$6b5d08ec4f9caa5f3dce8b8877fbbc64510661c6\$lut for cells of type $lut.
Using template $paramod$1d5cefe5a606711b22e5110917590842535f1b7d\$lut for cells of type $lut.
Using template $paramod$c2a140ed535ceaec45ff6c8ca75ea0977a36886c\$lut for cells of type $lut.
Using template $paramod$97b7c7d353afb58f3e68192a14c2c4f07deb5917\$lut for cells of type $lut.
Using template $paramod$5b6f11f266e3b61f65baa7deeb1d3bb45a059c46\$lut for cells of type $lut.
Using template $paramod$0b30837154076e00473234d329c00799b7df29a3\$lut for cells of type $lut.
Using template $paramod$d2fde27f30900c73d9e7bb8e7a87c9ad8c0f6946\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$127357723c64bc1f8a421abed91285f8166b9e8e\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$99bca188b7c856c36b286afb0b19a0af11b9c2c9\$lut for cells of type $lut.
Using template $paramod$80a4875049ebe323087c808dc79773390275d4cf\$lut for cells of type $lut.
Using template $paramod$28ac42cb303ad8b86982901c4e37bb184fa4277d\$lut for cells of type $lut.
Using template $paramod$19b0f11ef8894e19871e01313efb01b4901fd8cb\$lut for cells of type $lut.
Using template $paramod$46918959500c4530d8ff43bc9a1f9c1be57ffe6e\$lut for cells of type $lut.
Using template $paramod$bd363443e8d4361a4bb7e6c10de96e35c814b604\$lut for cells of type $lut.
Using template $paramod$550e018cb755d79f7ac98aa2903b15129a907e37\$lut for cells of type $lut.
Using template $paramod$1673e5c722c4cd4d125382ea6f2176eb91336522\$lut for cells of type $lut.
Using template $paramod$06f493a6d9a395f0a70a4366b511eab0249412a9\$lut for cells of type $lut.
Using template $paramod$a8886d6b449daded290cdb3b853243f84f3dc998\$lut for cells of type $lut.
Using template $paramod$0577c8d897b5ed447e8781487b5fc8c0a471f8ac\$lut for cells of type $lut.
Using template $paramod$2d8c0c7ca44128de54f619841e16785f55eb6c1c\$lut for cells of type $lut.
Using template $paramod$4c7eb701c0e83fe23be3e2d490960b6791a4f9c8\$lut for cells of type $lut.
Using template $paramod$990fd1c7418f0e2aa8e60cf89f61450ba0cd6bff\$lut for cells of type $lut.
Using template $paramod$0ef33d52215be223ed5bbe82acdc9ed168db16c9\$lut for cells of type $lut.
Using template $paramod$5a8ca4272ffdc55d2ce418860b005d0af8598e53\$lut for cells of type $lut.
Using template $paramod$bf117737e9b41b08dbf58bbf83ac65f30bd1839d\$lut for cells of type $lut.
Using template $paramod$9e3244bdb5e7f744687309e124743f582d2a77b9\$lut for cells of type $lut.
Using template $paramod$f756c6ded821b4a3cf0369498cc51c03818f5cb3\$lut for cells of type $lut.
Using template $paramod$c4a9b21e2932499bbb2f0cc82bee49e2bc3d1ede\$lut for cells of type $lut.
Using template $paramod$03d166bc7cffb51bc219259d0ad1300671bb86f9\$lut for cells of type $lut.
Using template $paramod$f716f5eac6ebcdbd0d40a6c5e93b057e8a462f9e\$lut for cells of type $lut.
Using template $paramod$5d56da12f337d4e0d51422f2133b50fb1669336e\$lut for cells of type $lut.
Using template $paramod$105408ce2103fec44002ffc2c2569d7bac644f40\$lut for cells of type $lut.
Using template $paramod$26f5bb831099afb3d472b5a4415b71a76c90f909\$lut for cells of type $lut.
Using template $paramod$65dfef9981ae6b1d9185cef220cd816408f7a3e7\$lut for cells of type $lut.
Using template $paramod$a61fd64046bd1f374842f54ff795034eccc30746\$lut for cells of type $lut.
Using template $paramod$44d0f0502242cf138c56a9bcd27053ce2ce295cb\$lut for cells of type $lut.
Using template $paramod$869e733eaec4ddebbcff881dfe1c71889b545e80\$lut for cells of type $lut.
Using template $paramod$7c8d79e6c96c1cc71caf94674953bdf95916bf48\$lut for cells of type $lut.
Using template $paramod$c2744ee2bb798990d5d559c7bbe80fd4f6828c43\$lut for cells of type $lut.
Using template $paramod$23fb925116831884b80fd27bd92a010bdf03711f\$lut for cells of type $lut.
Using template $paramod$afcbffb44aeaf4c2dea6d1867315b6eaeb325d64\$lut for cells of type $lut.
Using template $paramod$c010931871a763d51ba76581e877e7e7fcbee2df\$lut for cells of type $lut.
Using template $paramod$7b3019a423e581d8a9ffcbc8bc0b3f75de116e1f\$lut for cells of type $lut.
Using template $paramod$f9228bada122d9b6151c7f0cec9671d00c4d016e\$lut for cells of type $lut.
Using template $paramod$dc2d8a75b93012d151e4b83bf5cb258e1b71b02d\$lut for cells of type $lut.
Using template $paramod$5dd19eb23bb07630a360f4e9728e2421045f7cf7\$lut for cells of type $lut.
Using template $paramod$133e4cbaf57218289eb3ef116a515994353d6577\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$ea0a4ee26eb9aa2c03283f4bfb761fc3543b5b69\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$08d8a283ab420c3871e519eade9718ab1824004c\$lut for cells of type $lut.
Using template $paramod$d0d23df3eeadf115931d6acf8a02ba66997dc8e8\$lut for cells of type $lut.
Using template $paramod$2e31f4044d7bd0157082c0cf6cd31540e3a6c8be\$lut for cells of type $lut.
Using template $paramod$3ea60f2d17218e32b7752f1e869e77af78733895\$lut for cells of type $lut.
Using template $paramod$5f8ab9a46761e05476da29d8b28b7f6a5f068746\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$f473517489b6f453fcdf63d23f462be91c84ed66\$lut for cells of type $lut.
Using template $paramod$97bde035857837af7a0853b6339bc59fa5647808\$lut for cells of type $lut.
Using template $paramod$3ef2cc5d55d4e4989f5a7a101c9ea7f9d619230c\$lut for cells of type $lut.
Using template $paramod$662aa0a39b9e25110115bde1c02f46570201d4f7\$lut for cells of type $lut.
Using template $paramod$72955665f8ce24645d548f7d38c193e48893f64c\$lut for cells of type $lut.
Using template $paramod$09a7aba071ac90fd65cd7ec44461dbfa320e363f\$lut for cells of type $lut.
Using template $paramod$2f14ba59dec30a3ecd03a3496ab46722012d8c15\$lut for cells of type $lut.
Using template $paramod$2661aa2601af93e362041e04a59405a491f36855\$lut for cells of type $lut.
Using template $paramod$ee6682f13f4058ad3f1adfcfc64fc4b737208600\$lut for cells of type $lut.
Using template $paramod$8e7f4d4ed756f4811a3508507d4f415d009fa256\$lut for cells of type $lut.
Using template $paramod$1698bb7350a5ea3a06024e84bfe74a9a89c07fad\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$922c9d51250447408e4eb21c37593ddfd4cdfd12\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$05ebf658742d14dfede2ef28f3010a9f1bc37c2d\$lut for cells of type $lut.
Using template $paramod$f72ab1cd6d48c28fcd925c87c733e066426b1f78\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4246 debug messages>

9.25. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in fpga_template_top.
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$2306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$2363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$2354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19699.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$2354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$2354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$2337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$auto$rtlil.cc:2516:Or$2889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$1821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$1607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$2337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$2083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$1799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19699.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$1612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19695$lut$aiger19694$1676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$1908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19695$lut$aiger19694$2337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19699.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$2067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19695$lut$aiger19694$1856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$19713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)

9.26. Executing SETUNDEF pass (replace undef values with defined constants).

9.27. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 1342 unused wires.

9.28. Executing AUTONAME pass.
Renamed 28546 objects in module fpga_template_top (133 iterations).
<suppressed ~1986 debug messages>

9.29. Executing HIERARCHY pass (managing design hierarchy).

9.29.1. Analyzing design hierarchy..
Top module:  \fpga_template_top

9.29.2. Analyzing design hierarchy..
Top module:  \fpga_template_top
Removed 0 unused modules.

9.30. Printing statistics.

=== fpga_template_top ===

   Number of wires:                999
   Number of wire bits:           1976
   Number of public wires:         999
   Number of public wire bits:    1976
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1136
     $scopeinfo                      5
     ALU                           164
     DFF                            37
     DFFC                            8
     DFFP                            1
     DFFR                           14
     DFFRE                         221
     DFFS                           19
     DFFSE                          18
     DPX9B                           1
     GND                             1
     IBUF                            5
     IOBUF                           1
     LUT1                           84
     LUT2                          119
     LUT3                           96
     LUT4                          205
     MUX2_LUT5                      84
     MUX2_LUT6                      24
     MUX2_LUT7                       9
     MUX2_LUT8                       1
     OBUF                           18
     VCC                             1

9.31. Executing CHECK pass (checking for obvious problems).
Checking module fpga_template_top...
Found and reported 0 problems.

9.32. Executing JSON backend.

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: cc75c946a4, CPU: user 1.53s system 0.04s, MEM: 72.53 MB peak
Yosys 0.39+124 (git sha1 d73f71e81, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 17% 8x techmap (0 sec), 12% 28x opt_expr (0 sec), ...
nextpnr-himbaechel --freq 27 --json /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/fpga_template.json --write /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/fpga_template_pnr.json \
--device GW1NR-LV9QN88PC6/I5 --vopt family=GW1N-9C --vopt cst=/home/jakobsen/work/asic/workspace/fpga_template/digital/fpga_template/tangnano9k.cst
Info: Using uarch 'gowin' for device 'GW1NR-LV9QN88PC6/I5'

Info: Reading constraints...
Info: Create constant nets...
Info: Modify LUTs...
Info: Pack IOBs...
Info: Pack diff IOBs...
Info: Pack IO logic...
Info: Pack DESER16 logic...
Info: Pack GSR...
Info: Pack INV...
Info: Pack wide LUTs...
Info: Packed MUX2_LUT8:1, MUX2_LU7:7, MUX2_LUT6:6, MUX2_LUT5:36
Info: Pack ALUs...
Info: Pack PLL...
Info: Pack RAMs...
Info: Pack BSRAMs...
Info: Pack DSP...
Info: Pack buffered nets...
Info: Checksum: 0x7883c44c

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	                 IOB:    23/  274     8%
Info: 	                LUT4:   504/ 8640     5%
Info: 	              OSER16:     0/   80     0%
Info: 	              IDES16:     0/   80     0%
Info: 	            IOLOGICI:     0/  276     0%
Info: 	            IOLOGICO:     0/  276     0%
Info: 	           MUX2_LUT5:    84/ 4320     1%
Info: 	           MUX2_LUT6:    24/ 2160     1%
Info: 	           MUX2_LUT7:     9/ 1080     0%
Info: 	           MUX2_LUT8:     1/ 1080     0%
Info: 	                 ALU:   192/ 6480     2%
Info: 	                 GND:     1/    1   100%
Info: 	                 DFF:   318/ 6480     4%
Info: 	           RAM16SDP4:     0/  270     0%
Info: 	               BSRAM:     1/   26     3%
Info: 	              ALU54D:     0/   10     0%
Info: 	     MULTADDALU18X18:     0/   10     0%
Info: 	        MULTALU18X18:     0/   10     0%
Info: 	        MULTALU36X18:     0/   10     0%
Info: 	           MULT36X36:     0/    5     0%
Info: 	           MULT18X18:     0/   20     0%
Info: 	             MULT9X9:     0/   40     0%
Info: 	              PADD18:     0/   20     0%
Info: 	               PADD9:     0/   40     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%
Info: 	                BUFG:     0/   22     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 723 cells, random placement wirelen = 26885.
Info:     at initial placer iter 0, wirelen = 985
Info:     at initial placer iter 1, wirelen = 891
Info:     at initial placer iter 2, wirelen = 922
Info:     at initial placer iter 3, wirelen = 873
Info: Running main analytical placer, max placement attempts per cell = 168200.
Info:     at iteration #1, type ALU: wirelen solved = 953, spread = 2055, legal = 2197; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 2197, spread = 2197, legal = 2212; time = 0.00s
Info:     at iteration #1, type LUT4: wirelen solved = 2466, spread = 3908, legal = 4139; time = 0.01s
Info:     at iteration #1, type DFF: wirelen solved = 3235, spread = 3325, legal = 5047; time = 0.02s
Info:     at iteration #1, type MUX2_LUT5: wirelen solved = 4924, spread = 4934, legal = 5160; time = 0.01s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 5139, spread = 5149, legal = 5411; time = 0.01s
Info:     at iteration #1, type BSRAM: wirelen solved = 5365, spread = 5365, legal = 5505; time = 0.00s
Info:     at iteration #1, type MUX2_LUT8: wirelen solved = 5500, spread = 5500, legal = 5559; time = 0.00s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 5530, spread = 5530, legal = 5654; time = 0.01s
Info:     at iteration #1, type VCC: wirelen solved = 5654, spread = 5654, legal = 5654; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 5654, spread = 5654, legal = 5655; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 941, spread = 3457, legal = 6149; time = 0.04s
Info:     at iteration #2, type ALU: wirelen solved = 5597, spread = 5663, legal = 6260; time = 0.01s
Info:     at iteration #2, type GSR: wirelen solved = 6260, spread = 6260, legal = 6260; time = 0.00s
Info:     at iteration #2, type LUT4: wirelen solved = 4864, spread = 5400, legal = 5826; time = 0.01s
Info:     at iteration #2, type DFF: wirelen solved = 4480, spread = 4624, legal = 5122; time = 0.02s
Info:     at iteration #2, type MUX2_LUT5: wirelen solved = 4907, spread = 4908, legal = 4963; time = 0.01s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 4859, spread = 4862, legal = 4943; time = 0.00s
Info:     at iteration #2, type BSRAM: wirelen solved = 4935, spread = 4935, legal = 5007; time = 0.00s
Info:     at iteration #2, type MUX2_LUT8: wirelen solved = 5004, spread = 5004, legal = 5007; time = 0.00s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 4966, spread = 4966, legal = 5008; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 5008, spread = 5008, legal = 5008; time = 0.00s
Info:     at iteration #2, type GND: wirelen solved = 5007, spread = 5007, legal = 5008; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 1051, spread = 3027, legal = 5212; time = 0.04s
Info:     at iteration #3, type ALU: wirelen solved = 4930, spread = 5129, legal = 5229; time = 0.01s
Info:     at iteration #3, type GSR: wirelen solved = 5229, spread = 5229, legal = 5229; time = 0.00s
Info:     at iteration #3, type LUT4: wirelen solved = 4063, spread = 4165, legal = 4475; time = 0.01s
Info:     at iteration #3, type DFF: wirelen solved = 3421, spread = 3560, legal = 4353; time = 0.02s
Info:     at iteration #3, type MUX2_LUT5: wirelen solved = 4194, spread = 4202, legal = 4239; time = 0.00s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 4204, spread = 4202, legal = 4234; time = 0.00s
Info:     at iteration #3, type BSRAM: wirelen solved = 4176, spread = 4176, legal = 4234; time = 0.00s
Info:     at iteration #3, type MUX2_LUT8: wirelen solved = 4232, spread = 4232, legal = 4234; time = 0.00s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 4197, spread = 4197, legal = 4208; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 4208, spread = 4208, legal = 4208; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 4207, spread = 4207, legal = 4208; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 1088, spread = 2795, legal = 4902; time = 0.04s
Info:     at iteration #4, type ALU: wirelen solved = 4618, spread = 4705, legal = 5197; time = 0.01s
Info:     at iteration #4, type GSR: wirelen solved = 5197, spread = 5197, legal = 5197; time = 0.00s
Info:     at iteration #4, type LUT4: wirelen solved = 3789, spread = 4091, legal = 4451; time = 0.01s
Info:     at iteration #4, type DFF: wirelen solved = 3468, spread = 3507, legal = 4106; time = 0.02s
Info:     at iteration #4, type MUX2_LUT5: wirelen solved = 3979, spread = 4008, legal = 4102; time = 0.00s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 4025, spread = 4038, legal = 4117; time = 0.00s
Info:     at iteration #4, type BSRAM: wirelen solved = 4100, spread = 4100, legal = 4117; time = 0.00s
Info:     at iteration #4, type MUX2_LUT8: wirelen solved = 4117, spread = 4117, legal = 4117; time = 0.00s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 4087, spread = 4087, legal = 4125; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 4125, spread = 4125, legal = 4125; time = 0.00s
Info:     at iteration #4, type GND: wirelen solved = 4124, spread = 4124, legal = 4125; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 1185, spread = 2887, legal = 4747; time = 0.04s
Info:     at iteration #5, type ALU: wirelen solved = 4535, spread = 4662, legal = 4826; time = 0.01s
Info:     at iteration #5, type GSR: wirelen solved = 4826, spread = 4826, legal = 4826; time = 0.00s
Info:     at iteration #5, type LUT4: wirelen solved = 3679, spread = 3997, legal = 4234; time = 0.01s
Info:     at iteration #5, type DFF: wirelen solved = 3149, spread = 3244, legal = 4060; time = 0.02s
Info:     at iteration #5, type MUX2_LUT5: wirelen solved = 3921, spread = 3927, legal = 3986; time = 0.01s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 3957, spread = 3969, legal = 4023; time = 0.00s
Info:     at iteration #5, type BSRAM: wirelen solved = 4006, spread = 4006, legal = 4023; time = 0.00s
Info:     at iteration #5, type MUX2_LUT8: wirelen solved = 4020, spread = 4020, legal = 4023; time = 0.00s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 3983, spread = 3983, legal = 4042; time = 0.00s
Info:     at iteration #5, type VCC: wirelen solved = 4042, spread = 4042, legal = 4042; time = 0.00s
Info:     at iteration #5, type GND: wirelen solved = 4041, spread = 4041, legal = 4042; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 1287, spread = 3143, legal = 4509; time = 0.03s
Info:     at iteration #6, type ALU: wirelen solved = 4343, spread = 4463, legal = 4532; time = 0.01s
Info:     at iteration #6, type GSR: wirelen solved = 4532, spread = 4532, legal = 4532; time = 0.00s
Info:     at iteration #6, type LUT4: wirelen solved = 3543, spread = 3757, legal = 4008; time = 0.01s
Info:     at iteration #6, type DFF: wirelen solved = 3151, spread = 3183, legal = 4038; time = 0.02s
Info:     at iteration #6, type MUX2_LUT5: wirelen solved = 3893, spread = 3902, legal = 3933; time = 0.01s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 3906, spread = 3911, legal = 3967; time = 0.00s
Info:     at iteration #6, type BSRAM: wirelen solved = 3948, spread = 3948, legal = 4013; time = 0.00s
Info:     at iteration #6, type MUX2_LUT8: wirelen solved = 4010, spread = 4010, legal = 4013; time = 0.00s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 3958, spread = 3958, legal = 3967; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 3967, spread = 3967, legal = 3967; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 3966, spread = 3966, legal = 3967; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 1348, spread = 2758, legal = 4354; time = 0.03s
Info:     at iteration #7, type ALU: wirelen solved = 4198, spread = 4332, legal = 4647; time = 0.01s
Info:     at iteration #7, type GSR: wirelen solved = 4647, spread = 4647, legal = 4647; time = 0.00s
Info:     at iteration #7, type LUT4: wirelen solved = 3666, spread = 3849, legal = 4180; time = 0.01s
Info:     at iteration #7, type DFF: wirelen solved = 3435, spread = 3567, legal = 4363; time = 0.02s
Info:     at iteration #7, type MUX2_LUT5: wirelen solved = 4249, spread = 4260, legal = 4411; time = 0.01s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 4375, spread = 4375, legal = 4477; time = 0.00s
Info:     at iteration #7, type BSRAM: wirelen solved = 4446, spread = 4446, legal = 4477; time = 0.00s
Info:     at iteration #7, type MUX2_LUT8: wirelen solved = 4467, spread = 4467, legal = 4477; time = 0.00s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 4452, spread = 4452, legal = 4487; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 4487, spread = 4487, legal = 4487; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 4486, spread = 4486, legal = 4487; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 1496, spread = 2480, legal = 4703; time = 0.03s
Info:     at iteration #8, type ALU: wirelen solved = 4438, spread = 4473, legal = 4752; time = 0.01s
Info:     at iteration #8, type GSR: wirelen solved = 4752, spread = 4752, legal = 4752; time = 0.00s
Info:     at iteration #8, type LUT4: wirelen solved = 3664, spread = 3892, legal = 4243; time = 0.01s
Info:     at iteration #8, type DFF: wirelen solved = 3477, spread = 3530, legal = 4429; time = 0.02s
Info:     at iteration #8, type MUX2_LUT5: wirelen solved = 4295, spread = 4305, legal = 4353; time = 0.01s
Info:     at iteration #8, type MUX2_LUT7: wirelen solved = 4330, spread = 4342, legal = 4350; time = 0.00s
Info:     at iteration #8, type BSRAM: wirelen solved = 4306, spread = 4306, legal = 4350; time = 0.00s
Info:     at iteration #8, type MUX2_LUT8: wirelen solved = 4350, spread = 4350, legal = 4350; time = 0.00s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 4305, spread = 4305, legal = 4354; time = 0.00s
Info:     at iteration #8, type VCC: wirelen solved = 4354, spread = 4354, legal = 4354; time = 0.00s
Info:     at iteration #8, type GND: wirelen solved = 4353, spread = 4353, legal = 4354; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 1525, spread = 2718, legal = 4179; time = 0.03s
Info:     at iteration #9, type ALU: wirelen solved = 4028, spread = 4176, legal = 4327; time = 0.01s
Info:     at iteration #9, type GSR: wirelen solved = 4327, spread = 4327, legal = 4327; time = 0.00s
Info:     at iteration #9, type LUT4: wirelen solved = 3354, spread = 3592, legal = 3842; time = 0.01s
Info:     at iteration #9, type DFF: wirelen solved = 3225, spread = 3263, legal = 3867; time = 0.01s
Info:     at iteration #9, type MUX2_LUT5: wirelen solved = 3798, spread = 3817, legal = 3887; time = 0.00s
Info:     at iteration #9, type MUX2_LUT7: wirelen solved = 3877, spread = 3885, legal = 3897; time = 0.00s
Info:     at iteration #9, type BSRAM: wirelen solved = 3845, spread = 3845, legal = 3964; time = 0.00s
Info:     at iteration #9, type MUX2_LUT8: wirelen solved = 3960, spread = 3960, legal = 3964; time = 0.00s
Info:     at iteration #9, type MUX2_LUT6: wirelen solved = 3952, spread = 3952, legal = 3978; time = 0.00s
Info:     at iteration #9, type VCC: wirelen solved = 3978, spread = 3978, legal = 3978; time = 0.00s
Info:     at iteration #9, type GND: wirelen solved = 3977, spread = 3977, legal = 3978; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 1598, spread = 2664, legal = 4221; time = 0.03s
Info:     at iteration #10, type ALU: wirelen solved = 4090, spread = 4152, legal = 4271; time = 0.01s
Info:     at iteration #10, type GSR: wirelen solved = 4271, spread = 4271, legal = 4271; time = 0.00s
Info:     at iteration #10, type LUT4: wirelen solved = 3545, spread = 3687, legal = 3931; time = 0.01s
Info:     at iteration #10, type DFF: wirelen solved = 3166, spread = 3203, legal = 4211; time = 0.02s
Info:     at iteration #10, type MUX2_LUT5: wirelen solved = 4134, spread = 4138, legal = 4188; time = 0.01s
Info:     at iteration #10, type MUX2_LUT7: wirelen solved = 4184, spread = 4183, legal = 4186; time = 0.00s
Info:     at iteration #10, type BSRAM: wirelen solved = 3998, spread = 3998, legal = 4071; time = 0.00s
Info:     at iteration #10, type MUX2_LUT8: wirelen solved = 4067, spread = 4067, legal = 4071; time = 0.00s
Info:     at iteration #10, type MUX2_LUT6: wirelen solved = 4046, spread = 4046, legal = 4090; time = 0.00s
Info:     at iteration #10, type VCC: wirelen solved = 4090, spread = 4090, legal = 4090; time = 0.00s
Info:     at iteration #10, type GND: wirelen solved = 4089, spread = 4089, legal = 4090; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 1678, spread = 2835, legal = 4179; time = 0.02s
Info:     at iteration #11, type ALU: wirelen solved = 3991, spread = 4083, legal = 4159; time = 0.01s
Info:     at iteration #11, type GSR: wirelen solved = 4159, spread = 4159, legal = 4159; time = 0.00s
Info:     at iteration #11, type LUT4: wirelen solved = 3555, spread = 3709, legal = 3962; time = 0.01s
Info:     at iteration #11, type DFF: wirelen solved = 3076, spread = 3106, legal = 4200; time = 0.02s
Info:     at iteration #11, type MUX2_LUT5: wirelen solved = 4129, spread = 4136, legal = 4183; time = 0.00s
Info:     at iteration #11, type MUX2_LUT7: wirelen solved = 4165, spread = 4170, legal = 4221; time = 0.00s
Info:     at iteration #11, type BSRAM: wirelen solved = 4088, spread = 4088, legal = 4180; time = 0.00s
Info:     at iteration #11, type MUX2_LUT8: wirelen solved = 4176, spread = 4176, legal = 4180; time = 0.00s
Info:     at iteration #11, type MUX2_LUT6: wirelen solved = 4149, spread = 4149, legal = 4198; time = 0.00s
Info:     at iteration #11, type VCC: wirelen solved = 4198, spread = 4198, legal = 4198; time = 0.00s
Info:     at iteration #11, type GND: wirelen solved = 4198, spread = 4198, legal = 4198; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 1652, spread = 2338, legal = 4075; time = 0.03s
Info:     at iteration #12, type ALU: wirelen solved = 4002, spread = 4080, legal = 4168; time = 0.01s
Info:     at iteration #12, type GSR: wirelen solved = 4168, spread = 4168, legal = 4168; time = 0.00s
Info:     at iteration #12, type LUT4: wirelen solved = 3654, spread = 3768, legal = 3987; time = 0.01s
Info:     at iteration #12, type DFF: wirelen solved = 3208, spread = 3242, legal = 4173; time = 0.02s
Info:     at iteration #12, type MUX2_LUT5: wirelen solved = 4113, spread = 4133, legal = 4172; time = 0.00s
Info:     at iteration #12, type MUX2_LUT7: wirelen solved = 4163, spread = 4173, legal = 4171; time = 0.00s
Info:     at iteration #12, type BSRAM: wirelen solved = 4007, spread = 4007, legal = 4171; time = 0.00s
Info:     at iteration #12, type MUX2_LUT8: wirelen solved = 4163, spread = 4163, legal = 4171; time = 0.00s
Info:     at iteration #12, type MUX2_LUT6: wirelen solved = 4150, spread = 4150, legal = 4174; time = 0.00s
Info:     at iteration #12, type VCC: wirelen solved = 4174, spread = 4174, legal = 4174; time = 0.00s
Info:     at iteration #12, type GND: wirelen solved = 4174, spread = 4174, legal = 4174; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 1787, spread = 2492, legal = 4223; time = 0.03s
Info:     at iteration #13, type ALU: wirelen solved = 4135, spread = 4214, legal = 4208; time = 0.01s
Info:     at iteration #13, type GSR: wirelen solved = 4208, spread = 4208, legal = 4208; time = 0.00s
Info:     at iteration #13, type LUT4: wirelen solved = 3477, spread = 3603, legal = 4007; time = 0.01s
Info:     at iteration #13, type DFF: wirelen solved = 3208, spread = 3249, legal = 4017; time = 0.02s
Info:     at iteration #13, type MUX2_LUT5: wirelen solved = 3962, spread = 3965, legal = 3987; time = 0.01s
Info:     at iteration #13, type MUX2_LUT7: wirelen solved = 3970, spread = 3986, legal = 3998; time = 0.00s
Info:     at iteration #13, type BSRAM: wirelen solved = 3871, spread = 3871, legal = 4055; time = 0.00s
Info:     at iteration #13, type MUX2_LUT8: wirelen solved = 4050, spread = 4050, legal = 4055; time = 0.00s
Info:     at iteration #13, type MUX2_LUT6: wirelen solved = 4051, spread = 4051, legal = 4076; time = 0.00s
Info:     at iteration #13, type VCC: wirelen solved = 4076, spread = 4076, legal = 4076; time = 0.00s
Info:     at iteration #13, type GND: wirelen solved = 4076, spread = 4076, legal = 4076; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 1777, spread = 2478, legal = 4351; time = 0.03s
Info:     at iteration #14, type ALU: wirelen solved = 4246, spread = 4261, legal = 4372; time = 0.01s
Info:     at iteration #14, type GSR: wirelen solved = 4372, spread = 4372, legal = 4372; time = 0.00s
Info:     at iteration #14, type LUT4: wirelen solved = 3698, spread = 3763, legal = 4001; time = 0.01s
Info:     at iteration #14, type DFF: wirelen solved = 3145, spread = 3207, legal = 4100; time = 0.02s
Info:     at iteration #14, type MUX2_LUT5: wirelen solved = 4003, spread = 4009, legal = 4049; time = 0.00s
Info:     at iteration #14, type MUX2_LUT7: wirelen solved = 4020, spread = 4037, legal = 4044; time = 0.00s
Info:     at iteration #14, type BSRAM: wirelen solved = 3926, spread = 3926, legal = 4114; time = 0.00s
Info:     at iteration #14, type MUX2_LUT8: wirelen solved = 4106, spread = 4106, legal = 4114; time = 0.00s
Info:     at iteration #14, type MUX2_LUT6: wirelen solved = 4107, spread = 4107, legal = 4116; time = 0.00s
Info:     at iteration #14, type VCC: wirelen solved = 4116, spread = 4116, legal = 4116; time = 0.00s
Info:     at iteration #14, type GND: wirelen solved = 4116, spread = 4116, legal = 4116; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 1797, spread = 2500, legal = 4325; time = 0.03s
Info:     at iteration #15, type ALU: wirelen solved = 4169, spread = 4243, legal = 4365; time = 0.01s
Info:     at iteration #15, type GSR: wirelen solved = 4365, spread = 4365, legal = 4365; time = 0.00s
Info:     at iteration #15, type LUT4: wirelen solved = 3724, spread = 3924, legal = 4120; time = 0.01s
Info:     at iteration #15, type DFF: wirelen solved = 3282, spread = 3277, legal = 4050; time = 0.01s
Info:     at iteration #15, type MUX2_LUT5: wirelen solved = 4008, spread = 4021, legal = 4027; time = 0.00s
Info:     at iteration #15, type MUX2_LUT7: wirelen solved = 4008, spread = 4026, legal = 4026; time = 0.00s
Info:     at iteration #15, type BSRAM: wirelen solved = 3871, spread = 3871, legal = 4026; time = 0.00s
Info:     at iteration #15, type MUX2_LUT8: wirelen solved = 4022, spread = 4022, legal = 4026; time = 0.00s
Info:     at iteration #15, type MUX2_LUT6: wirelen solved = 4015, spread = 4015, legal = 4026; time = 0.00s
Info:     at iteration #15, type VCC: wirelen solved = 4026, spread = 4026, legal = 4026; time = 0.00s
Info:     at iteration #15, type GND: wirelen solved = 4026, spread = 4026, legal = 4026; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 1871, spread = 2499, legal = 4057; time = 0.02s
Info:     at iteration #16, type ALU: wirelen solved = 3947, spread = 4032, legal = 4235; time = 0.01s
Info:     at iteration #16, type GSR: wirelen solved = 4235, spread = 4235, legal = 4235; time = 0.00s
Info:     at iteration #16, type LUT4: wirelen solved = 3779, spread = 3875, legal = 4095; time = 0.01s
Info:     at iteration #16, type DFF: wirelen solved = 3441, spread = 3550, legal = 4242; time = 0.02s
Info:     at iteration #16, type MUX2_LUT5: wirelen solved = 4169, spread = 4181, legal = 4217; time = 0.00s
Info:     at iteration #16, type MUX2_LUT7: wirelen solved = 4202, spread = 4210, legal = 4217; time = 0.00s
Info:     at iteration #16, type BSRAM: wirelen solved = 3992, spread = 3992, legal = 4131; time = 0.00s
Info:     at iteration #16, type MUX2_LUT8: wirelen solved = 4129, spread = 4129, legal = 4131; time = 0.00s
Info:     at iteration #16, type MUX2_LUT6: wirelen solved = 4112, spread = 4112, legal = 4135; time = 0.00s
Info:     at iteration #16, type VCC: wirelen solved = 4135, spread = 4135, legal = 4135; time = 0.00s
Info:     at iteration #16, type GND: wirelen solved = 4135, spread = 4135, legal = 4135; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 1897, spread = 2540, legal = 4004; time = 0.02s
Info:     at iteration #17, type ALU: wirelen solved = 3947, spread = 4011, legal = 4004; time = 0.00s
Info:     at iteration #17, type GSR: wirelen solved = 4004, spread = 4004, legal = 4004; time = 0.00s
Info:     at iteration #17, type LUT4: wirelen solved = 3515, spread = 3611, legal = 3806; time = 0.01s
Info:     at iteration #17, type DFF: wirelen solved = 3250, spread = 3342, legal = 3985; time = 0.02s
Info:     at iteration #17, type MUX2_LUT5: wirelen solved = 3954, spread = 3945, legal = 3970; time = 0.00s
Info:     at iteration #17, type MUX2_LUT7: wirelen solved = 3953, spread = 3966, legal = 3975; time = 0.00s
Info:     at iteration #17, type BSRAM: wirelen solved = 3645, spread = 3645, legal = 3892; time = 0.00s
Info:     at iteration #17, type MUX2_LUT8: wirelen solved = 3891, spread = 3891, legal = 3892; time = 0.00s
Info:     at iteration #17, type MUX2_LUT6: wirelen solved = 3874, spread = 3880, legal = 3897; time = 0.00s
Info:     at iteration #17, type VCC: wirelen solved = 3897, spread = 3897, legal = 3897; time = 0.00s
Info:     at iteration #17, type GND: wirelen solved = 3897, spread = 3897, legal = 3897; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 1933, spread = 2496, legal = 3907; time = 0.02s
Info:     at iteration #18, type ALU: wirelen solved = 3819, spread = 3902, legal = 3920; time = 0.01s
Info:     at iteration #18, type GSR: wirelen solved = 3920, spread = 3920, legal = 3920; time = 0.00s
Info:     at iteration #18, type LUT4: wirelen solved = 3376, spread = 3464, legal = 3706; time = 0.01s
Info:     at iteration #18, type DFF: wirelen solved = 3099, spread = 3137, legal = 3734; time = 0.01s
Info:     at iteration #18, type MUX2_LUT5: wirelen solved = 3698, spread = 3696, legal = 3723; time = 0.00s
Info:     at iteration #18, type MUX2_LUT7: wirelen solved = 3714, spread = 3729, legal = 3726; time = 0.00s
Info:     at iteration #18, type BSRAM: wirelen solved = 3587, spread = 3587, legal = 3771; time = 0.00s
Info:     at iteration #18, type MUX2_LUT8: wirelen solved = 3769, spread = 3769, legal = 3771; time = 0.00s
Info:     at iteration #18, type MUX2_LUT6: wirelen solved = 3767, spread = 3767, legal = 3775; time = 0.00s
Info:     at iteration #18, type VCC: wirelen solved = 3775, spread = 3775, legal = 3775; time = 0.00s
Info:     at iteration #18, type GND: wirelen solved = 3775, spread = 3775, legal = 3775; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 2011, spread = 2572, legal = 3846; time = 0.02s
Info:     at iteration #19, type ALU: wirelen solved = 3697, spread = 3780, legal = 3982; time = 0.01s
Info:     at iteration #19, type GSR: wirelen solved = 3982, spread = 3982, legal = 3982; time = 0.00s
Info:     at iteration #19, type LUT4: wirelen solved = 3526, spread = 3627, legal = 3861; time = 0.01s
Info:     at iteration #19, type DFF: wirelen solved = 3269, spread = 3289, legal = 4032; time = 0.01s
Info:     at iteration #19, type MUX2_LUT5: wirelen solved = 3994, spread = 3995, legal = 4012; time = 0.00s
Info:     at iteration #19, type MUX2_LUT7: wirelen solved = 4013, spread = 4012, legal = 4012; time = 0.00s
Info:     at iteration #19, type BSRAM: wirelen solved = 3898, spread = 3898, legal = 4012; time = 0.00s
Info:     at iteration #19, type MUX2_LUT8: wirelen solved = 4011, spread = 4011, legal = 4012; time = 0.00s
Info:     at iteration #19, type MUX2_LUT6: wirelen solved = 4002, spread = 4002, legal = 4008; time = 0.00s
Info:     at iteration #19, type VCC: wirelen solved = 4008, spread = 4008, legal = 4008; time = 0.00s
Info:     at iteration #19, type GND: wirelen solved = 4008, spread = 4008, legal = 4008; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 2026, spread = 2443, legal = 3657; time = 0.02s
Info:     at iteration #20, type ALU: wirelen solved = 3624, spread = 3696, legal = 3704; time = 0.01s
Info:     at iteration #20, type GSR: wirelen solved = 3704, spread = 3704, legal = 3704; time = 0.00s
Info:     at iteration #20, type LUT4: wirelen solved = 3327, spread = 3385, legal = 3597; time = 0.01s
Info:     at iteration #20, type DFF: wirelen solved = 3050, spread = 3117, legal = 3664; time = 0.01s
Info:     at iteration #20, type MUX2_LUT5: wirelen solved = 3624, spread = 3636, legal = 3650; time = 0.00s
Info:     at iteration #20, type MUX2_LUT7: wirelen solved = 3646, spread = 3649, legal = 3650; time = 0.00s
Info:     at iteration #20, type BSRAM: wirelen solved = 3507, spread = 3507, legal = 3650; time = 0.00s
Info:     at iteration #20, type MUX2_LUT8: wirelen solved = 3647, spread = 3647, legal = 3650; time = 0.00s
Info:     at iteration #20, type MUX2_LUT6: wirelen solved = 3644, spread = 3644, legal = 3648; time = 0.00s
Info:     at iteration #20, type VCC: wirelen solved = 3648, spread = 3648, legal = 3648; time = 0.00s
Info:     at iteration #20, type GND: wirelen solved = 3648, spread = 3648, legal = 3648; time = 0.00s
Info:     at iteration #20, type ALL: wirelen solved = 2061, spread = 2544, legal = 3993; time = 0.02s
Info:     at iteration #21, type ALU: wirelen solved = 3923, spread = 3923, legal = 3993; time = 0.01s
Info:     at iteration #21, type GSR: wirelen solved = 3993, spread = 3993, legal = 3993; time = 0.00s
Info:     at iteration #21, type LUT4: wirelen solved = 3514, spread = 3635, legal = 3773; time = 0.01s
Info:     at iteration #21, type DFF: wirelen solved = 3163, spread = 3198, legal = 3852; time = 0.01s
Info:     at iteration #21, type MUX2_LUT5: wirelen solved = 3848, spread = 3854, legal = 3892; time = 0.00s
Info:     at iteration #21, type MUX2_LUT7: wirelen solved = 3874, spread = 3878, legal = 3909; time = 0.00s
Info:     at iteration #21, type BSRAM: wirelen solved = 3743, spread = 3743, legal = 3909; time = 0.00s
Info:     at iteration #21, type MUX2_LUT8: wirelen solved = 3905, spread = 3905, legal = 3909; time = 0.00s
Info:     at iteration #21, type MUX2_LUT6: wirelen solved = 3901, spread = 3901, legal = 3924; time = 0.00s
Info:     at iteration #21, type VCC: wirelen solved = 3924, spread = 3924, legal = 3924; time = 0.00s
Info:     at iteration #21, type GND: wirelen solved = 3924, spread = 3924, legal = 3924; time = 0.00s
Info:     at iteration #21, type ALL: wirelen solved = 2110, spread = 2588, legal = 3951; time = 0.02s
Info:     at iteration #22, type ALU: wirelen solved = 3893, spread = 3998, legal = 4400; time = 0.01s
Info:     at iteration #22, type GSR: wirelen solved = 4400, spread = 4400, legal = 4400; time = 0.00s
Info:     at iteration #22, type LUT4: wirelen solved = 3917, spread = 3980, legal = 4153; time = 0.01s
Info:     at iteration #22, type DFF: wirelen solved = 3649, spread = 3672, legal = 4233; time = 0.01s
Info:     at iteration #22, type MUX2_LUT5: wirelen solved = 4203, spread = 4201, legal = 4217; time = 0.00s
Info:     at iteration #22, type MUX2_LUT7: wirelen solved = 4200, spread = 4206, legal = 4217; time = 0.00s
Info:     at iteration #22, type BSRAM: wirelen solved = 4028, spread = 4028, legal = 4468; time = 0.00s
Info:     at iteration #22, type MUX2_LUT8: wirelen solved = 4469, spread = 4469, legal = 4468; time = 0.00s
Info:     at iteration #22, type MUX2_LUT6: wirelen solved = 4465, spread = 4470, legal = 4485; time = 0.00s
Info:     at iteration #22, type VCC: wirelen solved = 4485, spread = 4485, legal = 4485; time = 0.00s
Info:     at iteration #22, type GND: wirelen solved = 4485, spread = 4485, legal = 4485; time = 0.00s
Info:     at iteration #22, type ALL: wirelen solved = 2236, spread = 2569, legal = 4204; time = 0.02s
Info:     at iteration #23, type ALU: wirelen solved = 4083, spread = 4177, legal = 4304; time = 0.01s
Info:     at iteration #23, type GSR: wirelen solved = 4304, spread = 4304, legal = 4304; time = 0.00s
Info:     at iteration #23, type LUT4: wirelen solved = 3903, spread = 4028, legal = 4167; time = 0.01s
Info:     at iteration #23, type DFF: wirelen solved = 3443, spread = 3463, legal = 4186; time = 0.01s
Info:     at iteration #23, type MUX2_LUT5: wirelen solved = 4141, spread = 4156, legal = 4168; time = 0.00s
Info:     at iteration #23, type MUX2_LUT7: wirelen solved = 4144, spread = 4157, legal = 4179; time = 0.00s
Info:     at iteration #23, type BSRAM: wirelen solved = 3946, spread = 3946, legal = 4257; time = 0.00s
Info:     at iteration #23, type MUX2_LUT8: wirelen solved = 4254, spread = 4254, legal = 4257; time = 0.00s
Info:     at iteration #23, type MUX2_LUT6: wirelen solved = 4238, spread = 4238, legal = 4243; time = 0.00s
Info:     at iteration #23, type VCC: wirelen solved = 4243, spread = 4243, legal = 4243; time = 0.00s
Info:     at iteration #23, type GND: wirelen solved = 4243, spread = 4243, legal = 4243; time = 0.00s
Info:     at iteration #23, type ALL: wirelen solved = 2224, spread = 2733, legal = 3934; time = 0.02s
Info:     at iteration #24, type ALU: wirelen solved = 3785, spread = 3926, legal = 3934; time = 0.00s
Info:     at iteration #24, type GSR: wirelen solved = 3934, spread = 3934, legal = 3934; time = 0.00s
Info:     at iteration #24, type LUT4: wirelen solved = 3558, spread = 3737, legal = 3892; time = 0.01s
Info:     at iteration #24, type DFF: wirelen solved = 3391, spread = 3441, legal = 4050; time = 0.02s
Info:     at iteration #24, type MUX2_LUT5: wirelen solved = 4024, spread = 4029, legal = 4042; time = 0.00s
Info:     at iteration #24, type MUX2_LUT7: wirelen solved = 4022, spread = 4036, legal = 4042; time = 0.00s
Info:     at iteration #24, type BSRAM: wirelen solved = 3874, spread = 3874, legal = 4111; time = 0.00s
Info:     at iteration #24, type MUX2_LUT8: wirelen solved = 4109, spread = 4109, legal = 4111; time = 0.00s
Info:     at iteration #24, type MUX2_LUT6: wirelen solved = 4102, spread = 4102, legal = 4111; time = 0.00s
Info:     at iteration #24, type VCC: wirelen solved = 4111, spread = 4111, legal = 4111; time = 0.00s
Info:     at iteration #24, type GND: wirelen solved = 4111, spread = 4111, legal = 4111; time = 0.00s
Info:     at iteration #24, type ALL: wirelen solved = 2195, spread = 2770, legal = 4116; time = 0.02s
Info: HeAP Placer Time: 2.32s
Info:   of which solving equations: 1.30s
Info:   of which spreading cells: 0.08s
Info:   of which strict legalisation: 0.78s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 3657
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 3051
Info:   at iteration #10: temp = 0.000000, timing cost = 0, wirelen = 2882
Info:   at iteration #15: temp = 0.000000, timing cost = 0, wirelen = 2787
Info:   at iteration #20: temp = 0.000000, timing cost = 0, wirelen = 2663
Info:   at iteration #25: temp = 0.000000, timing cost = 0, wirelen = 2613
Info:   at iteration #30: temp = 0.000000, timing cost = 0, wirelen = 2584
Info:   at iteration #35: temp = 0.000000, timing cost = 0, wirelen = 2562
Info:   at iteration #35: temp = 0.000000, timing cost = 0, wirelen = 2562 
Info: SA placement time 0.43s

Info: No Fmax available; no interior timing paths found in design.
Info: Checksum: 0x9e1965b1
Info: Routing globals...
Info:     routed net 'i2c_inst.clk' using global resources only.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 3340 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        5        873 |    5   873 |      2346|       2.12       2.12|
Info:       2000 |       27       1723 |   22   850 |      1378|       2.25       4.37|
Info:       3000 |       92       2556 |   65   833 |       477|       2.27       6.64|
Info:       3599 |      171       3024 |   79   468 |         0|       1.22       7.86|
Info: Routing complete.
Info: Router1 time 7.86s
Info: Checksum: 0xb92088ce

Info: No Fmax available; no interior timing paths found in design.

Info: Program finished normally.
gowin_pack -d GW1N-9C -o /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/fpga_template.fs /home/jakobsen/work/asic/workspace/fpga_template/obj/fpga_template/fpga_template_pnr.json
