Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Dec 20 16:20:15 2017
Info: Command: quartus_map MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena --source=../MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena.vhd --family="Stratix V" --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VHDL,SIMGEN_OBFUSCATE=ON
Info (20034): Auto device selection is not supported for Stratix V device family. The default device, 5SGXEA7H3F35C3, is set.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 4 design units, including 2 entities, in source file /home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena/MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena.vhd
    Info (12022): Found design unit 1: MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg-RTL
    Info (12022): Found design unit 2: mwaltclkctrl_quartusv13_1_0_auto_numclk_1_ena-RTL
    Info (12023): Found entity 1: MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg
    Info (12023): Found entity 2: MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena
Info (12127): Elaborating entity "MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena" for the top level hierarchy
Info (12128): Elaborating entity "MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg" for hierarchy "MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg:MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg_component"
Warning (10036): Verilog HDL or VHDL warning at MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena.vhd(58): object "clkselect" assigned a value but never read
Info (281010): Generating sgate simulator netlist using Simgen
SIMGEN_PROGRESS Start of Model generation -- 0% complete
SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 761 megabytes
    Info: Processing ended: Wed Dec 20 16:20:16 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
