V 51
K 167868331100 ofd64
Y 0
D 0 0 1700 1100
Z 1
i 247
N 108
J 590 375 11
J 590 355 11
J 775 375 2
J 775 200 2
J 590 200 11
J 775 180 2
J 590 180 11
J 775 355 2
J 775 705 8
J 775 860 8
J 775 1015 8
J 590 1015 9
J 775 985 8
J 590 985 11
J 590 860 11
J 775 830 8
J 590 830 11
J 590 705 11
J 775 550 8
J 445 165 7
J 590 165 9
J 775 520 8
J 590 520 11
J 590 550 11
J 590 675 11
J 775 675 8
S 7 6
L 610 180 20 0 3 0 1 0 D35
B 23 22
L 600 525 20 0 3 0 1 0 D[33:30]
B 17 16
L 600 835 20 0 3 0 1 0 D[25:22]
B 20 21
L 450 170 30 0 3 0 1 0 D[35:0]
S 1 3
L 610 375 20 0 3 0 1 0 D16
B 24 25
B 23 24
B 1 23
B 24 19
L 600 555 20 0 3 0 1 0 D[15:12]
B 25 18
B 18 17
B 17 15
B 15 14
B 14 12
B 12 11
L 600 1020 20 0 3 0 1 0 D[3:0]
B 15 10
L 600 865 20 0 3 0 1 0 D[7:4]
B 18 9
L 600 710 20 0 3 0 1 0 D[11:8]
B 2 1
B 5 2
B 21 7
B 7 5
S 5 4
L 610 200 20 0 3 0 1 0 D17
B 14 13
L 600 990 20 0 3 0 1 0 D[21:18]
B 25 26
L 600 680 20 0 3 0 1 0 D[29:26]
S 2 8
L 610 355 20 0 3 0 1 0 D34
N 216
J 745 405 2
J 775 405 2
S 1 2
N 223
J 700 295 3
J 775 295 2
J 700 120 5
J 615 120 2
J 775 120 2
S 3 1
S 3 5
S 4 3
L 625 120 14 0 3 0 1 1 C
S 1 2
N 89
J 545 120 2
J 530 120 3
J 530 140 5
J 775 140 2
J 685 140 5
J 775 315 2
J 685 315 5
J 450 140 1
J 775 625 2
J 775 935 2
J 685 935 3
J 775 780 2
J 685 780 5
J 685 625 5
J 775 470 2
J 685 470 5
S 3 5
S 7 6
S 5 7
S 7 16
S 16 15
S 16 14
S 14 13
S 13 12
S 13 11
S 11 10
S 14 9
S 5 4
S 8 3
L 465 140 14 0 3 0 1 0 C
S 2 3
S 2 1
I 247 OFDDRCPE_33 1 775 80 0 1 '
C 89 4 10 0
C 240 2 2 0
C 108 4 1 0
C 66 14 4 0
C 241 2 7 0
C 153 1 6 0
C 108 6 8 0
C 223 5 11 0
N 241
J 745 230 2
J 775 230 2
S 1 2
N 240
J 745 160 2
J 775 160 2
S 1 2
N 131
J 745 335 2
J 775 335 2
S 1 2
N 151
J 735 490 2
J 775 490 2
S 1 2
N 148
J 775 645 2
J 735 645 2
S 2 1
N 146
J 735 800 2
J 775 800 2
S 1 2
N 143
J 775 955 2
J 735 955 2
S 2 1
I 152 virtex2p:VCC 1 735 470 1 1 '
C 151 1 2 0
I 142 virtex2p:VCC 1 735 935 1 1 '
C 143 2 2 0
I 145 virtex2p:VCC 1 735 780 1 1 '
C 146 1 2 0
I 149 virtex2p:VCC 1 735 625 1 1 '
C 148 2 2 0
I 186 OFDDR4CE 1 775 585 0 1 '
C 148 1 2 0
C 153 7 6 0
C 108 9 1 0
C 108 26 8 0
C 66 2 4 0
C 89 9 10 0
N 66
J 895 550 8
J 895 705 8
J 895 1015 8
J 1105 1030 7
J 985 1030 9
J 985 1015 11
J 895 860 8
J 985 860 11
J 985 705 11
J 985 550 11
J 895 375 2
J 985 375 11
J 985 200 9
J 895 200 2
B 1 10
L 895 555 20 0 3 0 1 0 Q[15:12]
B 2 9
L 895 710 20 0 3 0 1 0 Q[11:8]
B 3 6
L 895 1020 20 0 3 0 1 0 Q[3:0]
B 5 4
L 1005 1035 30 0 3 0 1 0 Q[17:0]
B 6 5
B 8 6
B 7 8
L 895 865 20 0 3 0 1 0 Q[7:4]
B 9 8
B 10 9
B 12 10
S 11 12
L 905 375 20 0 3 0 1 0 Q16
B 13 12
S 14 13
L 905 200 20 0 3 0 1 0 Q17
I 239 virtex2p:VCC 1 745 140 1 1 '
C 240 1 2 0
I 128 virtex2p:VCC 1 745 315 1 1 '
C 131 1 2 0
I 237 virtex2p:GND 1 705 250 3 1 '
C 241 1 4 0
N 153
J 775 90 2
J 755 90 5
J 775 265 2
J 755 265 5
J 775 440 2
J 755 440 5
J 775 595 2
J 755 595 5
J 775 750 2
J 755 750 5
J 755 905 3
J 775 905 2
J 450 90 1
S 2 1
S 6 5
S 4 6
S 2 4
S 6 8
S 8 10
S 10 11
S 11 12
S 10 9
S 8 7
S 4 3
S 13 2
L 465 90 14 0 3 0 1 0 CLR
I 69 virtex:BSHEETL 1 1260 0 0 1 '
I 187 OFDDR4CE 1 775 740 0 1 '
C 89 12 10 0
C 66 7 4 0
C 108 16 8 0
C 108 10 1 0
C 153 9 6 0
C 146 2 2 0
I 188 OFDDR4CE 1 775 895 0 1 '
C 143 1 2 0
C 153 12 6 0
C 108 11 1 0
C 108 13 8 0
C 66 3 4 0
C 89 10 10 0
I 222 virtex2p:INV 1 545 110 0 1 '
C 223 4 1 0
C 89 1 2 0
I 185 OFDDR4CE 1 775 430 0 1 '
C 89 15 10 0
C 66 1 4 0
C 108 22 8 0
C 108 19 1 0
C 153 5 6 0
C 151 2 2 0
I 246 OFDDRCPE_33 1 775 255 0 1 '
C 223 2 11 0
C 108 8 8 0
C 153 3 6 0
C 216 2 7 0
C 66 11 4 0
C 108 3 1 0
C 131 2 2 0
C 89 6 10 0
I 217 virtex2p:GND 1 705 425 3 1 '
C 216 1 4 0
T 1585 0 25 0 3 Page 23
Q 11 0 0
T 35 1040 30 0 3 the D byte goes out last (on C rising edge)
Q 14 0 0
T 1570 50 10 0 9 1
T 1560 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 1560 75 30 0 3 JRG
Q 14 0 0
T 1445 50 10 0 9 16th December 2003
T 35 1015 30 0 3 the F byte goes out first (on C falling edge)
Q 14 0 0
T 1465 100 10 0 9 VIRTEX Family OFDDR36  Macro
T 1505 80 10 0 9 36-Bit Output DDR Flip-Flop w/Asynchronous Clear
E
