// Seed: 1483562422
module module_0 (
    input wor id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output wand id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wand id_13
);
  assign id_11 = +id_0;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wand id_5,
    output tri1 id_6,
    output wor id_7,
    output tri0 id_8,
    output wand id_9,
    output wire id_10,
    output supply1 id_11,
    input wand id_12,
    input uwire id_13,
    input tri1 id_14,
    output tri1 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri0 id_18,
    input uwire id_19,
    output wand id_20,
    input tri1 id_21,
    input wire id_22
    , id_30,
    output wor id_23,
    input wor id_24,
    input tri0 id_25,
    output supply1 id_26,
    input tri0 id_27,
    input supply0 id_28
);
  uwire id_31 = 1 - 1'b0;
  module_0(
      id_19, id_24, id_11, id_27, id_13, id_22, id_8, id_28, id_19, id_9, id_25, id_11, id_21, id_27
  );
endmodule
