Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 29 18:09:51 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file buildup_wrapper_timing_summary_routed.rpt -pb buildup_wrapper_timing_summary_routed.pb -rpx buildup_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : buildup_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     87          
LUTAR-1    Warning           LUT drives async reset alert    40          
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (183)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (223)
5. checking no_input_delay (10)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (183)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CS (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Hall_effect_sensor_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Hall_effect_sensor_1 (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: buildup_i/SPI_0/U0/Prescaler/U0/out_temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_1/U0/up_down_counter_0/U0/int_cnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: buildup_i/synchronizer_0/U0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (223)
--------------------------------------------------
 There are 223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  227          inf        0.000                      0                  227           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.807ns  (logic 5.033ns (57.148%)  route 3.774ns (42.852%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          3.774     5.277    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     8.807 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.807    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/latch_0/U0/data_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.613ns  (logic 5.042ns (58.548%)  route 3.570ns (41.452%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        LDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[8]/G
    SLICE_X108Y84        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[8]/Q
                         net (fo=2, routed)           0.953     1.780    buildup_i/pwm_gen_0/U0/duty[0]
    SLICE_X108Y83        LUT4 (Prop_lut4_I0_O)        0.124     1.904 r  buildup_i/pwm_gen_0/U0/pwm_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.904    buildup_i/pwm_gen_0/U0/pwm_INST_0_i_8_n_0
    SLICE_X108Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.417 r  buildup_i/pwm_gen_0/U0/pwm_INST_0/CO[3]
                         net (fo=1, routed)           2.617     5.034    pwm_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.578     8.613 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.613    pwm_0
    Y18                                                               r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/counter_1/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 4.820ns (57.927%)  route 3.501ns (42.073%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE                         0.000     0.000 r  buildup_i/counter_1/U0/cnt_int_reg[2]/C
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  buildup_i/counter_1/U0/cnt_int_reg[2]/Q
                         net (fo=9, routed)           0.875     1.294    buildup_i/pwm_gen_1/U0/cnt[2]
    SLICE_X109Y82        LUT4 (Prop_lut4_I1_O)        0.299     1.593 r  buildup_i/pwm_gen_1/U0/pwm_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.593    buildup_i/pwm_gen_1/U0/pwm_INST_0_i_7_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.143 r  buildup_i/pwm_gen_1/U0/pwm_INST_0/CO[3]
                         net (fo=1, routed)           2.626     4.769    pwm_1_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.552     8.321 r  pwm_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.321    pwm_1
    V16                                                               r  pwm_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 2.894ns (36.534%)  route 5.028ns (63.466%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          2.913     4.416    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X113Y86        LUT2 (Prop_lut2_I0_O)        0.152     4.568 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.690     5.258    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2_n_0
    SLICE_X111Y83        LDCE (SetClr_ldce_CLR_Q)     1.087     6.345 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC/Q
                         net (fo=2, routed)           0.798     7.143    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_n_0
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.152     7.295 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data[2]_C_i_1/O
                         net (fo=2, routed)           0.627     7.922    buildup_i/SPI_0/U0/spi_in_RnM/U0/p_2_in[2]
    SLICE_X112Y81        FDCE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 2.894ns (36.970%)  route 4.934ns (63.030%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          2.913     4.416    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X113Y86        LUT2 (Prop_lut2_I0_O)        0.152     4.568 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.690     5.258    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2_n_0
    SLICE_X111Y83        LDCE (SetClr_ldce_CLR_Q)     1.087     6.345 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC/Q
                         net (fo=2, routed)           0.798     7.143    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_n_0
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.152     7.295 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data[2]_C_i_1/O
                         net (fo=2, routed)           0.534     7.828    buildup_i/SPI_0/U0/spi_in_RnM/U0/p_2_in[2]
    SLICE_X111Y81        FDPE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/latch_0/U0/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 2.866ns (37.017%)  route 4.877ns (62.983%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          2.913     4.416    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X113Y86        LUT2 (Prop_lut2_I0_O)        0.152     4.568 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.690     5.258    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_i_2_n_0
    SLICE_X111Y83        LDCE (SetClr_ldce_CLR_Q)     1.087     6.345 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC/Q
                         net (fo=2, routed)           0.798     7.143    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[1]_LDC_n_0
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.124     7.267 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.476     7.743    buildup_i/SPI_0/U0/latch_0/U0/D[1]
    SLICE_X109Y82        LDCE                                         r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[18]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 2.636ns (35.363%)  route 4.819ns (64.637%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          3.207     4.710    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X111Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.834 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.629     5.463    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_i_2_n_0
    SLICE_X111Y88        LDCE (SetClr_ldce_CLR_Q)     0.885     6.348 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC/Q
                         net (fo=1, routed)           0.493     6.841    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_n_0
    SLICE_X111Y88        LUT3 (Prop_lut3_I1_O)        0.124     6.965 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data[18]_C_i_1/O
                         net (fo=2, routed)           0.490     7.455    buildup_i/SPI_0/U0/spi_in_RnM/U0/p_2_in[18]
    SLICE_X113Y86        FDPE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[18]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/latch_0/U0/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 2.649ns (36.218%)  route 4.665ns (63.782%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          2.587     4.090    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.124     4.214 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.629     4.843    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_i_2_n_0
    SLICE_X108Y90        LDCE (SetClr_ldce_CLR_Q)     0.898     5.741 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC/Q
                         net (fo=2, routed)           0.594     6.335    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_n_0
    SLICE_X108Y89        LUT4 (Prop_lut4_I2_O)        0.124     6.459 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/data_reg[12]_i_1/O
                         net (fo=1, routed)           0.855     7.315    buildup_i/SPI_0/U0/latch_0/U0/D[12]
    SLICE_X108Y83        LDCE                                         r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[18]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 2.636ns (36.044%)  route 4.678ns (63.956%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          3.207     4.710    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X111Y88        LUT2 (Prop_lut2_I0_O)        0.124     4.834 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.629     5.463    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_i_2_n_0
    SLICE_X111Y88        LDCE (SetClr_ldce_CLR_Q)     0.885     6.348 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC/Q
                         net (fo=1, routed)           0.493     6.841    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[17]_LDC_n_0
    SLICE_X111Y88        LUT3 (Prop_lut3_I1_O)        0.124     6.965 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data[18]_C_i_1/O
                         net (fo=2, routed)           0.349     7.314    buildup_i/SPI_0/U0/spi_in_RnM/U0/p_2_in[18]
    SLICE_X112Y87        FDCE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[13]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 2.675ns (36.842%)  route 4.586ns (63.158%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=44, routed)          2.587     4.090    buildup_i/SPI_0/U0/spi_in_RnM/U0/SPI_chip_select
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.124     4.214 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.629     4.843    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_i_2_n_0
    SLICE_X108Y90        LDCE (SetClr_ldce_CLR_Q)     0.898     5.741 f  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC/Q
                         net (fo=2, routed)           0.594     6.335    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[12]_LDC_n_0
    SLICE_X108Y89        LUT3 (Prop_lut3_I1_O)        0.150     6.485 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data[13]_C_i_1/O
                         net (fo=2, routed)           0.776     7.261    buildup_i/SPI_0/U0/spi_in_RnM/U0/p_2_in[13]
    SLICE_X108Y85        FDCE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[13]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/Q
                         net (fo=3, routed)           0.114     0.255    buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1
    SLICE_X113Y82        FDRE                                         r  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE                         0.000     0.000 r  buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1_reg/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1_reg/Q
                         net (fo=3, routed)           0.135     0.263    buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_1
    SLICE_X113Y82        FDRE                                         r  buildup_i/block_encoder_1/U0/edge_detector_a/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/Q
                         net (fo=2, routed)           0.125     0.266    buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1
    SLICE_X113Y82        FDRE                                         r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[14]_LDC/G
                            (positive level-sensitive latch)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[15]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.206ns (70.625%)  route 0.086ns (29.375%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        LDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[14]_LDC/G
    SLICE_X106Y85        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[14]_LDC/Q
                         net (fo=2, routed)           0.086     0.244    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[14]_LDC_n_0
    SLICE_X107Y85        LUT3 (Prop_lut3_I1_O)        0.048     0.292 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data[15]_C_i_1/O
                         net (fo=2, routed)           0.000     0.292    buildup_i/SPI_0/U0/spi_in_RnM/U0/p_2_in[15]
    SLICE_X107Y85        FDCE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.835%)  route 0.125ns (40.165%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[1]/C
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[1]/Q
                         net (fo=14, routed)          0.125     0.266    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/Q[1]
    SLICE_X108Y80        LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.311    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/p_0_in[3]
    SLICE_X108Y80        FDCE                                         r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_1/U0/edge_detector_b/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_1/U0/edge_detector_b/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.934%)  route 0.185ns (59.066%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE                         0.000     0.000 r  buildup_i/block_encoder_1/U0/edge_detector_b/U0/latch_1_reg/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  buildup_i/block_encoder_1/U0/edge_detector_b/U0/latch_1_reg/Q
                         net (fo=2, routed)           0.185     0.313    buildup_i/block_encoder_1/U0/edge_detector_b/U0/latch_1
    SLICE_X113Y82        FDRE                                         r  buildup_i/block_encoder_1/U0/edge_detector_b/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.640%)  route 0.105ns (33.360%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[0]/C
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.105     0.269    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[0]
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.314    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_0[2]
    SLICE_X109Y79        FDCE                                         r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.622%)  route 0.131ns (41.378%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/C
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/Q
                         net (fo=4, routed)           0.131     0.272    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[4]
    SLICE_X109Y79        LUT6 (Prop_lut6_I4_O)        0.045     0.317 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[5]_i_2/O
                         net (fo=1, routed)           0.000     0.317    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_0[5]
    SLICE_X109Y79        FDCE                                         r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/C
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/Q
                         net (fo=4, routed)           0.132     0.273    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[4]
    SLICE_X109Y79        LUT6 (Prop_lut6_I4_O)        0.045     0.318 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.318    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_0[4]
    SLICE_X109Y79        FDCE                                         r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[19]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDPE                         0.000     0.000 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[19]_P/C
    SLICE_X113Y88        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[19]_P/Q
                         net (fo=1, routed)           0.136     0.277    buildup_i/SPI_0/U0/spi_in_RnM/U0/register_data_reg[19]_P_n_0
    SLICE_X113Y87        LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_i_1/O
                         net (fo=1, routed)           0.000     0.322    buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_i_1_n_0
    SLICE_X113Y87        FDRE                                         r  buildup_i/SPI_0/U0/spi_in_RnM/U0/carry_out_reg/D
  -------------------------------------------------------------------    -------------------





