# Verilog
 This repository contains my practical experiences with Verilog Hardware description language
