/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[9] ^ in_data[104];
  assign celloutsig_1_2z = celloutsig_1_0z[2] ^ celloutsig_1_1z;
  reg [2:0] _03_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_8z;
  assign out_data[130:128] = _03_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_11z[11:6], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[6] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_19z = - celloutsig_1_8z;
  assign celloutsig_0_5z = - { celloutsig_0_1z[7:2], celloutsig_0_0z };
  assign celloutsig_0_6z = - { celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_9z = - celloutsig_0_5z[3:1];
  assign celloutsig_0_1z = - { in_data[79:72], celloutsig_0_0z };
  assign celloutsig_0_19z = - celloutsig_0_6z[6:2];
  assign celloutsig_1_0z = - in_data[187:178];
  assign celloutsig_1_5z = - celloutsig_1_0z;
  assign celloutsig_1_7z = - { celloutsig_1_5z[9:1], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = - celloutsig_1_7z[5:3];
  assign celloutsig_0_4z = & { in_data[76:63], celloutsig_0_0z };
  assign celloutsig_0_23z = & { celloutsig_0_16z, celloutsig_0_11z[9:0] };
  assign celloutsig_0_0z = ^ in_data[46:35];
  assign celloutsig_0_8z = ^ in_data[24:21];
  assign celloutsig_0_16z = ^ { in_data[54:44], celloutsig_0_2z };
  assign celloutsig_1_4z = ^ in_data[127:121];
  assign celloutsig_1_6z = ^ { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_3z = ^ in_data[24:19];
  assign celloutsig_0_11z = { celloutsig_0_6z[5:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z } <<< { celloutsig_0_6z[7:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_24z = { in_data[36:27], celloutsig_0_0z } <<< { _00_[5:0], celloutsig_0_19z };
  assign { out_data[98:96], out_data[32], out_data[10:0] } = { celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
