Release 14.7 Drc P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Sep 26 06:00:03 2016

drc -z stop_watch_test.ncd stop_watch_test.pcf

WARNING:PhysDesignRules:367 - The signal
   <uart_unit/fifo_tx_unit/Mram_array_reg1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
