verilog work "addbit.v"
verilog work "sixteen_bit_adder.v"
verilog work "sixteen_bit_adder_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
