{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1521035216752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IrDA EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"IrDA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521035216807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521035216832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521035216833 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521035217012 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521035217476 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521035217476 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521035217476 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1629 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521035217484 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 1630 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521035217484 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521035217484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IrDA.sdc " "Synopsys Design Constraints File file not found: 'IrDA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521035217685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521035217686 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521035217696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521035217746 ""}  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { CLK } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521035217746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node rst (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521035217747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_Decoder:decoder\|error_sig " "Destination node decoder:decoder\|MAE_Decoder:decoder\|error_sig" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 14 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_Decoder:decoder|error_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521035217747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_Decoder:decoder\|enable " "Destination node decoder:decoder\|MAE_Decoder:decoder\|enable" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_Decoder:decoder|enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521035217747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|Burst_Generator:BurstGenerator\|Out_burst~0 " "Destination node Encoder:encoder\|Burst_Generator:BurstGenerator\|Out_burst~0" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|Burst_Generator:BurstGenerator|Out_burst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521035217747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|Manchester_Generator:ManchesterGenerator\|process_0~0 " "Destination node Encoder:encoder\|Manchester_Generator:ManchesterGenerator\|process_0~0" {  } { { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|Manchester_Generator:ManchesterGenerator|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521035217747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_Decoder:decoder\|i\[0\]~1 " "Destination node decoder:decoder\|MAE_Decoder:decoder\|i\[0\]~1" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 31 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_Decoder:decoder|i[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521035217747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|MAE_emission:MAE_emission\|reg\[11\]~0 " "Destination node Encoder:encoder\|MAE_emission:MAE_emission\|reg\[11\]~0" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 23 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|reg[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 875 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521035217747 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521035217747 ""}  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { rst } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521035217747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521035217853 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521035217854 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521035217854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521035217857 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521035217859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521035217860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521035217860 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521035217861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521035217894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521035217895 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521035217895 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521035217913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521035218650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521035218935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521035218947 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521035220628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521035220628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521035220753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521035221637 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521035221637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521035222781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1521035222783 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521035222783 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521035222811 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521035222816 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[0\] 0 " "Pin \"Address_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[1\] 0 " "Pin \"Address_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[2\] 0 " "Pin \"Address_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[3\] 0 " "Pin \"Address_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[4\] 0 " "Pin \"Address_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[0\] 0 " "Pin \"Cmd_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[1\] 0 " "Pin \"Cmd_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[2\] 0 " "Pin \"Cmd_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[3\] 0 " "Pin \"Cmd_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[4\] 0 " "Pin \"Cmd_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[5\] 0 " "Pin \"Cmd_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "error_sig 0 " "Pin \"error_sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toggle 0 " "Pin \"toggle\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "go_out 0 " "Pin \"go_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable 0 " "Pin \"enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx_out 0 " "Pin \"Tx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_out 0 " "Pin \"signal_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521035222837 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1521035222837 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521035222997 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521035223038 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521035223215 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521035223593 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1521035223634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521035224098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 14 14:47:04 2018 " "Processing ended: Wed Mar 14 14:47:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521035224098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521035224098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521035224098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521035224098 ""}
