<stg><name>cin_load_ddr_read</name>


<trans_list>

<trans id="454" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="1" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="1" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="27" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="44" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="115" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="116" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="146" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="146" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="148" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %max_pool_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %max_pool)

]]></Node>
<StgValue><ssdm name="max_pool_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %change_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %change)

]]></Node>
<StgValue><ssdm name="change_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %num_tile_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_tile)

]]></Node>
<StgValue><ssdm name="num_tile_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %in_w_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_w_iter)

]]></Node>
<StgValue><ssdm name="in_w_iter_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %in_h_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_h_iter)

]]></Node>
<StgValue><ssdm name="in_h_iter_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %in_num_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_num_iter)

]]></Node>
<StgValue><ssdm name="in_num_iter_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %cin_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cin_offset)

]]></Node>
<StgValue><ssdm name="cin_offset_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %FILTER_S_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %FILTER_S)

]]></Node>
<StgValue><ssdm name="FILTER_S_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %LAYER_IN_NUM_T_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %LAYER_IN_NUM_T)

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %LAYER_IN_W_HW_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_HW)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_HW_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %LAYER_IN_H_HW_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_HW)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_HW_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:13  %global_cin_V_offset_s = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_cin_V_offset)

]]></Node>
<StgValue><ssdm name="global_cin_V_offset_s"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="16">
<![CDATA[
:14  %FILTER_S_cast1_cast = zext i16 %FILTER_S_read to i17

]]></Node>
<StgValue><ssdm name="FILTER_S_cast1_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="16">
<![CDATA[
:15  %LAYER_IN_NUM_T_cast = zext i16 %LAYER_IN_NUM_T_read to i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecMemCore([3240 x i512]* %cin_burst_buf_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %LAYER_IN_H_HW_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:19  %icmp = icmp ne i28 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %notrhs = icmp ugt i32 %LAYER_IN_W_HW_read, 54

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp2 = or i1 %icmp, %max_pool_read

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %brmerge = or i1 %tmp2, %notrhs

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %brmerge, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_s = icmp eq i16 %FILTER_S_read, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond2 = and i1 %tmp_s, %change_read

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond2, label %.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %tmp4 = add i17 -1, %FILTER_S_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="180" st_id="2" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="181" st_id="3" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="182" st_id="4" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="183" st_id="5" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="184" st_id="6" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="32">
<![CDATA[
:9  %tmp_568 = trunc i32 %tmp_374 to i26

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="187" st_id="8" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_375 = mul i32 %tmp_374, %in_num_iter_read

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="16">
<![CDATA[
:10  %tmp_105 = zext i16 %LAYER_IN_NUM_T_read to i26

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:11  %tmp_378 = mul i26 %tmp_105, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="190" st_id="9" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_375 = mul i32 %tmp_374, %in_num_iter_read

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:11  %tmp_378 = mul i26 %tmp_105, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_375 = mul i32 %tmp_374, %in_num_iter_read

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:11  %tmp_378 = mul i26 %tmp_105, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="194" st_id="11" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_375 = mul i32 %tmp_374, %in_num_iter_read

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:11  %tmp_378 = mul i26 %tmp_105, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="196" st_id="12" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_375 = mul i32 %tmp_374, %in_num_iter_read

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:11  %tmp_378 = mul i26 %tmp_105, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_375 = mul i32 %tmp_374, %in_num_iter_read

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="2">
<![CDATA[
:12  %tmp_380 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %tmp_378, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:13  %tmp_517_add = add i28 63, %tmp_380

]]></Node>
<StgValue><ssdm name="tmp_517_add"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_517_add_i32_shr = call i22 @_ssdm_op_PartSelect.i22.i28.i32.i32(i28 %tmp_517_add, i32 6, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_517_add_i32_shr"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="202" st_id="14" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_375 = mul i32 %tmp_374, %in_num_iter_read

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="203" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %global_cin_offset = add i32 %tmp_375, %cin_offset_read

]]></Node>
<StgValue><ssdm name="global_cin_offset"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_567 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cin_offset, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="59" op_0_bw="28">
<![CDATA[
:4  %tmp_377_cast = zext i28 %tmp_567 to i59

]]></Node>
<StgValue><ssdm name="tmp_377_cast"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="59" op_0_bw="58">
<![CDATA[
:5  %global_cin_V_offset_1 = zext i58 %global_cin_V_offset_s to i59

]]></Node>
<StgValue><ssdm name="global_cin_V_offset_1"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
:6  %sum = add i59 %tmp_377_cast, %global_cin_V_offset_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="59">
<![CDATA[
:7  %sum_cast = zext i59 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:8  %global_cin_V_addr = getelementptr i512* %global_cin_V, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="global_cin_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="22">
<![CDATA[
:15  %tmp_517_add_i32_shr_s = zext i22 %tmp_517_add_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_517_add_i32_shr_s"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17  %global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_rd"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17  %global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_rd"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17  %global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_rd"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="214" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17  %global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_rd"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="215" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17  %global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_rd"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="216" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17  %global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_rd"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="217" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="22">
<![CDATA[
:16  %tmp_517_add_i32_shr_1 = zext i22 %tmp_517_add_i32_shr to i27

]]></Node>
<StgValue><ssdm name="tmp_517_add_i32_shr_1"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:17  %global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_rd"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i26 [ 0, %1 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="26">
<![CDATA[
burst.rd.header:1  %indvar_cast = zext i26 %indvar to i27

]]></Node>
<StgValue><ssdm name="indvar_cast"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
burst.rd.header:2  %exitcond2 = icmp eq i27 %indvar_cast, %tmp_517_add_i32_shr_1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.header:3  %indvar_next = add i26 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond2, label %burst.rd.end.loopexit, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="225" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body:4  %global_cin_V_addr_re = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_cin_V_addr)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_re"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_gep_OC_glo)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="26">
<![CDATA[
burst.rd.body:3  %indvar3 = zext i26 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %cin_burst_buf_V_addr = getelementptr [3240 x i512]* %cin_burst_buf_V, i64 0, i64 %indvar3

]]></Node>
<StgValue><ssdm name="cin_burst_buf_V_addr"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
burst.rd.body:6  store i512 %global_cin_V_addr_re, i512* %cin_burst_buf_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end.loopexit:0  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="17">
<![CDATA[
:1  %tmp4_cast = sext i17 %tmp4 to i32

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_389 = add i32 %LAYER_IN_W_T_read, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="237" st_id="29" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="238" st_id="30" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="240" st_id="31" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="242" st_id="32" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="243" st_id="32" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="244" st_id="33" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="246" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_388 = add i32 %LAYER_IN_H_T_read, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="249" st_id="35" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="32">
<![CDATA[
:7  %tmp_571 = trunc i32 %tmp_391 to i17

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="252" st_id="36" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_572 = shl i32 %tmp_391, 2

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="254" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_538_add = add i32 63, %tmp_572

]]></Node>
<StgValue><ssdm name="tmp_538_add"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_538_add_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_538_add, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_538_add_i32_shr"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="256" st_id="37" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="58" op_0_bw="32">
<![CDATA[
:12  %cast = zext i32 %tmp_388 to i58

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="58" op_0_bw="26">
<![CDATA[
:13  %cast3 = zext i26 %tmp_538_add_i32_shr to i58

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:14  %bound = mul i58 %cast, %cast3

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="260" st_id="38" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:14  %bound = mul i58 %cast, %cast3

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="262" st_id="39" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:14  %bound = mul i58 %cast, %cast3

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="264" st_id="40" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="265" st_id="40" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:14  %bound = mul i58 %cast, %cast3

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="266" st_id="41" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="267" st_id="41" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:14  %bound = mul i58 %cast, %cast3

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="268" st_id="42" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:14  %bound = mul i58 %cast, %cast3

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="270" st_id="43" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="26">
<![CDATA[
:11  %tmp_396 = zext i26 %tmp_538_add_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="272" st_id="43" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:14  %bound = mul i58 %cast, %cast3

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %burst.rd.header22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="274" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="58" op_0_bw="58" op_1_bw="0">
<![CDATA[
burst.rd.header22:0  %indvar_flatten = phi i58 [ 0, %3 ], [ %indvar_flatten_next, %BurstBB ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="275" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.header22:1  %hh2 = phi i32 [ 0, %3 ], [ %tmp_462_cast_mid2_v_s, %BurstBB ]

]]></Node>
<StgValue><ssdm name="hh2"/></StgValue>
</operation>

<operation id="276" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.rd.header22:2  %indvar2 = phi i26 [ 0, %3 ], [ %indvar_next9, %BurstBB ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="277" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.header22:3  %exitcond_flatten = icmp eq i58 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="278" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.header22:4  %indvar_flatten_next = add i58 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="279" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header22:5  br i1 %exitcond_flatten, label %.loopexit.loopexit17, label %burst.rd.end21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:0  %hh = add nsw i32 1, %hh2

]]></Node>
<StgValue><ssdm name="hh"/></StgValue>
</operation>

<operation id="281" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.end21:2  %exitcond = icmp eq i26 %indvar2, %tmp_538_add_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="282" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
burst.rd.end21:3  %indvar2_mid2 = select i1 %exitcond, i26 0, i26 %indvar2

]]></Node>
<StgValue><ssdm name="indvar2_mid2"/></StgValue>
</operation>

<operation id="283" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end21:4  %tmp_462_cast_mid2_v_s = select i1 %exitcond, i32 %hh, i32 %hh2

]]></Node>
<StgValue><ssdm name="tmp_462_cast_mid2_v_s"/></StgValue>
</operation>

<operation id="284" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="32">
<![CDATA[
burst.rd.end21:5  %tmp_573 = trunc i32 %tmp_462_cast_mid2_v_s to i17

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="285" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.end21:23  %indvar_next9 = add i26 1, %indvar2_mid2

]]></Node>
<StgValue><ssdm name="indvar_next9"/></StgValue>
</operation>

<operation id="286" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="26">
<![CDATA[
burst.rd.end21:24  %tmp_575 = trunc i26 %indvar2_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="287" st_id="44" stage="62" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="288" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end21:6  %tmp_462_cast_mid2_v_2 = mul i17 %tmp_571, %tmp_573

]]></Node>
<StgValue><ssdm name="tmp_462_cast_mid2_v_2"/></StgValue>
</operation>

<operation id="289" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:8  %tmp_398_mid2_v_v_v_v_1 = add i32 %tmp_462_cast_mid2_v_s, %in_h_iter_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_1"/></StgValue>
</operation>

<operation id="290" st_id="45" stage="61" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="291" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end21:6  %tmp_462_cast_mid2_v_2 = mul i17 %tmp_571, %tmp_573

]]></Node>
<StgValue><ssdm name="tmp_462_cast_mid2_v_2"/></StgValue>
</operation>

<operation id="292" st_id="46" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:9  %tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_2"/></StgValue>
</operation>

<operation id="293" st_id="46" stage="60" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="294" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end21:6  %tmp_462_cast_mid2_v_2 = mul i17 %tmp_571, %tmp_573

]]></Node>
<StgValue><ssdm name="tmp_462_cast_mid2_v_2"/></StgValue>
</operation>

<operation id="295" st_id="47" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:9  %tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_2"/></StgValue>
</operation>

<operation id="296" st_id="47" stage="59" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="297" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end21:7  %tmp_462_cast_mid2 = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %tmp_462_cast_mid2_v_2, i32 4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_462_cast_mid2"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:9  %tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_2"/></StgValue>
</operation>

<operation id="299" st_id="48" stage="58" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
BurstBB:1  %tmp_170 = add i13 %tmp_462_cast_mid2, %tmp_575

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="301" st_id="49" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:9  %tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_2"/></StgValue>
</operation>

<operation id="302" st_id="49" stage="57" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="303" st_id="50" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:9  %tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_2"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="56" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="305" st_id="51" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:9  %tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_2"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="55" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="307" st_id="52" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:9  %tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_2"/></StgValue>
</operation>

<operation id="308" st_id="52" stage="54" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="309" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:10  %tmp_398_mid2_v_v_v_v_3 = add i32 %tmp_398_mid2_v_v_v_v_2, %in_w_iter_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v_3"/></StgValue>
</operation>

<operation id="310" st_id="53" stage="53" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="311" st_id="54" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:11  %tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="52" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="313" st_id="55" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:11  %tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="314" st_id="55" stage="51" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="315" st_id="56" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:11  %tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="316" st_id="56" stage="50" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="317" st_id="57" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:11  %tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="318" st_id="57" stage="49" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="319" st_id="58" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:11  %tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="320" st_id="58" stage="48" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="321" st_id="59" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:11  %tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="322" st_id="59" stage="47" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="323" st_id="60" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:11  %tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="324" st_id="60" stage="46" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="325" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:12  %tmp_398_mid2_v_v_v = add i32 %tmp_398_mid2_v_v_v_v, %cin_offset_read

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v_v"/></StgValue>
</operation>

<operation id="326" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end21:13  %tmp_398_mid2_v_v = add i32 %tmp_398_mid2_v_v_v, %tmp_390

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_v_v"/></StgValue>
</operation>

<operation id="327" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end21:14  %tmp_574 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_398_mid2_v_v, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="328" st_id="61" stage="45" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="329" st_id="62" stage="44" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="330" st_id="63" stage="43" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="331" st_id="64" stage="42" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="332" st_id="65" stage="41" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="333" st_id="66" stage="40" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="334" st_id="67" stage="39" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="335" st_id="68" stage="38" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="336" st_id="69" stage="37" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="337" st_id="70" stage="36" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="338" st_id="71" stage="35" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="339" st_id="72" stage="34" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="340" st_id="73" stage="33" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="341" st_id="74" stage="32" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="342" st_id="75" stage="31" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="343" st_id="76" stage="30" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="344" st_id="77" stage="29" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="345" st_id="78" stage="28" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="346" st_id="79" stage="27" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="347" st_id="80" stage="26" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="348" st_id="81" stage="25" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="349" st_id="82" stage="24" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="350" st_id="83" stage="23" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="351" st_id="84" stage="22" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="352" st_id="85" stage="21" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="353" st_id="86" stage="20" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="354" st_id="87" stage="19" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="355" st_id="88" stage="18" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="356" st_id="89" stage="17" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="357" st_id="90" stage="16" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="358" st_id="91" stage="15" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="359" st_id="92" stage="14" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="360" st_id="93" stage="13" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="361" st_id="94" stage="12" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="362" st_id="95" stage="11" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="363" st_id="96" stage="10" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="364" st_id="97" stage="9" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="365" st_id="98" stage="8" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="366" st_id="99" stage="7" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="367" st_id="100" stage="6" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="368" st_id="101" stage="5" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="369" st_id="102" stage="4" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="370" st_id="103" stage="3" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="371" st_id="104" stage="2" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="372" st_id="105" stage="1" lat="62">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:25  %tmp_576 = urem i58 %indvar_flatten, %cast3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="373" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="59" op_0_bw="28">
<![CDATA[
burst.rd.end21:15  %tmp_398_mid2_cast = zext i28 %tmp_574 to i59

]]></Node>
<StgValue><ssdm name="tmp_398_mid2_cast"/></StgValue>
</operation>

<operation id="374" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="59" op_0_bw="58">
<![CDATA[
burst.rd.end21:17  %global_cin_V_offset_3 = zext i58 %global_cin_V_offset_s to i59

]]></Node>
<StgValue><ssdm name="global_cin_V_offset_3"/></StgValue>
</operation>

<operation id="375" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
burst.rd.end21:18  %sum6 = add i59 %tmp_398_mid2_cast, %global_cin_V_offset_3

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="376" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="58" op_1_bw="58">
<![CDATA[
burst.rd.end21:26  %tmp_577 = icmp eq i58 %tmp_576, 0

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="377" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end21:27  br i1 %tmp_577, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="378" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="59">
<![CDATA[
burst.rd.end21:19  %sum6_cast = zext i59 %sum6 to i64

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="379" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
burst.rd.end21:20  %global_cin_V_addr_2 = getelementptr i512* %global_cin_V, i64 %sum6_cast

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="107" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_4_s"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="381" st_id="108" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_4_s"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="382" st_id="109" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_4_s"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="383" st_id="110" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_4_s"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="384" st_id="111" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_4_s"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="385" st_id="112" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_4_s"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="386" st_id="113" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_4_s"/></StgValue>
</operation>

<operation id="387" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="388" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
BurstBB:0  %global_cin_V_addr_2_s = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_cin_V_addr_2)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_2_s"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="389" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end21:1  call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @L_memcpy_OC_cin_burs)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.end21:16  %burstread_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin6"/></StgValue>
</operation>

<operation id="391" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.end21:21  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end21:22  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @memcpy_OC_cin_burst_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="13">
<![CDATA[
BurstBB:2  %tmp_170_cast = zext i13 %tmp_170 to i64

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="394" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
BurstBB:3  %cin_burst_buf_V_addr_2 = getelementptr [3240 x i512]* %cin_burst_buf_V, i64 0, i64 %tmp_170_cast

]]></Node>
<StgValue><ssdm name="cin_burst_buf_V_addr_2"/></StgValue>
</operation>

<operation id="395" st_id="115" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
BurstBB:4  store i512 %global_cin_V_addr_2_s, i512* %cin_burst_buf_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
BurstBB:5  %burstread_rend34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin6)

]]></Node>
<StgValue><ssdm name="burstread_rend34"/></StgValue>
</operation>

<operation id="397" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
BurstBB:6  br label %burst.rd.header22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="398" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit17:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="399" st_id="117" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="400" st_id="118" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="401" st_id="119" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="402" st_id="120" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="403" st_id="121" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="404" st_id="122" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="405" st_id="123" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="406" st_id="124" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="407" st_id="125" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="408" st_id="126" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="409" st_id="127" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="410" st_id="128" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="411" st_id="129" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="412" st_id="130" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_382 = mul i32 %tmp_381, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="413" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:10  %tmp_570 = shl i32 %tmp_381, 2

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="414" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:11  %tmp_528_add = add i32 63, %tmp_570

]]></Node>
<StgValue><ssdm name="tmp_528_add"/></StgValue>
</operation>

<operation id="415" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:12  %tmp_528_add_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_528_add, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_528_add_i32_shr"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="416" st_id="131" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_382 = mul i32 %tmp_381, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="417" st_id="132" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_382 = mul i32 %tmp_381, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="418" st_id="133" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_382 = mul i32 %tmp_381, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="419" st_id="134" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_382 = mul i32 %tmp_381, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="420" st_id="135" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_382 = mul i32 %tmp_381, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="421" st_id="136" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_382 = mul i32 %tmp_381, %num_tile_read

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="422" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %global_cin_offset_1 = add i32 %tmp_382, %cin_offset_read

]]></Node>
<StgValue><ssdm name="global_cin_offset_1"/></StgValue>
</operation>

<operation id="423" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_569 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cin_offset_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="424" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="59" op_0_bw="28">
<![CDATA[
.preheader.preheader:5  %tmp_384_cast = zext i28 %tmp_569 to i59

]]></Node>
<StgValue><ssdm name="tmp_384_cast"/></StgValue>
</operation>

<operation id="425" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="59" op_0_bw="58">
<![CDATA[
.preheader.preheader:6  %global_cin_V_offset_2 = zext i58 %global_cin_V_offset_s to i59

]]></Node>
<StgValue><ssdm name="global_cin_V_offset_2"/></StgValue>
</operation>

<operation id="426" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
.preheader.preheader:7  %sum4 = add i59 %tmp_384_cast, %global_cin_V_offset_2

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="427" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="59">
<![CDATA[
.preheader.preheader:8  %sum4_cast = zext i59 %sum4 to i64

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="428" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader.preheader:9  %global_cin_V_addr_1 = getelementptr i512* %global_cin_V, i64 %sum4_cast

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1"/></StgValue>
</operation>

<operation id="429" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="26">
<![CDATA[
.preheader.preheader:13  %tmp_392 = zext i26 %tmp_528_add_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="430" st_id="139" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="431" st_id="140" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="432" st_id="141" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="433" st_id="142" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="434" st_id="143" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="435" st_id="144" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="436" st_id="145" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:14  %global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_s"/></StgValue>
</operation>

<operation id="437" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:15  br label %burst.rd.header8.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="438" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
burst.rd.header8.0:0  %indvar9 = phi i26 [ 0, %.preheader.preheader ], [ %indvar_next3, %burst.rd.body9.0 ]

]]></Node>
<StgValue><ssdm name="indvar9"/></StgValue>
</operation>

<operation id="439" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.header8.0:1  %exitcond7 = icmp eq i26 %indvar9, %tmp_528_add_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="440" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
burst.rd.header8.0:2  %indvar_next3 = add i26 %indvar9, 1

]]></Node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="441" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header8.0:3  br i1 %exitcond7, label %.loopexit.loopexit, label %burst.rd.body9.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="442" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body9.0:4  %global_cin_V_addr_1_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_cin_V_addr_1)

]]></Node>
<StgValue><ssdm name="global_cin_V_addr_1_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="443" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body9.0:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="444" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body9.0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body9.0:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_gep_OC_glo)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="26">
<![CDATA[
burst.rd.body9.0:3  %indvar1 = zext i26 %indvar9 to i64

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="447" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body9.0:5  %cin_burst_buf_V_addr_1 = getelementptr [3240 x i512]* %cin_burst_buf_V, i64 0, i64 %indvar1

]]></Node>
<StgValue><ssdm name="cin_burst_buf_V_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="148" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
burst.rd.body9.0:6  store i512 %global_cin_V_addr_1_1, i512* %cin_burst_buf_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body9.0:7  %burstread_rend20_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

]]></Node>
<StgValue><ssdm name="burstread_rend20_0"/></StgValue>
</operation>

<operation id="450" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body9.0:8  br label %burst.rd.header8.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="451" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
burst.rd.end:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
