
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2415.406 ; gain = 0.000 ; free physical = 275 ; free virtual = 1581
INFO: [Netlist 29-17] Analyzing 760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.406 ; gain = 0.000 ; free physical = 157 ; free virtual = 1490
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2431.301 ; gain = 15.895 ; free physical = 139 ; free virtual = 1473

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 109400738

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.113 ; gain = 129.812 ; free physical = 68 ; free virtual = 1044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 77981ab7

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2743.020 ; gain = 0.000 ; free physical = 80 ; free virtual = 879
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 77981ab7

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2743.020 ; gain = 0.000 ; free physical = 80 ; free virtual = 879
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c558cec7

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2743.020 ; gain = 0.000 ; free physical = 80 ; free virtual = 880
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG DaS_p/DaScomp7_clk_reg_n_0_BUFG_inst to drive 33 load(s) on clock net DaS_p/DaScomp7_clk_reg_n_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: d47c2e20

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2743.020 ; gain = 0.000 ; free physical = 80 ; free virtual = 881
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d47c2e20

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2743.020 ; gain = 0.000 ; free physical = 80 ; free virtual = 881
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3530c3d8

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2743.020 ; gain = 0.000 ; free physical = 80 ; free virtual = 881
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               2  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2751.023 ; gain = 0.000 ; free physical = 80 ; free virtual = 884
Ending Logic Optimization Task | Checksum: fe929e7d

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2751.023 ; gain = 8.004 ; free physical = 80 ; free virtual = 884

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fe929e7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2751.023 ; gain = 0.000 ; free physical = 80 ; free virtual = 886

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fe929e7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.023 ; gain = 0.000 ; free physical = 80 ; free virtual = 886

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.023 ; gain = 0.000 ; free physical = 80 ; free virtual = 886
Ending Netlist Obfuscation Task | Checksum: fe929e7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.023 ; gain = 0.000 ; free physical = 80 ; free virtual = 886
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2751.023 ; gain = 335.617 ; free physical = 78 ; free virtual = 886
INFO: [Common 17-1381] The checkpoint '/home/indi/Documents/EDSP/BikeSafety/BikeSafety.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/indi/Documents/EDSP/BikeSafety/BikeSafety.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 809
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2265e5c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 809

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9f32bb6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 104 ; free virtual = 824

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ded4afd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 93 ; free virtual = 820

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ded4afd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 93 ; free virtual = 820
Phase 1 Placer Initialization | Checksum: 14ded4afd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 91 ; free virtual = 819

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14ded4afd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 89 ; free virtual = 818

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14ded4afd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 89 ; free virtual = 818

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14ded4afd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 89 ; free virtual = 818

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 120af61c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 72 ; free virtual = 761
Phase 2 Global Placement | Checksum: 120af61c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 72 ; free virtual = 761

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 120af61c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 72 ; free virtual = 761

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: df7a667c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 72 ; free virtual = 762

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 153bafc30

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 762

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 153bafc30

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 762

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b2b7daca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 72 ; free virtual = 755

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b2b7daca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 755

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b2b7daca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 755
Phase 3 Detail Placement | Checksum: b2b7daca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 755

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: b2b7daca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 755

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b2b7daca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 756

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b2b7daca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 756
Phase 4.3 Placer Reporting | Checksum: b2b7daca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 71 ; free virtual = 756

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 70 ; free virtual = 756

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 70 ; free virtual = 756
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11bab213a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 67 ; free virtual = 756
Ending Placer Task | Checksum: 9317a383

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2835.605 ; gain = 0.000 ; free physical = 64 ; free virtual = 756
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2835.605 ; gain = 2.969 ; free physical = 63 ; free virtual = 757
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2843.609 ; gain = 0.000 ; free physical = 94 ; free virtual = 748
INFO: [Common 17-1381] The checkpoint '/home/indi/Documents/EDSP/BikeSafety/BikeSafety.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2859.617 ; gain = 0.000 ; free physical = 67 ; free virtual = 712
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2859.617 ; gain = 0.000 ; free physical = 64 ; free virtual = 712
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2859.617 ; gain = 0.000 ; free physical = 75 ; free virtual = 706
INFO: [Common 17-1381] The checkpoint '/home/indi/Documents/EDSP/BikeSafety/BikeSafety.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b19a34c ConstDB: 0 ShapeSum: 87fe0037 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cdd5569d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2986.754 ; gain = 97.680 ; free physical = 68 ; free virtual = 545
Post Restoration Checksum: NetGraph: 1abd1715 NumContArr: b3183f88 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cdd5569d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2987.750 ; gain = 98.676 ; free physical = 72 ; free virtual = 539

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cdd5569d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2987.750 ; gain = 98.676 ; free physical = 83 ; free virtual = 539
Phase 2 Router Initialization | Checksum: e35d9615

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 65 ; free virtual = 511

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15988
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15988
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e35d9615

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 73 ; free virtual = 518
Phase 3 Initial Routing | Checksum: c23b2a09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 71 ; free virtual = 518

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 578
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 88a4ea33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 71 ; free virtual = 518
Phase 4 Rip-up And Reroute | Checksum: 88a4ea33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 71 ; free virtual = 518

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 88a4ea33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 71 ; free virtual = 518

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 88a4ea33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 71 ; free virtual = 518
Phase 6 Post Hold Fix | Checksum: 88a4ea33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 71 ; free virtual = 518

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.22849 %
  Global Horizontal Routing Utilization  = 3.08342 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 88a4ea33

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 71 ; free virtual = 519

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 88a4ea33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 69 ; free virtual = 517

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e7be8046

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 68 ; free virtual = 518
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3023.633 ; gain = 134.559 ; free physical = 68 ; free virtual = 522

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3023.633 ; gain = 164.016 ; free physical = 65 ; free virtual = 523
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3031.637 ; gain = 0.000 ; free physical = 65 ; free virtual = 536
INFO: [Common 17-1381] The checkpoint '/home/indi/Documents/EDSP/BikeSafety/BikeSafety.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/indi/Documents/EDSP/BikeSafety/BikeSafety.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/indi/Documents/EDSP/BikeSafety/BikeSafety.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 23:24:40 2023...
