Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'count1' is driven by invalid combination of procedural drivers [C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/module_Hz/module_Hz.srcs/sources_1/new/test_bench.sv:27]
WARNING: [VRFC 10-2921] 'count1' driven by this always_ff block should not be driven by any other process [C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/module_Hz/module_Hz.srcs/sources_1/new/test_bench.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
