// Seed: 2606255847
module module_0;
  tri1 id_1 = 1;
  id_3(
      .id_0(id_2), .id_1(id_1), .id_2({1, 1}), .id_3(1)
  );
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    output wor id_4,
    input uwire id_5
    , id_8,
    output supply1 id_6
);
  wor id_9 = 1;
  module_0();
endmodule
module module_2 ();
  logic [7:0] id_1;
  supply0 id_2;
  assign id_2 = 1;
  always @(1 or posedge 1) begin
    force id_2 = id_1[1];
  end
  module_0();
endmodule
