Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrador\Documents\Sistemas_Digitais_II\nios2\microcontrolador.qsys --block-symbol-file --output-directory=C:\Users\Administrador\Documents\Sistemas_Digitais_II\nios2\microcontrolador --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading nios2/microcontrolador.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding pinos_entrada [altera_avalon_pio 20.1]
Progress: Parameterizing module pinos_entrada
Progress: Adding pinos_saida [altera_avalon_pio 20.1]
Progress: Parameterizing module pinos_saida
Progress: Adding sys_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: microcontrolador.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: microcontrolador.pinos_entrada: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: microcontrolador.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: microcontrolador.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrador\Documents\Sistemas_Digitais_II\nios2\microcontrolador.qsys --synthesis=VHDL --output-directory=C:\Users\Administrador\Documents\Sistemas_Digitais_II\nios2\microcontrolador\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading nios2/microcontrolador.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 20.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding pinos_entrada [altera_avalon_pio 20.1]
Progress: Parameterizing module pinos_entrada
Progress: Adding pinos_saida [altera_avalon_pio 20.1]
Progress: Parameterizing module pinos_saida
Progress: Adding sys_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: microcontrolador.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: microcontrolador.pinos_entrada: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: microcontrolador.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: microcontrolador.sysid: Time stamp will be automatically updated when this component is generated.
Info: microcontrolador: Generating microcontrolador "microcontrolador" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'microcontrolador_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=microcontrolador_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0002_jtag_uart_gen//microcontrolador_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'microcontrolador_jtag_uart'
Info: jtag_uart: "microcontrolador" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2: "microcontrolador" instantiated altera_nios2_gen2 "nios2"
Info: onchip_mem: Starting RTL generation for module 'microcontrolador_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=microcontrolador_onchip_mem --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0003_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0003_onchip_mem_gen//microcontrolador_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'microcontrolador_onchip_mem'
Info: onchip_mem: "microcontrolador" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: pinos_entrada: Starting RTL generation for module 'microcontrolador_pinos_entrada'
Info: pinos_entrada:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=microcontrolador_pinos_entrada --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0004_pinos_entrada_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0004_pinos_entrada_gen//microcontrolador_pinos_entrada_component_configuration.pl  --do_build_sim=0  ]
Info: pinos_entrada: Done RTL generation for module 'microcontrolador_pinos_entrada'
Info: pinos_entrada: "microcontrolador" instantiated altera_avalon_pio "pinos_entrada"
Info: pinos_saida: Starting RTL generation for module 'microcontrolador_pinos_saida'
Info: pinos_saida:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=microcontrolador_pinos_saida --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0005_pinos_saida_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0005_pinos_saida_gen//microcontrolador_pinos_saida_component_configuration.pl  --do_build_sim=0  ]
Info: pinos_saida: Done RTL generation for module 'microcontrolador_pinos_saida'
Info: pinos_saida: "microcontrolador" instantiated altera_avalon_pio "pinos_saida"
Info: sys_timer: Starting RTL generation for module 'microcontrolador_sys_timer'
Info: sys_timer:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=microcontrolador_sys_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0006_sys_timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0006_sys_timer_gen//microcontrolador_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'microcontrolador_sys_timer'
Info: sys_timer: "microcontrolador" instantiated altera_avalon_timer "sys_timer"
Info: sysid: "microcontrolador" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "microcontrolador" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "microcontrolador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "microcontrolador" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'microcontrolador_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=microcontrolador_nios2_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt0265_8912077341136208190.dir/0010_cpu_gen//microcontrolador_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.26 20:42:04 (*) Starting Nios II generation
Info: cpu: # 2025.06.26 20:42:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.26 20:42:04 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.26 20:42:05 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.26 20:42:05 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.26 20:42:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'microcontrolador_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Administrador/Documents/Sistemas_Digitais_II/nios2/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Administrador/Documents/Sistemas_Digitais_II/nios2/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Administrador/Documents/Sistemas_Digitais_II/nios2/microcontrolador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: microcontrolador: Done "microcontrolador" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
