<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 127 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v</a>
time_elapsed: 0.096s
ram usage: 11120 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v</a>
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:57</a>:39: Implicit conversion of real to integer
                  ... Use &#34;/* verilator lint_off REALCVT */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:58</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:59</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:60</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:61</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:62</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:63</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:65</a>:39: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-66" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:66</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:67</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-68" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:68</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-69" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:69</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-70" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:70</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-71" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:71</a>:37: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-73" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:73</a>:39: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-74" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:74</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:75</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-76" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:76</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-77" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:77</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-78" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:78</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-79" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:79</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-REALCVT: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:81</a>:39: Implicit conversion of real to integer
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-82" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:82</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-83" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:83</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s2&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-84" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:84</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_u4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-85" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:85</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_s4&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-86" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:86</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_ux&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-87" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:87</a>:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;src_sx&#39; generates 8 bits.
                                                                                                   : ... In instance implicit_cast
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/implicit_cast5.v.html#l-102" target="file-frame">third_party/tests/ivtest/ivltests/implicit_cast5.v:102</a>:4: Unsupported: Ignoring delay on this delayed statement.
                                                                                                     : ... In instance implicit_cast
+ make -C vbuild -f Vtop.mk
make[1]: warning: jobserver unavailable: using -j1.  Add &#39;+&#39; to parent make rule.
make[1]: Entering directory &#39;/tmpfs/tmp/tmpu9fa2gwt/vbuild&#39;
Vtop.mk:13: warning: NUL character seen; rest of line ignored
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o vmain.o ../vmain.cpp
make[1]: ccache: Command not found
Vtop.mk:59: recipe for target &#39;vmain.o&#39; failed
make[1]: *** [vmain.o] Error 127
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o verilated.o /home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.cpp
make[1]: ccache: Command not found
/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.mk:218: recipe for target &#39;verilated.o&#39; failed
make[1]: *** [verilated.o] Error 127
/home/kbuilder/miniconda/envs/sv-test-env/bin/perl /home/kbuilder/miniconda/envs/sv-test-env/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop.cpp &gt; Vtop__ALLfast.cpp
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o Vtop__ALLfast.o Vtop__ALLfast.cpp
make[1]: ccache: Command not found
/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.mk:211: recipe for target &#39;Vtop__ALLfast.o&#39; failed
make[1]: *** [Vtop__ALLfast.o] Error 127
/home/kbuilder/miniconda/envs/sv-test-env/bin/perl /home/kbuilder/miniconda/envs/sv-test-env/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop__Syms.cpp &gt; Vtop__ALLslow.cpp
ccache x86_64-conda_cos6-linux-gnu-c++ -fvisibility-inlines-hidden -std=c++17 -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -pipe -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -DNDEBUG -D_FORTIFY_SOURCE=2 -O2 -isystem /home/kbuilder/miniconda/envs/sv-test-env/include -I.  -MMD -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include -I/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o Vtop__ALLslow.o Vtop__ALLslow.cpp
make[1]: ccache: Command not found
/home/kbuilder/miniconda/envs/sv-test-env/share/verilator/include/verilated.mk:214: recipe for target &#39;Vtop__ALLslow.o&#39; failed
make[1]: *** [Vtop__ALLslow.o] Error 127
make[1]: Target &#39;default&#39; not remade because of errors.
make[1]: Leaving directory &#39;/tmpfs/tmp/tmpu9fa2gwt/vbuild&#39;
+ ./vbuild/vmain
scr.sh: 4: scr.sh: ./vbuild/vmain: not found

</pre>
</body>