#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 24 14:34:07 2023
# Process ID: 36024
# Current directory: D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1
# Command line: vivado.exe -log design_1_proc_sys_reset_fclk0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_proc_sys_reset_fclk0_0.tcl
# Log file: D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0.vds
# Journal file: D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1\vivado.jou
# Running On: DESKTOP-UR3KT7E, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
source design_1_proc_sys_reset_fclk0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 374.746 ; gain = 49.133
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/ip_repo/AXI4_ImageProcessor_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_fclk0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 263b5ca1602ae7e5 to dir: D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.cache/ip/2022.2/2/6/263b5ca1602ae7e5/design_1_proc_sys_reset_0_0.dcp to D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.cache/ip/2022.2/2/6/263b5ca1602ae7e5/design_1_proc_sys_reset_0_0_sim_netlist.v to D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.cache/ip/2022.2/2/6/263b5ca1602ae7e5/design_1_proc_sys_reset_0_0_sim_netlist.vhdl to D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.cache/ip/2022.2/2/6/263b5ca1602ae7e5/design_1_proc_sys_reset_0_0_stub.v to D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.cache/ip/2022.2/2/6/263b5ca1602ae7e5/design_1_proc_sys_reset_0_0_stub.vhdl to D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_proc_sys_reset_fclk0_0, cache-ID = 263b5ca1602ae7e5.
INFO: [Common 17-206] Exiting Vivado at Wed May 24 14:34:31 2023...
