/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb32768x18m16sso (user specify : TS1N28HPCPHVTB32768X18M16SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 14:38:57										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb32768x18m16sso_ffg0p99vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffg0p99vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg0p99vm40c ;
    default_max_transition : 0.255000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_17_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 18 ;
    bit_from : 17 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB32768X18M16SSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 18 ;
    }
    area : 122022.961950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002693 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "3.542943" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "110.784960" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "9.422189, 9.427789, 9.438189, 9.439989, 9.460689" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.622353, 0.625489, 0.627966, 0.631098, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "9.422189, 9.427789, 9.438189, 9.439989, 9.460689" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000971 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.118888" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "10.517067" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.833508, 0.837608, 0.842008, 0.849608, 0.873108" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.622353, 0.625489, 0.627966, 0.631098, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.833508, 0.837608, 0.842008, 0.849608, 0.873108" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_17_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[17:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.009504, 0.009504, 0.009504, 0.009504, 0.009504" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006732, 0.006732, 0.006732, 0.006732, 0.006732" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "5.324462, 5.347962, 5.380862, 5.513762, 5.844562",\
              "5.328162, 5.351662, 5.384562, 5.517462, 5.848262",\
              "5.333362, 5.356862, 5.389762, 5.522662, 5.853462",\
              "5.342762, 5.366262, 5.399162, 5.532062, 5.862862",\
              "5.366862, 5.390362, 5.423262, 5.556162, 5.886962"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010500, 0.020800, 0.032000, 0.086300, 0.220800" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.393944, 4.417444, 4.450344, 4.583244, 4.914044",\
              "4.397644, 4.421144, 4.454044, 4.586944, 4.917744",\
              "4.402844, 4.426344, 4.459244, 4.592144, 4.922944",\
              "4.412244, 4.435744, 4.468644, 4.601544, 4.932344",\
              "4.436344, 4.459844, 4.492744, 4.625644, 4.956444"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.011100, 0.020300, 0.031200, 0.085400, 0.218600" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.395665, 0.405295, 0.414745, 0.453715, 0.549745",\
              "0.399715, 0.409345, 0.418795, 0.457765, 0.553795",\
              "0.402595, 0.412225, 0.421675, 0.460645, 0.556675",\
              "0.404935, 0.414565, 0.424015, 0.462985, 0.559015",\
              "0.409705, 0.419335, 0.428785, 0.467755, 0.563785"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.395665, 0.405295, 0.414745, 0.453715, 0.549745",\
              "0.399715, 0.409345, 0.418795, 0.457765, 0.553795",\
              "0.402595, 0.412225, 0.421675, 0.460645, 0.556675",\
              "0.404935, 0.414565, 0.424015, 0.462985, 0.559015",\
              "0.409705, 0.419335, 0.428785, 0.467755, 0.563785"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.007800, 0.023800, 0.045700, 0.131900, 0.348800" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.007800, 0.023800, 0.045700, 0.131900, 0.348800" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.619974, 0.634662, 0.655614, 0.739746, 0.950778",\
              "0.623970, 0.638658, 0.659610, 0.743742, 0.954774",\
              "0.627966, 0.642654, 0.663606, 0.747738, 0.958770",\
              "0.631098, 0.645786, 0.666738, 0.750870, 0.961902",\
              "0.636174, 0.650862, 0.671814, 0.755946, 0.966978"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.010700, 0.040300, 0.081800, 0.241900, 0.643500" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.619974, 0.634662, 0.655614, 0.739746, 0.950778",\
              "0.623970, 0.638658, 0.659610, 0.743742, 0.954774",\
              "0.627966, 0.642654, 0.663606, 0.747738, 0.958770",\
              "0.631098, 0.645786, 0.666738, 0.750870, 0.961902",\
              "0.636174, 0.650862, 0.671814, 0.755946, 0.966978"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010700, 0.040300, 0.081800, 0.241900, 0.643500" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.255000 ;
        capacitance : 0.047055 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.103824, 0.107856, 0.111440, 0.114576, 0.318750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.124121, 0.127929, 0.133977, 0.142041, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.622353, 0.625489, 0.627966, 0.631098, 0.796875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.622353, 0.625489, 0.627966, 0.631098, 0.796875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "11.753379" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "13.137993" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.080586" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000900 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.051876" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.048015" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104121, 0.108951, 0.114621, 0.123756, 0.143706",\
              "0.104226, 0.109056, 0.114726, 0.123861, 0.143811",\
              "0.104121, 0.108951, 0.114621, 0.123756, 0.143706",\
              "0.104121, 0.108951, 0.114621, 0.123756, 0.143706",\
              "0.104016, 0.108846, 0.114516, 0.123651, 0.143601"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104121, 0.108951, 0.114621, 0.123756, 0.143706",\
              "0.104226, 0.109056, 0.114726, 0.123861, 0.143811",\
              "0.104121, 0.108951, 0.114621, 0.123756, 0.143706",\
              "0.104121, 0.108951, 0.114621, 0.123756, 0.143706",\
              "0.104016, 0.108846, 0.114516, 0.123651, 0.143601"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072194, 0.067354, 0.062844, 0.055694, 0.043044",\
              "0.076374, 0.071534, 0.067024, 0.059874, 0.047224",\
              "0.079454, 0.074614, 0.070104, 0.062954, 0.050304",\
              "0.083524, 0.078684, 0.074174, 0.067024, 0.054374",\
              "0.088584, 0.083744, 0.079234, 0.072084, 0.059434"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072194, 0.067354, 0.062844, 0.055694, 0.043044",\
              "0.076374, 0.071534, 0.067024, 0.059874, 0.047224",\
              "0.079454, 0.074614, 0.070104, 0.062954, 0.050304",\
              "0.083524, 0.078684, 0.074174, 0.067024, 0.054374",\
              "0.088584, 0.083744, 0.079234, 0.072084, 0.059434"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001110 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.020196" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.024057" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078",\
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078",\
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078",\
              "0.057588, 0.062313, 0.067248, 0.073758, 0.092973",\
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078",\
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078",\
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078",\
              "0.057588, 0.062313, 0.067248, 0.073758, 0.092973",\
              "0.057693, 0.062418, 0.067353, 0.073863, 0.093078"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074614, 0.070324, 0.066474, 0.061634, 0.053934",\
              "0.078794, 0.074504, 0.070654, 0.065814, 0.058114",\
              "0.081984, 0.077694, 0.073844, 0.069004, 0.061304",\
              "0.085944, 0.081654, 0.077804, 0.072964, 0.065264",\
              "0.091004, 0.086714, 0.082864, 0.078024, 0.070324"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074614, 0.070324, 0.066474, 0.061634, 0.053934",\
              "0.078794, 0.074504, 0.070654, 0.065814, 0.058114",\
              "0.081984, 0.077694, 0.073844, 0.069004, 0.061304",\
              "0.085944, 0.081654, 0.077804, 0.072964, 0.065264",\
              "0.091004, 0.086714, 0.082864, 0.078024, 0.070324"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000855 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.009603" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011583" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075252, 0.079977, 0.085122, 0.093207, 0.113262",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075252, 0.079977, 0.085122, 0.093207, 0.113262",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052",\
              "0.075042, 0.079767, 0.084912, 0.092997, 0.113052"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076044, 0.072634, 0.070214, 0.067684, 0.065704",\
              "0.080224, 0.076814, 0.074394, 0.071864, 0.069884",\
              "0.083304, 0.079894, 0.077474, 0.074944, 0.072964",\
              "0.087374, 0.083964, 0.081544, 0.079014, 0.077034",\
              "0.092434, 0.089024, 0.086604, 0.084074, 0.082094"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076044, 0.072634, 0.070214, 0.067684, 0.065704",\
              "0.080224, 0.076814, 0.074394, 0.071864, 0.069884",\
              "0.083304, 0.079894, 0.077474, 0.074944, 0.072964",\
              "0.087374, 0.083964, 0.081544, 0.079014, 0.077034",\
              "0.092434, 0.089024, 0.086604, 0.084074, 0.082094"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_17_to_0 ;
        direction : input ;
        capacitance : 0.000923 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[17:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.010989" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011979" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.053606, 0.058896, 0.064186, 0.072006, 0.092706",\
              "0.049466, 0.054756, 0.060046, 0.067866, 0.088566",\
              "0.043026, 0.048316, 0.053606, 0.061426, 0.082126",\
              "0.031641, 0.036931, 0.042221, 0.050041, 0.070741",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.044291"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.053606, 0.058896, 0.064186, 0.072006, 0.092706",\
              "0.049466, 0.054756, 0.060046, 0.067866, 0.088566",\
              "0.043026, 0.048316, 0.053606, 0.061426, 0.082126",\
              "0.031641, 0.036931, 0.042221, 0.050041, 0.070741",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.044291"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.070600, 0.065770, 0.061515, 0.055075, 0.042540",\
              "0.075200, 0.070370, 0.066115, 0.059675, 0.047140",\
              "0.082100, 0.077270, 0.073015, 0.066575, 0.054040",\
              "0.093715, 0.088885, 0.084630, 0.078190, 0.065655",\
              "0.121660, 0.116830, 0.112575, 0.106135, 0.093600"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.070600, 0.065770, 0.061515, 0.055075, 0.042540",\
              "0.075200, 0.070370, 0.066115, 0.059675, 0.047140",\
              "0.082100, 0.077270, 0.073015, 0.066575, 0.054040",\
              "0.093715, 0.088885, 0.084630, 0.078190, 0.065655",\
              "0.121660, 0.116830, 0.112575, 0.106135, 0.093600"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 8.214109 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 35.544069 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 36.560106 ;
    }
}
}
