<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="107" Alu="63" Lut="94" T_Register="389(107)" T_Alu="70(63)" T_Lut="473(94)" T_Bsram="4(0)">
    <SubModule name="pll_100"/>
    <SubModule name="your_instance_name"/>
    <SubModule name="clkdiv2M"/>
    <SubModule name="save_fsmc_inist" Register="90" Lut="150" T_Register="90(90)" T_Lut="150(150)"/>
    <SubModule name="Phase_measure_inist" Register="52" Alu="7" Lut="52" T_Register="52(52)" T_Alu="7(7)" T_Lut="52(52)"/>
    <SubModule name="adc_v" Register="12" Lut="1" T_Register="12(12)" T_Lut="1(1)"/>
    <SubModule name="adc_i" Register="12" T_Register="12(12)"/>
    <SubModule name="save_send_adc" Register="103" Lut="149" T_Register="103(103)" T_Lut="149(149)" T_Bsram="4(0)">
        <SubModule name="v_adc_data1" Bsram="2" T_Bsram="2(2)"/>
        <SubModule name="i_adc_data1" Bsram="2" T_Bsram="2(2)"/>
    </SubModule>
    <SubModule name="dds_drive_u" Register="12" Lut="27" T_Register="12(12)" T_Lut="27(27)"/>
    <SubModule name="fuzzification_inist" Register="1" T_Register="1(1)"/>
</Module>
