<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Alarm.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Clock.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clock.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Clock.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Clock_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Clock_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UpCounter_SyncReset_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="beginning.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="beginning.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="beginning.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="beginning.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="beginning.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="beginning.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="beginning.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="beginning.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="beginning.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="beginning.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="beginning.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="beginning.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="beginning.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="beginning.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="beginning.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="beginning.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="beginning.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="beginning.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="beginning.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="beginning.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="beginning.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="beginning.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="beginning.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="beginning_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="beginning_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="beginning_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="beginning_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="beginning_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="beginning_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beginning_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beginning_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="beginning_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="beginning_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beginning_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="beginning_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="beginning_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="beginning_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="beginning_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clk_divider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clk_divider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clk_divider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clk_divider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_divider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_divider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clk_divider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clk_divider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk_divider_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk_divider_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_divider_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dec2x4_simu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dec2x4_simu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="manipulation_simu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="manipulation_simu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="manipulator_simu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="manipulator_simu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="manipulator_simu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="manipulator_simu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ring_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ring_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ring_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ring_counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ring_counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ring_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ring_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ring_counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ring_counter_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ring_counter_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ring_counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ring_counter_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ring_counter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ring_counter_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ring_counter_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="upcounter_simu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="upcounter_simu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1399276679" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1399276679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399278709" xil_pn:in_ck="-1205223574381649117" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1399278709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_flipflop.v"/>
      <outfile xil_pn:name="Rising_Edge_Detector.v"/>
      <outfile xil_pn:name="Up_counter_2bit.v"/>
      <outfile xil_pn:name="beginning.v"/>
      <outfile xil_pn:name="clk_divider.v"/>
      <outfile xil_pn:name="debouncing.v"/>
      <outfile xil_pn:name="dec.v"/>
      <outfile xil_pn:name="dec2x4.v"/>
      <outfile xil_pn:name="dec2x4_simu.v"/>
      <outfile xil_pn:name="isa.v"/>
      <outfile xil_pn:name="manipulator_simu.v"/>
      <outfile xil_pn:name="ring_counter.v"/>
      <outfile xil_pn:name="upcounter_simu.v"/>
    </transform>
    <transform xil_pn:end_ts="1399278712" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1408421545285562688" xil_pn:start_ts="1399278712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399278712" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8373678816627103358" xil_pn:start_ts="1399278712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399276679" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8645526549585895859" xil_pn:start_ts="1399276679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399278712" xil_pn:in_ck="-1205223574381649117" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1399278712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_flipflop.v"/>
      <outfile xil_pn:name="Rising_Edge_Detector.v"/>
      <outfile xil_pn:name="Up_counter_2bit.v"/>
      <outfile xil_pn:name="beginning.v"/>
      <outfile xil_pn:name="clk_divider.v"/>
      <outfile xil_pn:name="debouncing.v"/>
      <outfile xil_pn:name="dec.v"/>
      <outfile xil_pn:name="dec2x4.v"/>
      <outfile xil_pn:name="dec2x4_simu.v"/>
      <outfile xil_pn:name="isa.v"/>
      <outfile xil_pn:name="manipulator_simu.v"/>
      <outfile xil_pn:name="ring_counter.v"/>
      <outfile xil_pn:name="upcounter_simu.v"/>
    </transform>
    <transform xil_pn:end_ts="1399278714" xil_pn:in_ck="-1205223574381649117" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="388956830801319713" xil_pn:start_ts="1399278712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="manipulator_simu_beh.prj"/>
      <outfile xil_pn:name="manipulator_simu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1399278714" xil_pn:in_ck="192015059318085871" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5408308582480990780" xil_pn:start_ts="1399278714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="manipulator_simu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1399315042" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1399315042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399315042" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7352919979670428214" xil_pn:start_ts="1399315042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399315042" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8645526549585895859" xil_pn:start_ts="1399315042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399315042" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1399315042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399315042" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5181177760985081416" xil_pn:start_ts="1399315042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399315042" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1399315042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399315042" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1015251947717107715" xil_pn:start_ts="1399315042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399322981" xil_pn:in_ck="3530869780738121083" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1009628549024087654" xil_pn:start_ts="1399322974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="beginning.lso"/>
      <outfile xil_pn:name="beginning.ngc"/>
      <outfile xil_pn:name="beginning.ngr"/>
      <outfile xil_pn:name="beginning.prj"/>
      <outfile xil_pn:name="beginning.stx"/>
      <outfile xil_pn:name="beginning.syr"/>
      <outfile xil_pn:name="beginning.xst"/>
      <outfile xil_pn:name="beginning_xst.xrpt"/>
      <outfile xil_pn:name="clk_divider.ngr"/>
      <outfile xil_pn:name="ring_counter.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1399315049" xil_pn:in_ck="5504751996033216" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119212748193854733" xil_pn:start_ts="1399315049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399322986" xil_pn:in_ck="-4865935746019723868" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="68526021071362838" xil_pn:start_ts="1399322981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="beginning.bld"/>
      <outfile xil_pn:name="beginning.ngd"/>
      <outfile xil_pn:name="beginning_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1399322989" xil_pn:in_ck="7974901615388093304" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1399322986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="beginning.pcf"/>
      <outfile xil_pn:name="beginning_map.map"/>
      <outfile xil_pn:name="beginning_map.mrp"/>
      <outfile xil_pn:name="beginning_map.ncd"/>
      <outfile xil_pn:name="beginning_map.ngm"/>
      <outfile xil_pn:name="beginning_map.xrpt"/>
      <outfile xil_pn:name="beginning_summary.xml"/>
      <outfile xil_pn:name="beginning_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1399322998" xil_pn:in_ck="-827386209695086127" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1399322989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="beginning.ncd"/>
      <outfile xil_pn:name="beginning.pad"/>
      <outfile xil_pn:name="beginning.par"/>
      <outfile xil_pn:name="beginning.ptwx"/>
      <outfile xil_pn:name="beginning.unroutes"/>
      <outfile xil_pn:name="beginning.xpi"/>
      <outfile xil_pn:name="beginning_pad.csv"/>
      <outfile xil_pn:name="beginning_pad.txt"/>
      <outfile xil_pn:name="beginning_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1399323001" xil_pn:in_ck="2700013934247103540" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1399322998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="beginning.bgn"/>
      <outfile xil_pn:name="beginning.bit"/>
      <outfile xil_pn:name="beginning.drc"/>
      <outfile xil_pn:name="beginning.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1399322998" xil_pn:in_ck="7772733189333186036" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1399322995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="beginning.twr"/>
      <outfile xil_pn:name="beginning.twx"/>
    </transform>
  </transforms>

</generated_project>
