

================================================================
== Vivado HLS Report for 'sigmoid'
================================================================
* Date:           Fri Aug 19 15:50:49 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.946 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.94>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_V_read)" [./example.h:315]   --->   Operation 3 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_V = call i24 @_ssdm_op_BitConcatenate.i24.i14.i10(i14 %data_V_read_1, i10 0)" [./example.h:335]   --->   Operation 4 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %data_V_read_1, i32 1, i32 13)" [./example.h:335]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i13 %tmp to i14" [./example.h:335]   --->   Operation 6 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.76ns)   --->   "%p_Result_s = icmp slt i24 %r_V, -15" [./example.h:335]   --->   Operation 7 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i14 %data_V_read_1 to i1" [./example.h:335]   --->   Operation 8 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_2 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln851, i6 0)" [./example.h:335]   --->   Operation 9 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.59ns)   --->   "%icmp_ln851 = icmp eq i7 %p_Result_2, 0" [./example.h:335]   --->   Operation 10 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.54ns)   --->   "%ret_V = add i14 1, %sext_ln835" [./example.h:335]   --->   Operation 11 'add' 'ret_V' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i14 %sext_ln835, i14 %ret_V" [./example.h:335]   --->   Operation 12 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i14 %select_ln851, i14 %sext_ln835" [./example.h:335]   --->   Operation 13 'select' 'select_ln850' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i14 %select_ln850 to i13" [./example.h:336]   --->   Operation 14 'trunc' 'trunc_ln336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.55ns)   --->   "%index = add i14 512, %select_ln850" [./example.h:336]   --->   Operation 15 'add' 'index' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln336_1 = add i13 512, %trunc_ln336" [./example.h:336]   --->   Operation 16 'add' 'add_ln336_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %index, i32 13)" [./example.h:337]   --->   Operation 17 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.32ns)   --->   "%select_ln337 = select i1 %tmp_1, i13 0, i13 %add_ln336_1" [./example.h:337]   --->   Operation 18 'select' 'select_ln337' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i13 %select_ln337 to i10" [./example.h:337]   --->   Operation 19 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %select_ln337, i32 10, i32 12)" [./example.h:338]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.49ns)   --->   "%icmp_ln338 = icmp ne i3 %tmp_2, 0" [./example.h:338]   --->   Operation 21 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln338 = select i1 %icmp_ln338, i10 -1, i10 %trunc_ln337" [./example.h:338]   --->   Operation 22 'select' 'select_ln338' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %select_ln338 to i64" [./example.h:339]   --->   Operation 23 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sigmoid_table10_addr = getelementptr [1024 x i10]* @sigmoid_table10, i64 0, i64 %zext_ln339" [./example.h:339]   --->   Operation 24 'getelementptr' 'sigmoid_table10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.15ns)   --->   "%p_Val2_s = load i10* %sigmoid_table10_addr, align 2" [./example.h:339]   --->   Operation 25 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./example.h:329]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.15ns)   --->   "%p_Val2_s = load i10* %sigmoid_table10_addr, align 2" [./example.h:339]   --->   Operation 27 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %p_Val2_s, i32 3, i32 9)" [./example.h:341]   --->   Operation 28 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret i7 %trunc_ln1" [./example.h:341]   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.95ns
The critical path consists of the following:
	wire read on port 'data_V_read' (./example.h:315) [4]  (0 ns)
	'icmp' operation ('__Result__', ./example.h:335) [9]  (0.768 ns)
	'select' operation ('select_ln850', ./example.h:335) [15]  (0.342 ns)
	'add' operation ('index', ./example.h:336) [17]  (0.555 ns)
	'select' operation ('select_ln337', ./example.h:337) [20]  (0.321 ns)
	'icmp' operation ('icmp_ln338', ./example.h:338) [23]  (0.5 ns)
	'select' operation ('select_ln338', ./example.h:338) [24]  (0.303 ns)
	'getelementptr' operation ('sigmoid_table10_addr', ./example.h:339) [26]  (0 ns)
	'load' operation ('__Val2__', ./example.h:339) on array 'sigmoid_table10' [27]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./example.h:339) on array 'sigmoid_table10' [27]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
