# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
project open {C:/Modeltech_pe_edu_10.4a/examples/LD assgnment}
# Loading project LD assgnment
# Compile of Adeeb_B190737CS_Q08.v was successful.
# Compile of Adeeb_B190737CS_TB_Q08.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.alu_tb
# vsim 
# Start time: 09:18:54 on Oct 18,2020
# Loading work.alu_tb
# Loading work.alu
# Loading work.and_gate_16
# Loading work.sixteenbit_negator
# Loading work.not_gate_16
# Loading work.mux_16_4x1
# Loading work.mux_16_2x1
# Loading work.sixteenbit_adder
# Loading work.fourbit_adder
# Loading work.full_adder
# Loading work.xor_gate
# Loading work.and_gate
# Loading work.or_gate
# Loading work.or_8_inp
# Loading work.nor_gate
# Loading work.not_gate
# Loading work.mux_2x1
add wave -position insertpoint sim:/alu_tb/*
run
run
