WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500178 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000201 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250202 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250202 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10197762 heartbeat IPC: 1.924 cumulative IPC: 1.267 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 19118779 heartbeat IPC: 1.121 cumulative IPC: 1.166 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 28768197 heartbeat IPC: 1.036 cumulative IPC: 1.11 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 38661464 heartbeat IPC: 1.011 cumulative IPC: 1.08 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 47971495 heartbeat IPC: 1.074 cumulative IPC: 1.079 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 55852307 heartbeat IPC: 1.269 cumulative IPC: 1.109 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 63567602 heartbeat IPC: 1.296 cumulative IPC: 1.134 (Simulation time: 00 hr 05 min 19 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 70322556 heartbeat IPC: 1.48 cumulative IPC: 1.171 (Simulation time: 00 hr 05 min 56 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_480.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 77700929 heartbeat IPC: 1.355 cumulative IPC: 1.19 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 84272761 heartbeat IPC: 1.522 cumulative IPC: 1.218 (Simulation time: 00 hr 07 min 09 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 81184917 cumulative IPC: 1.232 (Simulation time: 00 hr 07 min 27 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 81184917 cumulative IPC: 1.232 (Simulation time: 00 hr 07 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_480.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.232 instructions: 100000001 cycles: 81184917
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 18.01 Average ROB Occupancy at Mispredict: 28.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0518
BRANCH_INDIRECT: 11.7
BRANCH_CONDITIONAL: 4.47
BRANCH_DIRECT_CALL: 0.0826
BRANCH_INDIRECT_CALL: 1.62
BRANCH_RETURN: 0.0675

LLC TOTAL        ACCESS:     360156 HIT:     161492 MISS:     198664
LLC LOAD         ACCESS:     200061 HIT:      64852 MISS:     135209
LLC RFO          ACCESS:      63102 HIT:       6886 MISS:      56216
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      86651 HIT:      86457 MISS:        194
LLC TRANSLATION  ACCESS:      10342 HIT:       3297 MISS:       7045
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 153.7 cycles
cpu0_DTLB TOTAL        ACCESS:   26233515 HIT:   24941083 MISS:    1292432
cpu0_DTLB LOAD         ACCESS:   26233515 HIT:   24941083 MISS:    1292432
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.024 cycles
cpu0_ITLB TOTAL        ACCESS:    4454041 HIT:    4165765 MISS:     288276
cpu0_ITLB LOAD         ACCESS:    4454041 HIT:    4165765 MISS:     288276
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.162 cycles
cpu0_L1D TOTAL        ACCESS:   33012641 HIT:   31690754 MISS:    1321887
cpu0_L1D LOAD         ACCESS:   27742466 HIT:   26841349 MISS:     901117
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5249410 HIT:    4847422 MISS:     401988
cpu0_L1D TRANSLATION  ACCESS:      20765 HIT:       1983 MISS:      18782
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 25.56 cycles
cpu0_L1I TOTAL        ACCESS:    4902496 HIT:    4162183 MISS:     740313
cpu0_L1I LOAD         ACCESS:    4902496 HIT:    4162183 MISS:     740313
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.99 cycles
cpu0_L2C TOTAL        ACCESS:    1330054 HIT:    1056227 MISS:     273827
cpu0_L2C LOAD         ACCESS:    1096712 HIT:     896651 MISS:     200061
cpu0_L2C RFO          ACCESS:      78491 HIT:      15389 MISS:      63102
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     136164 HIT:     135842 MISS:        322
cpu0_L2C TRANSLATION  ACCESS:      18687 HIT:       8345 MISS:      10342
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 132.2 cycles
cpu0_STLB TOTAL        ACCESS:    1008796 HIT:     989300 MISS:      19496
cpu0_STLB LOAD         ACCESS:    1008796 HIT:     989300 MISS:      19496
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 134 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      51842
  ROW_BUFFER_MISS:     146622
 AVG DBUS CONGESTED CYCLE: 3.859
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20304
  FULL:      53966
