///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// mccc_seq_hwioreg.h : automatically generated by Autoseq  3.0 2/18/2016 
// User Name:iberk
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __MCCC_SEQ_REG_H__
#define __MCCC_SEQ_REG_H__

#include "seq_hwio.h"
#include "mccc_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MCCC
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MCCC_CH_REGS
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register CLK_CBCR ////

#define HWIO_MCCC_CH_REGS_CLK_CBCR_ADDR(x)                           (x+0x00000000)
#define HWIO_MCCC_CH_REGS_CLK_CBCR_PHYS(x)                           (x+0x00000000)
#define HWIO_MCCC_CH_REGS_CLK_CBCR_RMSK                              0x80000001
#define HWIO_MCCC_CH_REGS_CLK_CBCR_SHFT                                       0
#define HWIO_MCCC_CH_REGS_CLK_CBCR_IN(x)                             \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CLK_CBCR_ADDR(x), HWIO_MCCC_CH_REGS_CLK_CBCR_RMSK)
#define HWIO_MCCC_CH_REGS_CLK_CBCR_INM(x, mask)                      \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CLK_CBCR_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_CLK_CBCR_OUT(x, val)                       \
	out_dword( HWIO_MCCC_CH_REGS_CLK_CBCR_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_CLK_CBCR_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_CLK_CBCR_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_CLK_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_CLK_CBCR_CLK_OFF_BMSK                      0x80000000
#define HWIO_MCCC_CH_REGS_CLK_CBCR_CLK_OFF_SHFT                            0x1f

#define HWIO_MCCC_CH_REGS_CLK_CBCR_CLK_ENABLE_BMSK                   0x00000001
#define HWIO_MCCC_CH_REGS_CLK_CBCR_CLK_ENABLE_SHFT                          0x0
#define HWIO_MCCC_CH_REGS_CLK_CBCR_CLK_ENABLE_DISABLE_FVAL                 0x0u
#define HWIO_MCCC_CH_REGS_CLK_CBCR_CLK_ENABLE_ENABLE_FVAL                  0x1u

//// Register MC_CLK_CBCR ////

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_ADDR(x)                        (x+0x00000004)
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_PHYS(x)                        (x+0x00000004)
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_RMSK                           0x80007ff1
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SHFT                                    0
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_MC_CLK_CBCR_ADDR(x), HWIO_MCCC_CH_REGS_MC_CLK_CBCR_RMSK)
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_MC_CLK_CBCR_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_OUT(x, val)                    \
	out_dword( HWIO_MCCC_CH_REGS_MC_CLK_CBCR_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_MC_CLK_CBCR_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_MC_CLK_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_CLK_OFF_BMSK                   0x80000000
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_CLK_OFF_SHFT                         0x1f

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_CORE_ON_BMSK         0x00004000
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_CORE_ON_SHFT                0xe
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_ON_BMSK       0x00002000
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_ON_SHFT              0xd
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_OFF_BMSK      0x00001000
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_OFF_SHFT             0xc
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_BMSK                    0x00000f00
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_SHFT                           0x8
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK0_FVAL                   0x0u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK1_FVAL                   0x1u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK2_FVAL                   0x2u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK3_FVAL                   0x3u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK4_FVAL                   0x4u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK5_FVAL                   0x5u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK6_FVAL                   0x6u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK7_FVAL                   0x7u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK8_FVAL                   0x8u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK9_FVAL                   0x9u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK10_FVAL                  0xau
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK11_FVAL                  0xbu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK12_FVAL                  0xcu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK13_FVAL                  0xdu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK14_FVAL                  0xeu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_WAKEUP_CLOCK15_FVAL                  0xfu

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_BMSK                     0x000000f0
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_SHFT                            0x4
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK0_FVAL                    0x0u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK1_FVAL                    0x1u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK2_FVAL                    0x2u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK3_FVAL                    0x3u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK4_FVAL                    0x4u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK5_FVAL                    0x5u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK6_FVAL                    0x6u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK7_FVAL                    0x7u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK8_FVAL                    0x8u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK9_FVAL                    0x9u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK10_FVAL                   0xau
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK11_FVAL                   0xbu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK12_FVAL                   0xcu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK13_FVAL                   0xdu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK14_FVAL                   0xeu
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_SLEEP_CLOCK15_FVAL                   0xfu

#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_CLK_ENABLE_BMSK                0x00000001
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_CLK_ENABLE_SHFT                       0x0
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_CLK_ENABLE_DISABLE_FVAL              0x0u
#define HWIO_MCCC_CH_REGS_MC_CLK_CBCR_CLK_ENABLE_ENABLE_FVAL               0x1u

//// Register GCC_SRC0_BYP_CLK_CGCR ////

#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_ADDR(x)              (x+0x00000008)
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_PHYS(x)              (x+0x00000008)
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_RMSK                 0x80000001
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_SHFT                          0
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_IN(x)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_RMSK)
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_OUT(x, val)          \
	out_dword( HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_CLK_OFF_BMSK         0x80000000
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_CLK_OFF_SHFT               0x1f

#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_BMSK      0x00000001
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_SHFT             0x0
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_GCC_SRC0_BYP_CLK_CGCR_CLK_ENABLE_ENABLE_FVAL       0x1u

//// Register GCC_SRC1_BYP_CLK_CGCR ////

#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_ADDR(x)              (x+0x0000000c)
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_PHYS(x)              (x+0x0000000c)
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_RMSK                 0x80000001
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_SHFT                          0
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_IN(x)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_RMSK)
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_OUT(x, val)          \
	out_dword( HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_CLK_OFF_BMSK         0x80000000
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_CLK_OFF_SHFT               0x1f

#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_BMSK      0x00000001
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_SHFT             0x0
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_DISABLE_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_GCC_SRC1_BYP_CLK_CGCR_CLK_ENABLE_ENABLE_FVAL       0x1u

//// Register CLK_RST_CTL ////

#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_ADDR(x)                        (x+0x00000018)
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_PHYS(x)                        (x+0x00000018)
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_RMSK                           0x00001111
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_SHFT                                    0
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CLK_RST_CTL_ADDR(x), HWIO_MCCC_CH_REGS_CLK_RST_CTL_RMSK)
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CLK_RST_CTL_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_OUT(x, val)                    \
	out_dword( HWIO_MCCC_CH_REGS_CLK_RST_CTL_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_CLK_RST_CTL_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_CLK_RST_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MC_SLV1_ARES_BMSK              0x00001000
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MC_SLV1_ARES_SHFT                     0xc

#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MC_SLV0_ARES_BMSK              0x00000100
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MC_SLV0_ARES_SHFT                     0x8

#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MC_ARES_BMSK                   0x00000010
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MC_ARES_SHFT                          0x4

#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MCCC_ARES_BMSK                 0x00000001
#define HWIO_MCCC_CH_REGS_CLK_RST_CTL_MCCC_ARES_SHFT                        0x0

//// Register CONFIG ////

#define HWIO_MCCC_CH_REGS_CONFIG_ADDR(x)                             (x+0x00000020)
#define HWIO_MCCC_CH_REGS_CONFIG_PHYS(x)                             (x+0x00000020)
#define HWIO_MCCC_CH_REGS_CONFIG_RMSK                                0x00000001
#define HWIO_MCCC_CH_REGS_CONFIG_SHFT                                         0
#define HWIO_MCCC_CH_REGS_CONFIG_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CONFIG_ADDR(x), HWIO_MCCC_CH_REGS_CONFIG_RMSK)
#define HWIO_MCCC_CH_REGS_CONFIG_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CONFIG_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_CONFIG_OUT(x, val)                         \
	out_dword( HWIO_MCCC_CH_REGS_CONFIG_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_CONFIG_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_CONFIG_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_CONFIG_CH_DISABLE_BMSK                     0x00000001
#define HWIO_MCCC_CH_REGS_CONFIG_CH_DISABLE_SHFT                            0x0
#define HWIO_MCCC_CH_REGS_CONFIG_CH_DISABLE_NOT_DISABLE_FVAL               0x0u
#define HWIO_MCCC_CH_REGS_CONFIG_CH_DISABLE_DISABLE_FVAL                   0x1u

//// Register CRG_STATUS ////

#define HWIO_MCCC_CH_REGS_CRG_STATUS_ADDR(x)                         (x+0x00000024)
#define HWIO_MCCC_CH_REGS_CRG_STATUS_PHYS(x)                         (x+0x00000024)
#define HWIO_MCCC_CH_REGS_CRG_STATUS_RMSK                            0x11111113
#define HWIO_MCCC_CH_REGS_CRG_STATUS_SHFT                                     0
#define HWIO_MCCC_CH_REGS_CRG_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CRG_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_CRG_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_CRG_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_CRG_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_CRG_STATUS_OUT(x, val)                     \
	out_dword( HWIO_MCCC_CH_REGS_CRG_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_CRG_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_CRG_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_CRG_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_CRG_STATUS_MC_CLK_ON_BMSK                  0x10000000
#define HWIO_MCCC_CH_REGS_CRG_STATUS_MC_CLK_ON_SHFT                        0x1c

#define HWIO_MCCC_CH_REGS_CRG_STATUS_MCCC_CLK_ON_BMSK                0x01000000
#define HWIO_MCCC_CH_REGS_CRG_STATUS_MCCC_CLK_ON_SHFT                      0x18

#define HWIO_MCCC_CH_REGS_CRG_STATUS_MCCC_CLK_CGC_EN_BMSK            0x00100000
#define HWIO_MCCC_CH_REGS_CRG_STATUS_MCCC_CLK_CGC_EN_SHFT                  0x14

#define HWIO_MCCC_CH_REGS_CRG_STATUS_CDIV_MAX_CNT_BMSK               0x00010000
#define HWIO_MCCC_CH_REGS_CRG_STATUS_CDIV_MAX_CNT_SHFT                     0x10

#define HWIO_MCCC_CH_REGS_CRG_STATUS_CDIV_VAL_BMSK                   0x00001000
#define HWIO_MCCC_CH_REGS_CRG_STATUS_CDIV_VAL_SHFT                          0xc

#define HWIO_MCCC_CH_REGS_CRG_STATUS_CDIV_UPDATE_BMSK                0x00000100
#define HWIO_MCCC_CH_REGS_CRG_STATUS_CDIV_UPDATE_SHFT                       0x8

#define HWIO_MCCC_CH_REGS_CRG_STATUS_GFCM_VALID_BMSK                 0x00000010
#define HWIO_MCCC_CH_REGS_CRG_STATUS_GFCM_VALID_SHFT                        0x4

#define HWIO_MCCC_CH_REGS_CRG_STATUS_GFCM_SEL_BMSK                   0x00000003
#define HWIO_MCCC_CH_REGS_CRG_STATUS_GFCM_SEL_SHFT                          0x0

//// Register FSC_STATUS0 ////

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_ADDR(x)                        (x+0x0000002c)
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_PHYS(x)                        (x+0x0000002c)
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_RMSK                           0x31111fff
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_SHFT                                    0
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS0_ADDR(x), HWIO_MCCC_CH_REGS_FSC_STATUS0_RMSK)
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS0_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_OUT(x, val)                    \
	out_dword( HWIO_MCCC_CH_REGS_FSC_STATUS0_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_FSC_STATUS0_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_FSC_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_TASK_MASK_CFG1_VALID_BMSK      0x20000000
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_TASK_MASK_CFG1_VALID_SHFT            0x1d

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_TASK_MASK_CFG0_VALID_BMSK      0x10000000
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_TASK_MASK_CFG0_VALID_SHFT            0x1c

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_PREV_MUX_POL_BMSK              0x01000000
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_PREV_MUX_POL_SHFT                    0x18

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_MUX_POL_BMSK                   0x00100000
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_MUX_POL_SHFT                         0x14

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_FREQ_SWITCH_CLR_BMSK           0x00010000
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_FREQ_SWITCH_CLR_SHFT                 0x10

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_FREQ_SWITCH_ACTIVE_BMSK        0x00001000
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_FREQ_SWITCH_ACTIVE_SHFT               0xc

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_REQ_INT_BMSK                   0x00000f00
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_REQ_INT_SHFT                          0x8

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_REQ_BMSK                       0x000000f0
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_REQ_SHFT                              0x4

#define HWIO_MCCC_CH_REGS_FSC_STATUS0_FSM_STATE_BMSK                 0x0000000f
#define HWIO_MCCC_CH_REGS_FSC_STATUS0_FSM_STATE_SHFT                        0x0

//// Register FSC_STATUS1 ////

#define HWIO_MCCC_CH_REGS_FSC_STATUS1_ADDR(x)                        (x+0x00000030)
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_PHYS(x)                        (x+0x00000030)
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_RMSK                           0x3fff3fff
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_SHFT                                    0
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS1_ADDR(x), HWIO_MCCC_CH_REGS_FSC_STATUS1_RMSK)
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS1_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_OUT(x, val)                    \
	out_dword( HWIO_MCCC_CH_REGS_FSC_STATUS1_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_FSC_STATUS1_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_FSC_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_FSC_STATUS1_PREV_BAND_CFG0_BMSK            0x3fff0000
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_PREV_BAND_CFG0_SHFT                  0x10

#define HWIO_MCCC_CH_REGS_FSC_STATUS1_BAND_CFG0_BMSK                 0x00003fff
#define HWIO_MCCC_CH_REGS_FSC_STATUS1_BAND_CFG0_SHFT                        0x0

//// Register FSC_STATUS2 ////

#define HWIO_MCCC_CH_REGS_FSC_STATUS2_ADDR(x)                        (x+0x00000034)
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_PHYS(x)                        (x+0x00000034)
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_RMSK                           0x0001ffff
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_SHFT                                    0
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS2_ADDR(x), HWIO_MCCC_CH_REGS_FSC_STATUS2_RMSK)
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS2_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_OUT(x, val)                    \
	out_dword( HWIO_MCCC_CH_REGS_FSC_STATUS2_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_FSC_STATUS2_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_FSC_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_FSC_STATUS2_PERIOD_BMSK                    0x0001ffff
#define HWIO_MCCC_CH_REGS_FSC_STATUS2_PERIOD_SHFT                           0x0

//// Register FSC_STATUS3 ////

#define HWIO_MCCC_CH_REGS_FSC_STATUS3_ADDR(x)                        (x+0x00000038)
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_PHYS(x)                        (x+0x00000038)
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_RMSK                           0x0001ffff
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_SHFT                                    0
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS3_ADDR(x), HWIO_MCCC_CH_REGS_FSC_STATUS3_RMSK)
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_FSC_STATUS3_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_OUT(x, val)                    \
	out_dword( HWIO_MCCC_CH_REGS_FSC_STATUS3_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_FSC_STATUS3_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_FSC_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_FSC_STATUS3_PREV_PERIOD_BMSK               0x0001ffff
#define HWIO_MCCC_CH_REGS_FSC_STATUS3_PREV_PERIOD_SHFT                      0x0

//// Register SAA_STATUS ////

#define HWIO_MCCC_CH_REGS_SAA_STATUS_ADDR(x)                         (x+0x00000040)
#define HWIO_MCCC_CH_REGS_SAA_STATUS_PHYS(x)                         (x+0x00000040)
#define HWIO_MCCC_CH_REGS_SAA_STATUS_RMSK                            0x1ffffff3
#define HWIO_MCCC_CH_REGS_SAA_STATUS_SHFT                                     0
#define HWIO_MCCC_CH_REGS_SAA_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SAA_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_SAA_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_SAA_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SAA_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SAA_STATUS_OUT(x, val)                     \
	out_dword( HWIO_MCCC_CH_REGS_SAA_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SAA_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SAA_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SAA_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SAA_STATUS_XCH_STATE_BMSK                  0x10000000
#define HWIO_MCCC_CH_REGS_SAA_STATUS_XCH_STATE_SHFT                        0x1c

#define HWIO_MCCC_CH_REGS_SAA_STATUS_XCH_DONE_BMSK                   0x0f000000
#define HWIO_MCCC_CH_REGS_SAA_STATUS_XCH_DONE_SHFT                         0x18

#define HWIO_MCCC_CH_REGS_SAA_STATUS_PCH_DONE_BMSK                   0x00f00000
#define HWIO_MCCC_CH_REGS_SAA_STATUS_PCH_DONE_SHFT                         0x14

#define HWIO_MCCC_CH_REGS_SAA_STATUS_ACK1_BMSK                       0x000f0000
#define HWIO_MCCC_CH_REGS_SAA_STATUS_ACK1_SHFT                             0x10

#define HWIO_MCCC_CH_REGS_SAA_STATUS_ACK0_BMSK                       0x0000f000
#define HWIO_MCCC_CH_REGS_SAA_STATUS_ACK0_SHFT                              0xc

#define HWIO_MCCC_CH_REGS_SAA_STATUS_TASK_ACK_BMSK                   0x00000f00
#define HWIO_MCCC_CH_REGS_SAA_STATUS_TASK_ACK_SHFT                          0x8

#define HWIO_MCCC_CH_REGS_SAA_STATUS_STATE_ACK_BMSK                  0x000000f0
#define HWIO_MCCC_CH_REGS_SAA_STATUS_STATE_ACK_SHFT                         0x4

#define HWIO_MCCC_CH_REGS_SAA_STATUS_FSM_STATE_BMSK                  0x00000003
#define HWIO_MCCC_CH_REGS_SAA_STATUS_FSM_STATE_SHFT                         0x0

//// Register TCS_STATUS ////

#define HWIO_MCCC_CH_REGS_TCS_STATUS_ADDR(x)                         (x+0x00000044)
#define HWIO_MCCC_CH_REGS_TCS_STATUS_PHYS(x)                         (x+0x00000044)
#define HWIO_MCCC_CH_REGS_TCS_STATUS_RMSK                            0x1f1fffff
#define HWIO_MCCC_CH_REGS_TCS_STATUS_SHFT                                     0
#define HWIO_MCCC_CH_REGS_TCS_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_CH_REGS_TCS_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_TCS_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_TCS_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_TCS_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_TCS_STATUS_OUT(x, val)                     \
	out_dword( HWIO_MCCC_CH_REGS_TCS_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_TCS_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_TCS_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_TCS_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_MPT_START_BMSK             0x1f000000
#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_MPT_START_SHFT                   0x18

#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_START_BMSK                 0x001f0000
#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_START_SHFT                       0x10

#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_MPT_DONE_BMSK              0x0000ff00
#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_MPT_DONE_SHFT                     0x8

#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_DONE_BMSK                  0x000000ff
#define HWIO_MCCC_CH_REGS_TCS_STATUS_TASK_DONE_SHFT                         0x0

//// Register STC_STATUS ////

#define HWIO_MCCC_CH_REGS_STC_STATUS_ADDR(x)                         (x+0x00000048)
#define HWIO_MCCC_CH_REGS_STC_STATUS_PHYS(x)                         (x+0x00000048)
#define HWIO_MCCC_CH_REGS_STC_STATUS_RMSK                            0xffff1197
#define HWIO_MCCC_CH_REGS_STC_STATUS_SHFT                                     0
#define HWIO_MCCC_CH_REGS_STC_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_CH_REGS_STC_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_STC_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_STC_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_STC_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_STC_STATUS_OUT(x, val)                     \
	out_dword( HWIO_MCCC_CH_REGS_STC_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_STC_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_STC_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_STC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_BYPASS_BMSK                 0xff000000
#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_BYPASS_SHFT                       0x18

#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_POLARITY_BMSK               0x00ff0000
#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_POLARITY_SHFT                     0x10

#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_P1_DISABLE_BMSK             0x00001000
#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_P1_DISABLE_SHFT                    0xc

#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_CDIV_EN_BMSK                0x00000100
#define HWIO_MCCC_CH_REGS_STC_STATUS_SSP_CDIV_EN_SHFT                       0x8

#define HWIO_MCCC_CH_REGS_STC_STATUS_QFI_CDIV_ARES_BMSK              0x00000080
#define HWIO_MCCC_CH_REGS_STC_STATUS_QFI_CDIV_ARES_SHFT                     0x7

#define HWIO_MCCC_CH_REGS_STC_STATUS_QFI_CLK_DISABLE_BMSK            0x00000010
#define HWIO_MCCC_CH_REGS_STC_STATUS_QFI_CLK_DISABLE_SHFT                   0x4

#define HWIO_MCCC_CH_REGS_STC_STATUS_FSM_STATE_BMSK                  0x00000007
#define HWIO_MCCC_CH_REGS_STC_STATUS_FSM_STATE_SHFT                         0x0

//// Register RTC_STATUS ////

#define HWIO_MCCC_CH_REGS_RTC_STATUS_ADDR(x)                         (x+0x0000004c)
#define HWIO_MCCC_CH_REGS_RTC_STATUS_PHYS(x)                         (x+0x0000004c)
#define HWIO_MCCC_CH_REGS_RTC_STATUS_RMSK                            0x0111111f
#define HWIO_MCCC_CH_REGS_RTC_STATUS_SHFT                                     0
#define HWIO_MCCC_CH_REGS_RTC_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RTC_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_RTC_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_RTC_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RTC_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RTC_STATUS_OUT(x, val)                     \
	out_dword( HWIO_MCCC_CH_REGS_RTC_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RTC_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RTC_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RTC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX_CLK_OFF_BMSK                 0x01000000
#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX_CLK_OFF_SHFT                       0x18

#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX_VALID_BMSK                   0x00100000
#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX_VALID_SHFT                         0x14

#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX1_CLK_EN_BMSK                 0x00010000
#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX1_CLK_EN_SHFT                       0x10

#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX0_CLK_EN_BMSK                 0x00001000
#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX0_CLK_EN_SHFT                        0xc

#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX1_ANA_PU_BMSK                 0x00000100
#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX1_ANA_PU_SHFT                        0x8

#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX0_ANA_PU_BMSK                 0x00000010
#define HWIO_MCCC_CH_REGS_RTC_STATUS_RX0_ANA_PU_SHFT                        0x4

#define HWIO_MCCC_CH_REGS_RTC_STATUS_FSM_STATE_BMSK                  0x0000000f
#define HWIO_MCCC_CH_REGS_RTC_STATUS_FSM_STATE_SHFT                         0x0

//// Register RX0_USER_CTL ////

#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_ADDR(x)                       (x+0x00000050)
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_PHYS(x)                       (x+0x00000050)
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RMSK                          0x0007ffff
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_SHFT                                   0
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_USER_CTL_ADDR(x), HWIO_MCCC_CH_REGS_RX0_USER_CTL_RMSK)
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_USER_CTL_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_OUT(x, val)                   \
	out_dword( HWIO_MCCC_CH_REGS_RX0_USER_CTL_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX0_USER_CTL_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX0_USER_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_RESET_BMSK                 0x00040000
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_RESET_SHFT                       0x12

#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_BYPASS_BMSK                0x00020000
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_BYPASS_SHFT                      0x11

#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_DCC_MSK_BMSK               0x00010000
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_DCC_MSK_SHFT                     0x10

#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_USER_BMSK                  0x0000ffff
#define HWIO_MCCC_CH_REGS_RX0_USER_CTL_RX_USER_SHFT                         0x0

//// Register RX0_CONFIG_CTL ////

#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_ADDR(x)                     (x+0x00000054)
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_PHYS(x)                     (x+0x00000054)
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_RMSK                        0x000000ff
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_SHFT                                 0
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_ADDR(x), HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_RMSK)
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_OUT(x, val)                 \
	out_dword( HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_RX_CONFIG_BMSK              0x000000ff
#define HWIO_MCCC_CH_REGS_RX0_CONFIG_CTL_RX_CONFIG_SHFT                     0x0

//// Register RX0_TEST_CTL ////

#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_ADDR(x)                       (x+0x00000058)
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_PHYS(x)                       (x+0x00000058)
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_RMSK                          0x000000ff
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_SHFT                                   0
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_TEST_CTL_ADDR(x), HWIO_MCCC_CH_REGS_RX0_TEST_CTL_RMSK)
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_TEST_CTL_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_OUT(x, val)                   \
	out_dword( HWIO_MCCC_CH_REGS_RX0_TEST_CTL_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX0_TEST_CTL_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX0_TEST_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_RX_TEST_BMSK                  0x000000ff
#define HWIO_MCCC_CH_REGS_RX0_TEST_CTL_RX_TEST_SHFT                         0x0

//// Register RX0_STATUS ////

#define HWIO_MCCC_CH_REGS_RX0_STATUS_ADDR(x)                         (x+0x0000005c)
#define HWIO_MCCC_CH_REGS_RX0_STATUS_PHYS(x)                         (x+0x0000005c)
#define HWIO_MCCC_CH_REGS_RX0_STATUS_RMSK                            0x000001ff
#define HWIO_MCCC_CH_REGS_RX0_STATUS_SHFT                                     0
#define HWIO_MCCC_CH_REGS_RX0_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_RX0_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_RX0_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX0_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX0_STATUS_OUT(x, val)                     \
	out_dword( HWIO_MCCC_CH_REGS_RX0_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX0_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX0_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX0_STATUS_RX_CLK_VALID_BMSK               0x00000100
#define HWIO_MCCC_CH_REGS_RX0_STATUS_RX_CLK_VALID_SHFT                      0x8

#define HWIO_MCCC_CH_REGS_RX0_STATUS_RX_STATUS_BMSK                  0x000000ff
#define HWIO_MCCC_CH_REGS_RX0_STATUS_RX_STATUS_SHFT                         0x0

//// Register RX1_USER_CTL ////

#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_ADDR(x)                       (x+0x00000060)
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_PHYS(x)                       (x+0x00000060)
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RMSK                          0x0007ffff
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_SHFT                                   0
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_USER_CTL_ADDR(x), HWIO_MCCC_CH_REGS_RX1_USER_CTL_RMSK)
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_USER_CTL_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_OUT(x, val)                   \
	out_dword( HWIO_MCCC_CH_REGS_RX1_USER_CTL_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX1_USER_CTL_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX1_USER_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_RESET_BMSK                 0x00040000
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_RESET_SHFT                       0x12

#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_BYPASS_BMSK                0x00020000
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_BYPASS_SHFT                      0x11

#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_DCC_MSK_BMSK               0x00010000
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_DCC_MSK_SHFT                     0x10

#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_USER_BMSK                  0x0000ffff
#define HWIO_MCCC_CH_REGS_RX1_USER_CTL_RX_USER_SHFT                         0x0

//// Register RX1_CONFIG_CTL ////

#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_ADDR(x)                     (x+0x00000064)
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_PHYS(x)                     (x+0x00000064)
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_RMSK                        0x000000ff
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_SHFT                                 0
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_ADDR(x), HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_RMSK)
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_OUT(x, val)                 \
	out_dword( HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_RX_CONFIG_BMSK              0x000000ff
#define HWIO_MCCC_CH_REGS_RX1_CONFIG_CTL_RX_CONFIG_SHFT                     0x0

//// Register RX1_TEST_CTL ////

#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_ADDR(x)                       (x+0x00000068)
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_PHYS(x)                       (x+0x00000068)
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_RMSK                          0x000000ff
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_SHFT                                   0
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_TEST_CTL_ADDR(x), HWIO_MCCC_CH_REGS_RX1_TEST_CTL_RMSK)
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_TEST_CTL_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_OUT(x, val)                   \
	out_dword( HWIO_MCCC_CH_REGS_RX1_TEST_CTL_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX1_TEST_CTL_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX1_TEST_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_RX_TEST_BMSK                  0x000000ff
#define HWIO_MCCC_CH_REGS_RX1_TEST_CTL_RX_TEST_SHFT                         0x0

//// Register RX1_STATUS ////

#define HWIO_MCCC_CH_REGS_RX1_STATUS_ADDR(x)                         (x+0x0000006c)
#define HWIO_MCCC_CH_REGS_RX1_STATUS_PHYS(x)                         (x+0x0000006c)
#define HWIO_MCCC_CH_REGS_RX1_STATUS_RMSK                            0x000001ff
#define HWIO_MCCC_CH_REGS_RX1_STATUS_SHFT                                     0
#define HWIO_MCCC_CH_REGS_RX1_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_RX1_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_RX1_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_RX1_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_RX1_STATUS_OUT(x, val)                     \
	out_dword( HWIO_MCCC_CH_REGS_RX1_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_RX1_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_RX1_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_RX1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_RX1_STATUS_RX_CLK_VALID_BMSK               0x00000100
#define HWIO_MCCC_CH_REGS_RX1_STATUS_RX_CLK_VALID_SHFT                      0x8

#define HWIO_MCCC_CH_REGS_RX1_STATUS_RX_STATUS_BMSK                  0x000000ff
#define HWIO_MCCC_CH_REGS_RX1_STATUS_RX_STATUS_SHFT                         0x0

//// Register PDM_FSC_TIMER_ENABLE ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_ADDR(x)               (x+0x00000070)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_PHYS(x)               (x+0x00000070)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_RMSK                  0x0000010f
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_SHFT                           0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_IN(x)                 \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_INM(x, mask)          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_OUT(x, val)           \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_MAX_TIMER_EN_BMSK     0x00000100
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_MAX_TIMER_EN_SHFT            0x8

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER3_EN_BMSK        0x00000008
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER3_EN_SHFT               0x3

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER2_EN_BMSK        0x00000004
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER2_EN_SHFT               0x2

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER1_EN_BMSK        0x00000002
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER1_EN_SHFT               0x1

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER0_EN_BMSK        0x00000001
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_ENABLE_TIMER0_EN_SHFT               0x0

//// Register PDM_FSC_TIMER_CFG ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_ADDR(x)                  (x+0x00000074)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_PHYS(x)                  (x+0x00000074)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_RMSK                     0x00000113
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_SHFT                              0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_OUT(x, val)              \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_STATUS_CFG_BMSK          0x00000100
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_STATUS_CFG_SHFT                 0x8

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_FREERUN_HALT_BMSK        0x00000010
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_FREERUN_HALT_SHFT               0x4

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_CAPTURE_MODE_BMSK        0x00000003
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_CAPTURE_MODE_SHFT               0x0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_CAPTURE_MODE_ONESHOT_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_CAPTURE_MODE_FREERUN_FVAL       0x1u
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_CAPTURE_MODE_THRESHOLD_FVAL       0x2u
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER_CFG_CAPTURE_MODE_RESERVED_FVAL       0x3u

//// Register PDM_FSC_TIMER0_CFG ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_ADDR(x)                 (x+0x00000078)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_PHYS(x)                 (x+0x00000078)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_RMSK                    0xffff00ff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_SHFT                             0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_OUT(x, val)             \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_THRESHOLD_BMSK          0xffff0000
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_THRESHOLD_SHFT                0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_STOP_STATE_BMSK         0x000000f0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_STOP_STATE_SHFT                0x4

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_START_STATE_BMSK        0x0000000f
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_CFG_START_STATE_SHFT               0x0

//// Register PDM_FSC_TIMER0_STATUS ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_ADDR(x)              (x+0x0000007c)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_PHYS(x)              (x+0x0000007c)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_RMSK                 0x0107ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_SHFT                          0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_IN(x)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_OUT(x, val)          \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_THRESH_HALT_BMSK     0x01000000
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_THRESH_HALT_SHFT           0x18

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_LAST_ACK_BMSK        0x00070000
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_LAST_ACK_SHFT              0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_MAX_CNT_BMSK         0x0000ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER0_STATUS_MAX_CNT_SHFT                0x0

//// Register PDM_FSC_TIMER1_CFG ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_ADDR(x)                 (x+0x00000080)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_PHYS(x)                 (x+0x00000080)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_RMSK                    0x000000ff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_SHFT                             0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_OUT(x, val)             \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_STOP_STATE_BMSK         0x000000f0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_STOP_STATE_SHFT                0x4

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_START_STATE_BMSK        0x0000000f
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_CFG_START_STATE_SHFT               0x0

//// Register PDM_FSC_TIMER1_STATUS ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_ADDR(x)              (x+0x00000084)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_PHYS(x)              (x+0x00000084)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_RMSK                 0x0007ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_SHFT                          0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_IN(x)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_OUT(x, val)          \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_LAST_ACK_BMSK        0x00070000
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_LAST_ACK_SHFT              0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_MAX_CNT_BMSK         0x0000ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER1_STATUS_MAX_CNT_SHFT                0x0

//// Register PDM_FSC_TIMER2_CFG ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_ADDR(x)                 (x+0x00000088)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_PHYS(x)                 (x+0x00000088)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_RMSK                    0x000000ff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_SHFT                             0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_OUT(x, val)             \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_STOP_STATE_BMSK         0x000000f0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_STOP_STATE_SHFT                0x4

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_START_STATE_BMSK        0x0000000f
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_CFG_START_STATE_SHFT               0x0

//// Register PDM_FSC_TIMER2_STATUS ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_ADDR(x)              (x+0x0000008c)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_PHYS(x)              (x+0x0000008c)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_RMSK                 0x0007ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_SHFT                          0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_IN(x)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_OUT(x, val)          \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_LAST_ACK_BMSK        0x00070000
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_LAST_ACK_SHFT              0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_MAX_CNT_BMSK         0x0000ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER2_STATUS_MAX_CNT_SHFT                0x0

//// Register PDM_FSC_TIMER3_CFG ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_ADDR(x)                 (x+0x00000090)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_PHYS(x)                 (x+0x00000090)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_RMSK                    0x000000ff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_SHFT                             0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_OUT(x, val)             \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_STOP_STATE_BMSK         0x000000f0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_STOP_STATE_SHFT                0x4

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_START_STATE_BMSK        0x0000000f
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_CFG_START_STATE_SHFT               0x0

//// Register PDM_FSC_TIMER3_STATUS ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_ADDR(x)              (x+0x00000094)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_PHYS(x)              (x+0x00000094)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_RMSK                 0x0007ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_SHFT                          0
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_IN(x)                \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_OUT(x, val)          \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_LAST_ACK_BMSK        0x00070000
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_LAST_ACK_SHFT              0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_MAX_CNT_BMSK         0x0000ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_TIMER3_STATUS_MAX_CNT_SHFT                0x0

//// Register PDM_FSC_MAX_TIMER_STATUS ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_ADDR(x)           (x+0x00000098)
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_PHYS(x)           (x+0x00000098)
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_RMSK              0x0f07ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_SHFT                       0
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_IN(x)             \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_OUT(x, val)       \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_STATE_BMSK        0x0f000000
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_STATE_SHFT              0x18

#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_LAST_ACK_BMSK     0x00070000
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_LAST_ACK_SHFT           0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_MAX_CNT_BMSK      0x0000ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_MAX_TIMER_STATUS_MAX_CNT_SHFT             0x0

//// Register PDM_FSC_STATUS0 ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_ADDR(x)                    (x+0x0000009c)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_PHYS(x)                    (x+0x0000009c)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_RMSK                       0x00013fff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_SHFT                                0
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_OUT(x, val)                \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_OLD_MUX_POL_BMSK           0x00010000
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_OLD_MUX_POL_SHFT                 0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_OLD_BAND_CFG0_BMSK         0x00003fff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS0_OLD_BAND_CFG0_SHFT                0x0

//// Register PDM_FSC_STATUS1 ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_ADDR(x)                    (x+0x000000a0)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_PHYS(x)                    (x+0x000000a0)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_RMSK                       0x00013fff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_SHFT                                0
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_OUT(x, val)                \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_NEW_MUX_POL_BMSK           0x00010000
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_NEW_MUX_POL_SHFT                 0x10

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_NEW_BAND_CFG0_BMSK         0x00003fff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS1_NEW_BAND_CFG0_SHFT                0x0

//// Register PDM_FSC_STATUS2 ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_ADDR(x)                    (x+0x000000a4)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_PHYS(x)                    (x+0x000000a4)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_RMSK                       0x0001ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_SHFT                                0
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_OUT(x, val)                \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_OLD_PERIOD_BMSK            0x0001ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS2_OLD_PERIOD_SHFT                   0x0

//// Register PDM_FSC_STATUS3 ////

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_ADDR(x)                    (x+0x000000a8)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_PHYS(x)                    (x+0x000000a8)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_RMSK                       0x0001ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_SHFT                                0
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_ADDR(x), HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_OUT(x, val)                \
	out_dword( HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_NEW_PERIOD_BMSK            0x0001ffff
#define HWIO_MCCC_CH_REGS_PDM_FSC_STATUS3_NEW_PERIOD_SHFT                   0x0

//// Register PDM_STM_CFG ////

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_ADDR(x)                        (x+0x000000b0)
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_PHYS(x)                        (x+0x000000b0)
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_RMSK                           0x0001ffff
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_SHFT                                    0
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_STM_CFG_ADDR(x), HWIO_MCCC_CH_REGS_PDM_STM_CFG_RMSK)
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_PDM_STM_CFG_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_OUT(x, val)                    \
	out_dword( HWIO_MCCC_CH_REGS_PDM_STM_CFG_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_PDM_STM_CFG_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_PDM_STM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_DONE_EN_BMSK                   0x00010000
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_DONE_EN_SHFT                         0x10

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE15_EN_BMSK                0x00008000
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE15_EN_SHFT                       0xf

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE14_EN_BMSK                0x00004000
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE14_EN_SHFT                       0xe

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE13_EN_BMSK                0x00002000
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE13_EN_SHFT                       0xd

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE12_EN_BMSK                0x00001000
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE12_EN_SHFT                       0xc

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE11_EN_BMSK                0x00000800
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE11_EN_SHFT                       0xb

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE10_EN_BMSK                0x00000400
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE10_EN_SHFT                       0xa

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE09_EN_BMSK                0x00000200
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE09_EN_SHFT                       0x9

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE08_EN_BMSK                0x00000100
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE08_EN_SHFT                       0x8

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE07_EN_BMSK                0x00000080
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE07_EN_SHFT                       0x7

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE06_EN_BMSK                0x00000040
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE06_EN_SHFT                       0x6

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE05_EN_BMSK                0x00000020
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE05_EN_SHFT                       0x5

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE04_EN_BMSK                0x00000010
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE04_EN_SHFT                       0x4

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE03_EN_BMSK                0x00000008
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE03_EN_SHFT                       0x3

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE02_EN_BMSK                0x00000004
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE02_EN_SHFT                       0x2

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE01_EN_BMSK                0x00000002
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_STATE01_EN_SHFT                       0x1

#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_START_EN_BMSK                  0x00000001
#define HWIO_MCCC_CH_REGS_PDM_STM_CFG_START_EN_SHFT                         0x0

//// Register SPARE0 ////

#define HWIO_MCCC_CH_REGS_SPARE0_ADDR(x)                             (x+0x000000c8)
#define HWIO_MCCC_CH_REGS_SPARE0_PHYS(x)                             (x+0x000000c8)
#define HWIO_MCCC_CH_REGS_SPARE0_RMSK                                0x0000000f
#define HWIO_MCCC_CH_REGS_SPARE0_SHFT                                         0
#define HWIO_MCCC_CH_REGS_SPARE0_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SPARE0_ADDR(x), HWIO_MCCC_CH_REGS_SPARE0_RMSK)
#define HWIO_MCCC_CH_REGS_SPARE0_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SPARE0_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SPARE0_OUT(x, val)                         \
	out_dword( HWIO_MCCC_CH_REGS_SPARE0_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SPARE0_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SPARE0_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SPARE0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SPARE0_SPARE_BMSK                          0x0000000f
#define HWIO_MCCC_CH_REGS_SPARE0_SPARE_SHFT                                 0x0

//// Register SPARE1 ////

#define HWIO_MCCC_CH_REGS_SPARE1_ADDR(x)                             (x+0x000000cc)
#define HWIO_MCCC_CH_REGS_SPARE1_PHYS(x)                             (x+0x000000cc)
#define HWIO_MCCC_CH_REGS_SPARE1_RMSK                                0x0000000f
#define HWIO_MCCC_CH_REGS_SPARE1_SHFT                                         0
#define HWIO_MCCC_CH_REGS_SPARE1_IN(x)                               \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SPARE1_ADDR(x), HWIO_MCCC_CH_REGS_SPARE1_RMSK)
#define HWIO_MCCC_CH_REGS_SPARE1_INM(x, mask)                        \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SPARE1_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SPARE1_OUT(x, val)                         \
	out_dword( HWIO_MCCC_CH_REGS_SPARE1_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SPARE1_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SPARE1_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SPARE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SPARE1_SPARE_BMSK                          0x0000000f
#define HWIO_MCCC_CH_REGS_SPARE1_SPARE_SHFT                                 0x0

//// Register SW_CTL0 ////

#define HWIO_MCCC_CH_REGS_SW_CTL0_ADDR(x)                            (x+0x000000d0)
#define HWIO_MCCC_CH_REGS_SW_CTL0_PHYS(x)                            (x+0x000000d0)
#define HWIO_MCCC_CH_REGS_SW_CTL0_RMSK                               0x00003773
#define HWIO_MCCC_CH_REGS_SW_CTL0_SHFT                                        0
#define HWIO_MCCC_CH_REGS_SW_CTL0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_CTL0_ADDR(x), HWIO_MCCC_CH_REGS_SW_CTL0_RMSK)
#define HWIO_MCCC_CH_REGS_SW_CTL0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_CTL0_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SW_CTL0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_CH_REGS_SW_CTL0_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SW_CTL0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SW_CTL0_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SW_CTL0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SW_CTL0_MCCC_CDIV_MAX_CNT_BMSK             0x00002000
#define HWIO_MCCC_CH_REGS_SW_CTL0_MCCC_CDIV_MAX_CNT_SHFT                    0xd

#define HWIO_MCCC_CH_REGS_SW_CTL0_MCCC_CDIV_MAX_CNT_SW_CTL_BMSK      0x00001000
#define HWIO_MCCC_CH_REGS_SW_CTL0_MCCC_CDIV_MAX_CNT_SW_CTL_SHFT             0xc
#define HWIO_MCCC_CH_REGS_SW_CTL0_MCCC_CDIV_MAX_CNT_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL0_MCCC_CDIV_MAX_CNT_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL0_RX1_ANA_PU_BMSK                    0x00000400
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX1_ANA_PU_SHFT                           0xa

#define HWIO_MCCC_CH_REGS_SW_CTL0_RX0_ANA_PU_BMSK                    0x00000200
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX0_ANA_PU_SHFT                           0x9

#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_ANA_PU_SW_CTL_BMSK              0x00000100
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_ANA_PU_SW_CTL_SHFT                     0x8
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_ANA_PU_SW_CTL_HW_CONTROL_FVAL         0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_ANA_PU_SW_CTL_SW_CONTROL_FVAL         0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL0_RX1_CGC_CLK_EN_BMSK                0x00000040
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX1_CGC_CLK_EN_SHFT                       0x6

#define HWIO_MCCC_CH_REGS_SW_CTL0_RX0_CGC_CLK_EN_BMSK                0x00000020
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX0_CGC_CLK_EN_SHFT                       0x5

#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_BMSK          0x00000010
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_SHFT                 0x4
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL0_RX_CGC_CLK_EN_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_BMSK                0x00000002
#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_SHFT                       0x1
#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_SRC0_FVAL                 0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_SRC1_FVAL                 0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_SW_CTL_BMSK         0x00000001
#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_SW_CTL_SHFT                0x0
#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL0_MC_CLK_MUX_POL_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_CTL1 ////

#define HWIO_MCCC_CH_REGS_SW_CTL1_ADDR(x)                            (x+0x000000d4)
#define HWIO_MCCC_CH_REGS_SW_CTL1_PHYS(x)                            (x+0x000000d4)
#define HWIO_MCCC_CH_REGS_SW_CTL1_RMSK                               0x01333333
#define HWIO_MCCC_CH_REGS_SW_CTL1_SHFT                                        0
#define HWIO_MCCC_CH_REGS_SW_CTL1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_CTL1_ADDR(x), HWIO_MCCC_CH_REGS_SW_CTL1_RMSK)
#define HWIO_MCCC_CH_REGS_SW_CTL1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_CTL1_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SW_CTL1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_CH_REGS_SW_CTL1_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SW_CTL1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SW_CTL1_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SW_CTL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SW_CTL1_FORCE_SSP_CFG_UPDATE_BMSK          0x01000000
#define HWIO_MCCC_CH_REGS_SW_CTL1_FORCE_SSP_CFG_UPDATE_SHFT                0x18

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_P1_DISABLE_BMSK                0x00200000
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_P1_DISABLE_SHFT                      0x15

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_P1_DISABLE_SW_CTL_BMSK         0x00100000
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_P1_DISABLE_SW_CTL_SHFT               0x14
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_P1_DISABLE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_P1_DISABLE_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL1_QFI_CDIV_ARES_BMSK                 0x00020000
#define HWIO_MCCC_CH_REGS_SW_CTL1_QFI_CDIV_ARES_SHFT                       0x11

#define HWIO_MCCC_CH_REGS_SW_CTL1_QFI_CDIV_ARES_SW_CTL_BMSK          0x00010000
#define HWIO_MCCC_CH_REGS_SW_CTL1_QFI_CDIV_ARES_SW_CTL_SHFT                0x10
#define HWIO_MCCC_CH_REGS_SW_CTL1_QFI_CDIV_ARES_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL1_QFI_CDIV_ARES_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG2_BMSK              0x00002000
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG2_SHFT                     0xd

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG2_SW_CTL_BMSK       0x00001000
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG2_SW_CTL_SHFT              0xc
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG2_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG2_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG1_BMSK              0x00000200
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG1_SHFT                     0x9

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG1_SW_CTL_BMSK       0x00000100
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG1_SW_CTL_SHFT              0x8
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG1_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CDIV_EN_CFG1_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG2_UPDATE_BMSK               0x00000020
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG2_UPDATE_SHFT                      0x5

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG2_UPDATE_SW_CTL_BMSK        0x00000010
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG2_UPDATE_SW_CTL_SHFT               0x4
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG2_UPDATE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG2_UPDATE_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG1_UPDATE_BMSK               0x00000002
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG1_UPDATE_SHFT                      0x1

#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG1_UPDATE_SW_CTL_BMSK        0x00000001
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG1_UPDATE_SW_CTL_SHFT               0x0
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG1_UPDATE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_CTL1_SSP_CFG1_UPDATE_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_OVERRIDE_UPDATE ////

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_ADDR(x)                 (x+0x000000e0)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_PHYS(x)                 (x+0x000000e0)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_RMSK                    0x00000001
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_SHFT                             0
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_ADDR(x), HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_RMSK)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_OUT(x, val)             \
	out_dword( HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_UPDATE_BMSK             0x00000001
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE_UPDATE_UPDATE_SHFT                    0x0

//// Register SW_OVERRIDE0 ////

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_ADDR(x)                       (x+0x000000e4)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_PHYS(x)                       (x+0x000000e4)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RMSK                          0x31333333
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_SHFT                                   0
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE0_ADDR(x), HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RMSK)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE0_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_OUT(x, val)                   \
	out_dword( HWIO_MCCC_CH_REGS_SW_OVERRIDE0_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SW_OVERRIDE0_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SW_OVERRIDE0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MCCC_CDIV_MAX_CNT_BMSK        0x20000000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MCCC_CDIV_MAX_CNT_SHFT              0x1d

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MCCC_CDIV_MAX_CNT_SW_CTL_BMSK 0x10000000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MCCC_CDIV_MAX_CNT_SW_CTL_SHFT       0x1c

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX_VALID_BMSK                 0x01000000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX_VALID_SHFT                       0x18

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_BMSK               0x00200000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_SHFT                     0x15
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_POWER_DOWN_FVAL          0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_POWER_UP_FVAL            0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_BMSK        0x00100000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_SHFT              0x14
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_ANA_PU_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_BMSK               0x00020000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_SHFT                     0x11
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_POWER_DOWN_FVAL          0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_POWER_UP_FVAL            0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_BMSK        0x00010000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_SHFT              0x10
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_ANA_PU_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_BMSK           0x00002000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_SHFT                  0xd
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_DISABLED_FVAL        0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_ENABLED_FVAL         0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_BMSK    0x00001000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_SHFT           0xc
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX1_CGC_CLK_EN_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_BMSK           0x00000200
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_SHFT                  0x9
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_DISABLED_FVAL        0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_ENABLED_FVAL         0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_BMSK    0x00000100
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_SHFT           0x8
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_RX0_CGC_CLK_EN_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_BMSK           0x00000020
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_SHFT                  0x5
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_GCC_FVAL             0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_DDRCC_FVAL           0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_SW_CTL_BMSK    0x00000010
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_SW_CTL_SHFT           0x4
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_PLL_SRC_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_BMSK           0x00000002
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_SHFT                  0x1
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_SRC0_FVAL            0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_SRC1_FVAL            0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_SW_CTL_BMSK    0x00000001
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_SW_CTL_SHFT           0x0
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE0_MC_CLK_MUX_POL_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_OVERRIDE1 ////

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_ADDR(x)                       (x+0x000000e8)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_PHYS(x)                       (x+0x000000e8)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_RMSK                          0xf1111133
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_SHFT                                   0
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE1_ADDR(x), HWIO_MCCC_CH_REGS_SW_OVERRIDE1_RMSK)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE1_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_OUT(x, val)                   \
	out_dword( HWIO_MCCC_CH_REGS_SW_OVERRIDE1_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SW_OVERRIDE1_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SW_OVERRIDE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_BREAKPOINT_STATE_BMSK         0xf0000000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_BREAKPOINT_STATE_SHFT               0x1c

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_BREAKPOINT_ENABLE_BMSK        0x01000000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_BREAKPOINT_ENABLE_SHFT              0x18

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_FREQ_SWITCH_STATE_REQ_MASK_BMSK 0x00100000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_FREQ_SWITCH_STATE_REQ_MASK_SHFT       0x14

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_FREQ_SWITCH_STATE_ACK1_MASK_BMSK 0x00010000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_FREQ_SWITCH_STATE_ACK1_MASK_SHFT       0x10

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_FREQ_SWITCH_STATE_ACK0_MASK_BMSK 0x00001000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_FREQ_SWITCH_STATE_ACK0_MASK_SHFT        0xc

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_RX_CLK_OFF_BMSK               0x00000100
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_RX_CLK_OFF_SHFT                      0x8

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CDIV_ARES_BMSK            0x00000020
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CDIV_ARES_SHFT                   0x5

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_BMSK     0x00000010
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_SHFT            0x4
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CDIV_ARES_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CLK_DISABLE_BMSK          0x00000002
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CLK_DISABLE_SHFT                 0x1

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_BMSK   0x00000001
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_SHFT          0x0
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE1_QFI_CLK_DISABLE_SW_CTL_SW_CONTROL_FVAL       0x1u

//// Register SW_OVERRIDE2 ////

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_ADDR(x)                       (x+0x000000ec)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_PHYS(x)                       (x+0x000000ec)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_RMSK                          0xff1ff133
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SHFT                                   0
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_IN(x)                         \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE2_ADDR(x), HWIO_MCCC_CH_REGS_SW_OVERRIDE2_RMSK)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_INM(x, mask)                  \
	in_dword_masked ( HWIO_MCCC_CH_REGS_SW_OVERRIDE2_ADDR(x), mask) 
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_OUT(x, val)                   \
	out_dword( HWIO_MCCC_CH_REGS_SW_OVERRIDE2_ADDR(x), val)
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_CH_REGS_SW_OVERRIDE2_ADDR(x), mask, val, HWIO_MCCC_CH_REGS_SW_OVERRIDE2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_BYPASS_BMSK               0xff000000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_BYPASS_SHFT                     0x18

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_BYPASS_SW_CTL_BMSK        0x00100000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_BYPASS_SW_CTL_SHFT              0x14
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_BYPASS_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_BYPASS_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_POLARITY_BMSK             0x000ff000
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_POLARITY_SHFT                    0xc

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_POLARITY_SW_CTL_BMSK      0x00000100
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_POLARITY_SW_CTL_SHFT             0x8
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_POLARITY_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_POLARITY_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_P1_DISABLE_BMSK           0x00000020
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_P1_DISABLE_SHFT                  0x5

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_P1_DISABLE_SW_CTL_BMSK    0x00000010
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_P1_DISABLE_SW_CTL_SHFT           0x4
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_P1_DISABLE_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_P1_DISABLE_SW_CTL_SW_CONTROL_FVAL       0x1u

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_CDIV_EN_BMSK              0x00000002
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_CDIV_EN_SHFT                     0x1

#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_CDIV_EN_SW_CTL_BMSK       0x00000001
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_CDIV_EN_SW_CTL_SHFT              0x0
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_CDIV_EN_SW_CTL_HW_CONTROL_FVAL       0x0u
#define HWIO_MCCC_CH_REGS_SW_OVERRIDE2_SSP_CDIV_EN_SW_CTL_SW_CONTROL_FVAL       0x1u


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block MCCC_REGS
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register FREQ_SWITCH_UPDATE ////

#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_ADDR(x)                    (x+0x00000000)
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_PHYS(x)                    (x+0x00000000)
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_RMSK                       0x00000001
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_SHFT                                0
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_ADDR(x), HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_RMSK)
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_ADDR(x), mask) 
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_OUT(x, val)                \
	out_dword( HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_ADDR(x), val)
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_ADDR(x), mask, val, HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_ACTIVE_BMSK                0x00000001
#define HWIO_MCCC_REGS_FREQ_SWITCH_UPDATE_ACTIVE_SHFT                       0x0

//// Register FREQ_SWITCH_FSM_CFG ////

#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_ADDR(x)                   (x+0x00000004)
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_PHYS(x)                   (x+0x00000004)
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_RMSK                      0x0100000f
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_SHFT                               0
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_ADDR(x), HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_RMSK)
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_OUT(x, val)               \
	out_dword( HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_SSP_P1_CLKGATE_EN_BMSK    0x01000000
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_SSP_P1_CLKGATE_EN_SHFT          0x18

#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_FINAL_STATE_BMSK          0x0000000f
#define HWIO_MCCC_REGS_FREQ_SWITCH_FSM_CFG_FINAL_STATE_SHFT                 0x0

//// Register FSC_STATE_TIMER_CFG ////

#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_ADDR(x)                   (x+0x00000008)
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_PHYS(x)                   (x+0x00000008)
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_RMSK                      0xffffffff
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_SHFT                               0
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_ADDR(x), HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_RMSK)
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_OUT(x, val)               \
	out_dword( HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_TIMER2_LOAD_VAL_BMSK      0xffff0000
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_TIMER2_LOAD_VAL_SHFT            0x10

#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_TIMER1_LOAD_VAL_BMSK      0x0000ff00
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_TIMER1_LOAD_VAL_SHFT             0x8

#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_TIMER0_LOAD_VAL_BMSK      0x000000ff
#define HWIO_MCCC_REGS_FSC_STATE_TIMER_CFG_TIMER0_LOAD_VAL_SHFT             0x0

//// Register FSC_STATE_PREPEND_TIMER_SEL ////

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_ADDR(x)           (x+0x0000000c)
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_PHYS(x)           (x+0x0000000c)
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_RMSK              0x3fffffff
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_SHFT                       0
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_IN(x)             \
	in_dword_masked ( HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_ADDR(x), HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_RMSK)
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_INM(x, mask)      \
	in_dword_masked ( HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_ADDR(x), mask) 
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_OUT(x, val)       \
	out_dword( HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_ADDR(x), val)
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_ADDR(x), mask, val, HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE15_TIMER_SEL_BMSK 0x30000000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE15_TIMER_SEL_SHFT       0x1c
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE15_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE15_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE15_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE15_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE14_TIMER_SEL_BMSK 0x0c000000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE14_TIMER_SEL_SHFT       0x1a
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE14_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE14_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE14_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE14_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE13_TIMER_SEL_BMSK 0x03000000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE13_TIMER_SEL_SHFT       0x18
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE13_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE13_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE13_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE13_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE12_TIMER_SEL_BMSK 0x00c00000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE12_TIMER_SEL_SHFT       0x16
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE12_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE12_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE12_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE12_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE11_TIMER_SEL_BMSK 0x00300000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE11_TIMER_SEL_SHFT       0x14
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE11_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE11_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE11_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE11_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE10_TIMER_SEL_BMSK 0x000c0000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE10_TIMER_SEL_SHFT       0x12
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE10_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE10_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE10_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE10_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE09_TIMER_SEL_BMSK 0x00030000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE09_TIMER_SEL_SHFT       0x10
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE09_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE09_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE09_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE09_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE08_TIMER_SEL_BMSK 0x0000c000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE08_TIMER_SEL_SHFT        0xe
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE08_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE08_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE08_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE08_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE07_TIMER_SEL_BMSK 0x00003000
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE07_TIMER_SEL_SHFT        0xc
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE07_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE07_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE07_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE07_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE06_TIMER_SEL_BMSK 0x00000c00
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE06_TIMER_SEL_SHFT        0xa
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE06_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE06_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE06_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE06_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE05_TIMER_SEL_BMSK 0x00000300
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE05_TIMER_SEL_SHFT        0x8
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE05_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE05_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE05_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE05_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE04_TIMER_SEL_BMSK 0x000000c0
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE04_TIMER_SEL_SHFT        0x6
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE04_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE04_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE04_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE04_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE03_TIMER_SEL_BMSK 0x00000030
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE03_TIMER_SEL_SHFT        0x4
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE03_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE03_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE03_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE03_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE02_TIMER_SEL_BMSK 0x0000000c
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE02_TIMER_SEL_SHFT        0x2
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE02_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE02_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE02_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE02_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE01_TIMER_SEL_BMSK 0x00000003
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE01_TIMER_SEL_SHFT        0x0
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE01_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE01_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE01_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_PREPEND_TIMER_SEL_STATE01_TIMER_SEL_TIMER2_FVAL       0x3u

//// Register FSC_STATE_APPEND_TIMER_SEL ////

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_ADDR(x)            (x+0x00000010)
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_PHYS(x)            (x+0x00000010)
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_RMSK               0x3fffffff
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_SHFT                        0
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_IN(x)              \
	in_dword_masked ( HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_ADDR(x), HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_RMSK)
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_ADDR(x), mask) 
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_OUT(x, val)        \
	out_dword( HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_ADDR(x), val)
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_ADDR(x), mask, val, HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE15_TIMER_SEL_BMSK 0x30000000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE15_TIMER_SEL_SHFT       0x1c
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE15_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE15_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE15_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE15_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE14_TIMER_SEL_BMSK 0x0c000000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE14_TIMER_SEL_SHFT       0x1a
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE14_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE14_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE14_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE14_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE13_TIMER_SEL_BMSK 0x03000000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE13_TIMER_SEL_SHFT       0x18
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE13_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE13_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE13_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE13_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE12_TIMER_SEL_BMSK 0x00c00000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE12_TIMER_SEL_SHFT       0x16
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE12_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE12_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE12_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE12_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE11_TIMER_SEL_BMSK 0x00300000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE11_TIMER_SEL_SHFT       0x14
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE11_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE11_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE11_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE11_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE10_TIMER_SEL_BMSK 0x000c0000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE10_TIMER_SEL_SHFT       0x12
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE10_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE10_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE10_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE10_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE09_TIMER_SEL_BMSK 0x00030000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE09_TIMER_SEL_SHFT       0x10
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE09_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE09_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE09_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE09_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE08_TIMER_SEL_BMSK 0x0000c000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE08_TIMER_SEL_SHFT        0xe
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE08_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE08_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE08_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE08_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE07_TIMER_SEL_BMSK 0x00003000
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE07_TIMER_SEL_SHFT        0xc
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE07_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE07_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE07_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE07_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE06_TIMER_SEL_BMSK 0x00000c00
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE06_TIMER_SEL_SHFT        0xa
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE06_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE06_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE06_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE06_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE05_TIMER_SEL_BMSK 0x00000300
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE05_TIMER_SEL_SHFT        0x8
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE05_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE05_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE05_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE05_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE04_TIMER_SEL_BMSK 0x000000c0
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE04_TIMER_SEL_SHFT        0x6
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE04_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE04_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE04_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE04_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE03_TIMER_SEL_BMSK 0x00000030
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE03_TIMER_SEL_SHFT        0x4
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE03_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE03_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE03_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE03_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE02_TIMER_SEL_BMSK 0x0000000c
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE02_TIMER_SEL_SHFT        0x2
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE02_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE02_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE02_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE02_TIMER_SEL_TIMER2_FVAL       0x3u

#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE01_TIMER_SEL_BMSK 0x00000003
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE01_TIMER_SEL_SHFT        0x0
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE01_TIMER_SEL_NONE_FVAL       0x0u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE01_TIMER_SEL_TIMER0_FVAL       0x1u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE01_TIMER_SEL_TIMER1_FVAL       0x2u
#define HWIO_MCCC_REGS_FSC_STATE_APPEND_TIMER_SEL_STATE01_TIMER_SEL_TIMER2_FVAL       0x3u

//// Register FREQ_SWITCH_STATE_EXIT_COND ////

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_ADDR(x)           (x+0x00000014)
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_PHYS(x)           (x+0x00000014)
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_RMSK              0xf000fffe
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_SHFT                       1
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_IN(x)             \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_ADDR(x), HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_RMSK)
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_INM(x, mask)      \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_ADDR(x), mask) 
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_OUT(x, val)       \
	out_dword( HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_ADDR(x), val)
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_ADDR(x), mask, val, HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_XCH_STATE_DONE_TIMER_LOAD_VAL_BMSK 0xf0000000
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_XCH_STATE_DONE_TIMER_LOAD_VAL_SHFT       0x1c

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE15_ACK_BMSK  0x00008000
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE15_ACK_SHFT         0xf
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE15_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE15_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE14_ACK_BMSK  0x00004000
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE14_ACK_SHFT         0xe
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE14_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE14_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE13_ACK_BMSK  0x00002000
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE13_ACK_SHFT         0xd
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE13_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE13_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE12_ACK_BMSK  0x00001000
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE12_ACK_SHFT         0xc
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE12_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE12_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE11_ACK_BMSK  0x00000800
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE11_ACK_SHFT         0xb
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE11_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE11_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE10_ACK_BMSK  0x00000400
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE10_ACK_SHFT         0xa
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE10_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE10_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE09_ACK_BMSK  0x00000200
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE09_ACK_SHFT         0x9
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE09_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE09_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE08_ACK_BMSK  0x00000100
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE08_ACK_SHFT         0x8
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE08_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE08_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE07_ACK_BMSK  0x00000080
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE07_ACK_SHFT         0x7
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE07_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE07_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE06_ACK_BMSK  0x00000040
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE06_ACK_SHFT         0x6
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE06_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE06_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE05_ACK_BMSK  0x00000020
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE05_ACK_SHFT         0x5
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE05_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE05_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE04_ACK_BMSK  0x00000010
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE04_ACK_SHFT         0x4
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE04_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE04_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE03_ACK_BMSK  0x00000008
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE03_ACK_SHFT         0x3
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE03_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE03_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE02_ACK_BMSK  0x00000004
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE02_ACK_SHFT         0x2
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE02_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE02_ACK_ALL_CHANNEL_FVAL       0x1u

#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE01_ACK_BMSK  0x00000002
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE01_ACK_SHFT         0x1
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE01_ACK_PER_CHANNEL_FVAL       0x0u
#define HWIO_MCCC_REGS_FREQ_SWITCH_STATE_EXIT_COND_STATE01_ACK_ALL_CHANNEL_FVAL       0x1u

//// Register CLK_PERIOD ////

#define HWIO_MCCC_REGS_CLK_PERIOD_ADDR(x)                            (x+0x00000020)
#define HWIO_MCCC_REGS_CLK_PERIOD_PHYS(x)                            (x+0x00000020)
#define HWIO_MCCC_REGS_CLK_PERIOD_RMSK                               0x0001ffff
#define HWIO_MCCC_REGS_CLK_PERIOD_SHFT                                        0
#define HWIO_MCCC_REGS_CLK_PERIOD_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_CLK_PERIOD_ADDR(x), HWIO_MCCC_REGS_CLK_PERIOD_RMSK)
#define HWIO_MCCC_REGS_CLK_PERIOD_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_CLK_PERIOD_ADDR(x), mask) 
#define HWIO_MCCC_REGS_CLK_PERIOD_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_CLK_PERIOD_ADDR(x), val)
#define HWIO_MCCC_REGS_CLK_PERIOD_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_CLK_PERIOD_ADDR(x), mask, val, HWIO_MCCC_REGS_CLK_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_CLK_PERIOD_PERIOD_BMSK                        0x0001ffff
#define HWIO_MCCC_REGS_CLK_PERIOD_PERIOD_SHFT                               0x0

//// Register BAND0_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000024)
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000024)
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_REGS_BAND0_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND1_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000028)
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000028)
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_REGS_BAND1_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND2_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x0000002c)
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x0000002c)
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_REGS_BAND2_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND3_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000030)
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000030)
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_REGS_BAND3_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND4_UPPER_FREQ_THRESHOLD ////

#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x)            (x+0x00000034)
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_PHYS(x)            (x+0x00000034)
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_RMSK               0x0001ffff
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_SHFT                        0
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_IN(x)              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_RMSK)
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_INM(x, mask)       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_OUT(x, val)        \
	out_dword( HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_MCCC_REGS_BAND4_UPPER_FREQ_THRESHOLD_THRESHOLD_PERIOD_SHFT        0x0

//// Register BAND0_CFG0 ////

#define HWIO_MCCC_REGS_BAND0_CFG0_ADDR(x)                            (x+0x00000040)
#define HWIO_MCCC_REGS_BAND0_CFG0_PHYS(x)                            (x+0x00000040)
#define HWIO_MCCC_REGS_BAND0_CFG0_RMSK                               0x00003311
#define HWIO_MCCC_REGS_BAND0_CFG0_SHFT                                        0
#define HWIO_MCCC_REGS_BAND0_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND0_CFG0_ADDR(x), HWIO_MCCC_REGS_BAND0_CFG0_RMSK)
#define HWIO_MCCC_REGS_BAND0_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND0_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND0_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND0_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND0_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND0_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND0_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND0_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_REGS_BAND0_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_REGS_BAND0_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_REGS_BAND0_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_REGS_BAND0_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_REGS_BAND0_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_REGS_BAND0_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_REGS_BAND0_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_REGS_BAND0_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_REGS_BAND0_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_REGS_BAND0_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_REGS_BAND0_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_REGS_BAND0_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_REGS_BAND0_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_REGS_BAND0_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_REGS_BAND0_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND0_CFG1 ////

#define HWIO_MCCC_REGS_BAND0_CFG1_ADDR(x)                            (x+0x00000044)
#define HWIO_MCCC_REGS_BAND0_CFG1_PHYS(x)                            (x+0x00000044)
#define HWIO_MCCC_REGS_BAND0_CFG1_RMSK                               0xffffffff
#define HWIO_MCCC_REGS_BAND0_CFG1_SHFT                                        0
#define HWIO_MCCC_REGS_BAND0_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND0_CFG1_ADDR(x), HWIO_MCCC_REGS_BAND0_CFG1_RMSK)
#define HWIO_MCCC_REGS_BAND0_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND0_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND0_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND0_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND0_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND0_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND0_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_BYPASS_BMSK                    0xff000000
#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_BYPASS_SHFT                          0x18

#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_POLARITY_BMSK                  0x00ff0000
#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_POLARITY_SHFT                        0x10

#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_REGS_BAND0_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND1_CFG0 ////

#define HWIO_MCCC_REGS_BAND1_CFG0_ADDR(x)                            (x+0x00000048)
#define HWIO_MCCC_REGS_BAND1_CFG0_PHYS(x)                            (x+0x00000048)
#define HWIO_MCCC_REGS_BAND1_CFG0_RMSK                               0x00003311
#define HWIO_MCCC_REGS_BAND1_CFG0_SHFT                                        0
#define HWIO_MCCC_REGS_BAND1_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND1_CFG0_ADDR(x), HWIO_MCCC_REGS_BAND1_CFG0_RMSK)
#define HWIO_MCCC_REGS_BAND1_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND1_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND1_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND1_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND1_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND1_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND1_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND1_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_REGS_BAND1_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_REGS_BAND1_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_REGS_BAND1_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_REGS_BAND1_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_REGS_BAND1_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_REGS_BAND1_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_REGS_BAND1_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_REGS_BAND1_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_REGS_BAND1_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_REGS_BAND1_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_REGS_BAND1_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_REGS_BAND1_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_REGS_BAND1_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_REGS_BAND1_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_REGS_BAND1_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND1_CFG1 ////

#define HWIO_MCCC_REGS_BAND1_CFG1_ADDR(x)                            (x+0x0000004c)
#define HWIO_MCCC_REGS_BAND1_CFG1_PHYS(x)                            (x+0x0000004c)
#define HWIO_MCCC_REGS_BAND1_CFG1_RMSK                               0xffffffff
#define HWIO_MCCC_REGS_BAND1_CFG1_SHFT                                        0
#define HWIO_MCCC_REGS_BAND1_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND1_CFG1_ADDR(x), HWIO_MCCC_REGS_BAND1_CFG1_RMSK)
#define HWIO_MCCC_REGS_BAND1_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND1_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND1_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND1_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND1_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND1_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_BYPASS_BMSK                    0xff000000
#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_BYPASS_SHFT                          0x18

#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_POLARITY_BMSK                  0x00ff0000
#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_POLARITY_SHFT                        0x10

#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_REGS_BAND1_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND2_CFG0 ////

#define HWIO_MCCC_REGS_BAND2_CFG0_ADDR(x)                            (x+0x00000050)
#define HWIO_MCCC_REGS_BAND2_CFG0_PHYS(x)                            (x+0x00000050)
#define HWIO_MCCC_REGS_BAND2_CFG0_RMSK                               0x00003311
#define HWIO_MCCC_REGS_BAND2_CFG0_SHFT                                        0
#define HWIO_MCCC_REGS_BAND2_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND2_CFG0_ADDR(x), HWIO_MCCC_REGS_BAND2_CFG0_RMSK)
#define HWIO_MCCC_REGS_BAND2_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND2_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND2_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND2_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND2_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND2_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND2_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND2_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_REGS_BAND2_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_REGS_BAND2_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_REGS_BAND2_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_REGS_BAND2_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_REGS_BAND2_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_REGS_BAND2_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_REGS_BAND2_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_REGS_BAND2_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_REGS_BAND2_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_REGS_BAND2_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_REGS_BAND2_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_REGS_BAND2_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_REGS_BAND2_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_REGS_BAND2_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_REGS_BAND2_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND2_CFG1 ////

#define HWIO_MCCC_REGS_BAND2_CFG1_ADDR(x)                            (x+0x00000054)
#define HWIO_MCCC_REGS_BAND2_CFG1_PHYS(x)                            (x+0x00000054)
#define HWIO_MCCC_REGS_BAND2_CFG1_RMSK                               0xffffffff
#define HWIO_MCCC_REGS_BAND2_CFG1_SHFT                                        0
#define HWIO_MCCC_REGS_BAND2_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND2_CFG1_ADDR(x), HWIO_MCCC_REGS_BAND2_CFG1_RMSK)
#define HWIO_MCCC_REGS_BAND2_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND2_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND2_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND2_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND2_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND2_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND2_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_BYPASS_BMSK                    0xff000000
#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_BYPASS_SHFT                          0x18

#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_POLARITY_BMSK                  0x00ff0000
#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_POLARITY_SHFT                        0x10

#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_REGS_BAND2_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND3_CFG0 ////

#define HWIO_MCCC_REGS_BAND3_CFG0_ADDR(x)                            (x+0x00000058)
#define HWIO_MCCC_REGS_BAND3_CFG0_PHYS(x)                            (x+0x00000058)
#define HWIO_MCCC_REGS_BAND3_CFG0_RMSK                               0x00003311
#define HWIO_MCCC_REGS_BAND3_CFG0_SHFT                                        0
#define HWIO_MCCC_REGS_BAND3_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND3_CFG0_ADDR(x), HWIO_MCCC_REGS_BAND3_CFG0_RMSK)
#define HWIO_MCCC_REGS_BAND3_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND3_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND3_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND3_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND3_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND3_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND3_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND3_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_REGS_BAND3_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_REGS_BAND3_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_REGS_BAND3_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_REGS_BAND3_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_REGS_BAND3_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_REGS_BAND3_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_REGS_BAND3_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_REGS_BAND3_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_REGS_BAND3_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_REGS_BAND3_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_REGS_BAND3_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_REGS_BAND3_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_REGS_BAND3_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_REGS_BAND3_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_REGS_BAND3_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND3_CFG1 ////

#define HWIO_MCCC_REGS_BAND3_CFG1_ADDR(x)                            (x+0x0000005c)
#define HWIO_MCCC_REGS_BAND3_CFG1_PHYS(x)                            (x+0x0000005c)
#define HWIO_MCCC_REGS_BAND3_CFG1_RMSK                               0xffffffff
#define HWIO_MCCC_REGS_BAND3_CFG1_SHFT                                        0
#define HWIO_MCCC_REGS_BAND3_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND3_CFG1_ADDR(x), HWIO_MCCC_REGS_BAND3_CFG1_RMSK)
#define HWIO_MCCC_REGS_BAND3_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND3_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND3_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND3_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND3_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND3_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND3_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_BYPASS_BMSK                    0xff000000
#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_BYPASS_SHFT                          0x18

#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_POLARITY_BMSK                  0x00ff0000
#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_POLARITY_SHFT                        0x10

#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_REGS_BAND3_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND4_CFG0 ////

#define HWIO_MCCC_REGS_BAND4_CFG0_ADDR(x)                            (x+0x00000060)
#define HWIO_MCCC_REGS_BAND4_CFG0_PHYS(x)                            (x+0x00000060)
#define HWIO_MCCC_REGS_BAND4_CFG0_RMSK                               0x00003311
#define HWIO_MCCC_REGS_BAND4_CFG0_SHFT                                        0
#define HWIO_MCCC_REGS_BAND4_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND4_CFG0_ADDR(x), HWIO_MCCC_REGS_BAND4_CFG0_RMSK)
#define HWIO_MCCC_REGS_BAND4_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND4_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND4_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND4_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND4_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND4_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND4_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND4_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_REGS_BAND4_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_REGS_BAND4_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_REGS_BAND4_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_REGS_BAND4_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_REGS_BAND4_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_REGS_BAND4_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_REGS_BAND4_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_REGS_BAND4_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_REGS_BAND4_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_REGS_BAND4_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_REGS_BAND4_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_REGS_BAND4_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_REGS_BAND4_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_REGS_BAND4_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_REGS_BAND4_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND4_CFG1 ////

#define HWIO_MCCC_REGS_BAND4_CFG1_ADDR(x)                            (x+0x00000064)
#define HWIO_MCCC_REGS_BAND4_CFG1_PHYS(x)                            (x+0x00000064)
#define HWIO_MCCC_REGS_BAND4_CFG1_RMSK                               0xffffffff
#define HWIO_MCCC_REGS_BAND4_CFG1_SHFT                                        0
#define HWIO_MCCC_REGS_BAND4_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND4_CFG1_ADDR(x), HWIO_MCCC_REGS_BAND4_CFG1_RMSK)
#define HWIO_MCCC_REGS_BAND4_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND4_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND4_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND4_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND4_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND4_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND4_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_BYPASS_BMSK                    0xff000000
#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_BYPASS_SHFT                          0x18

#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_POLARITY_BMSK                  0x00ff0000
#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_POLARITY_SHFT                        0x10

#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_REGS_BAND4_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register BAND5_CFG0 ////

#define HWIO_MCCC_REGS_BAND5_CFG0_ADDR(x)                            (x+0x00000068)
#define HWIO_MCCC_REGS_BAND5_CFG0_PHYS(x)                            (x+0x00000068)
#define HWIO_MCCC_REGS_BAND5_CFG0_RMSK                               0x00003311
#define HWIO_MCCC_REGS_BAND5_CFG0_SHFT                                        0
#define HWIO_MCCC_REGS_BAND5_CFG0_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND5_CFG0_ADDR(x), HWIO_MCCC_REGS_BAND5_CFG0_RMSK)
#define HWIO_MCCC_REGS_BAND5_CFG0_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND5_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND5_CFG0_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND5_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND5_CFG0_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND5_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND5_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND5_CFG0_CLOCK_FREQ_RATIO_BMSK              0x00003000
#define HWIO_MCCC_REGS_BAND5_CFG0_CLOCK_FREQ_RATIO_SHFT                     0xc
#define HWIO_MCCC_REGS_BAND5_CFG0_CLOCK_FREQ_RATIO_FULL_RATE_FVAL          0x0u
#define HWIO_MCCC_REGS_BAND5_CFG0_CLOCK_FREQ_RATIO_HALF_RATE_FVAL          0x1u

#define HWIO_MCCC_REGS_BAND5_CFG0_DATA_FREQ_RATIO_BMSK               0x00000300
#define HWIO_MCCC_REGS_BAND5_CFG0_DATA_FREQ_RATIO_SHFT                      0x8
#define HWIO_MCCC_REGS_BAND5_CFG0_DATA_FREQ_RATIO_FULL_RATE_FVAL           0x0u
#define HWIO_MCCC_REGS_BAND5_CFG0_DATA_FREQ_RATIO_HALF_RATE_FVAL           0x1u

#define HWIO_MCCC_REGS_BAND5_CFG0_DRAM_CLK_DELIVERY_BMSK             0x00000010
#define HWIO_MCCC_REGS_BAND5_CFG0_DRAM_CLK_DELIVERY_SHFT                    0x4
#define HWIO_MCCC_REGS_BAND5_CFG0_DRAM_CLK_DELIVERY_QFI_FVAL               0x0u
#define HWIO_MCCC_REGS_BAND5_CFG0_DRAM_CLK_DELIVERY_DIST_NETWORK_FVAL       0x1u

#define HWIO_MCCC_REGS_BAND5_CFG0_MC_CLK_PLL_SRC_BMSK                0x00000001
#define HWIO_MCCC_REGS_BAND5_CFG0_MC_CLK_PLL_SRC_SHFT                       0x0
#define HWIO_MCCC_REGS_BAND5_CFG0_MC_CLK_PLL_SRC_GCC_FVAL                  0x0u
#define HWIO_MCCC_REGS_BAND5_CFG0_MC_CLK_PLL_SRC_DDRCC_FVAL                0x1u

//// Register BAND5_CFG1 ////

#define HWIO_MCCC_REGS_BAND5_CFG1_ADDR(x)                            (x+0x0000006c)
#define HWIO_MCCC_REGS_BAND5_CFG1_PHYS(x)                            (x+0x0000006c)
#define HWIO_MCCC_REGS_BAND5_CFG1_RMSK                               0xffffffff
#define HWIO_MCCC_REGS_BAND5_CFG1_SHFT                                        0
#define HWIO_MCCC_REGS_BAND5_CFG1_IN(x)                              \
	in_dword_masked ( HWIO_MCCC_REGS_BAND5_CFG1_ADDR(x), HWIO_MCCC_REGS_BAND5_CFG1_RMSK)
#define HWIO_MCCC_REGS_BAND5_CFG1_INM(x, mask)                       \
	in_dword_masked ( HWIO_MCCC_REGS_BAND5_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_BAND5_CFG1_OUT(x, val)                        \
	out_dword( HWIO_MCCC_REGS_BAND5_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_BAND5_CFG1_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_BAND5_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_BAND5_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_BYPASS_BMSK                    0xff000000
#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_BYPASS_SHFT                          0x18

#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_POLARITY_BMSK                  0x00ff0000
#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_POLARITY_SHFT                        0x10

#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER3_LOAD_VAL_BMSK           0x0000f000
#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER3_LOAD_VAL_SHFT                  0xc

#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER2_LOAD_VAL_BMSK           0x00000f00
#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER2_LOAD_VAL_SHFT                  0x8

#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER1_LOAD_VAL_BMSK           0x000000f0
#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER1_LOAD_VAL_SHFT                  0x4

#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER0_LOAD_VAL_BMSK           0x0000000f
#define HWIO_MCCC_REGS_BAND5_CFG1_SSP_TIMER0_LOAD_VAL_SHFT                  0x0

//// Register TASK0_RX_ENABLE_CFG ////

#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_ADDR(x)                   (x+0x00000080)
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_PHYS(x)                   (x+0x00000080)
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_RMSK                      0xf00000ff
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_SHFT                               0
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_ADDR(x), HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_RMSK)
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_OUT(x, val)               \
	out_dword( HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_STATE_ID_BMSK             0xf0000000
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_STATE_ID_SHFT                   0x1c

#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_RESUME_ID_BMSK            0x000000f0
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_RESUME_ID_SHFT                   0x4

#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_START_ID_BMSK             0x0000000f
#define HWIO_MCCC_REGS_TASK0_RX_ENABLE_CFG_START_ID_SHFT                    0x0

//// Register TASK1_RX_CLKON_CFG ////

#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_ADDR(x)                    (x+0x00000084)
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_PHYS(x)                    (x+0x00000084)
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_RMSK                       0xf00000ff
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_SHFT                                0
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_IN(x)                      \
	in_dword_masked ( HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_ADDR(x), HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_RMSK)
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_OUT(x, val)                \
	out_dword( HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_STATE_ID_BMSK              0xf0000000
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_STATE_ID_SHFT                    0x1c

#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_RESUME_ID_BMSK             0x000000f0
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_RESUME_ID_SHFT                    0x4

#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_START_ID_BMSK              0x0000000f
#define HWIO_MCCC_REGS_TASK1_RX_CLKON_CFG_START_ID_SHFT                     0x0

//// Register TASK2_GFCM_SWITCH_CFG ////

#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_ADDR(x)                 (x+0x00000088)
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_PHYS(x)                 (x+0x00000088)
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_RMSK                    0xf00000ff
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_SHFT                             0
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_IN(x)                   \
	in_dword_masked ( HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_ADDR(x), HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_RMSK)
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_OUT(x, val)             \
	out_dword( HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_STATE_ID_BMSK           0xf0000000
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_STATE_ID_SHFT                 0x1c

#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_RESUME_ID_BMSK          0x000000f0
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_RESUME_ID_SHFT                 0x4

#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_START_ID_BMSK           0x0000000f
#define HWIO_MCCC_REGS_TASK2_GFCM_SWITCH_CFG_START_ID_SHFT                  0x0

//// Register TASK3_SSP_CFG ////

#define HWIO_MCCC_REGS_TASK3_SSP_CFG_ADDR(x)                         (x+0x0000008c)
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_PHYS(x)                         (x+0x0000008c)
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_RMSK                            0xf00000ff
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_SHFT                                     0
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_IN(x)                           \
	in_dword_masked ( HWIO_MCCC_REGS_TASK3_SSP_CFG_ADDR(x), HWIO_MCCC_REGS_TASK3_SSP_CFG_RMSK)
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_MCCC_REGS_TASK3_SSP_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_OUT(x, val)                     \
	out_dword( HWIO_MCCC_REGS_TASK3_SSP_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK3_SSP_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK3_SSP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK3_SSP_CFG_STATE_ID_BMSK                   0xf0000000
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_STATE_ID_SHFT                         0x1c

#define HWIO_MCCC_REGS_TASK3_SSP_CFG_RESUME_ID_BMSK                  0x000000f0
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_RESUME_ID_SHFT                         0x4

#define HWIO_MCCC_REGS_TASK3_SSP_CFG_START_ID_BMSK                   0x0000000f
#define HWIO_MCCC_REGS_TASK3_SSP_CFG_START_ID_SHFT                          0x0

//// Register TASK4_RX_DISABLE_CFG ////

#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_ADDR(x)                  (x+0x00000090)
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_PHYS(x)                  (x+0x00000090)
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_RMSK                     0xf00000ff
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_SHFT                              0
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_IN(x)                    \
	in_dword_masked ( HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_ADDR(x), HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_RMSK)
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_OUT(x, val)              \
	out_dword( HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_STATE_ID_BMSK            0xf0000000
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_STATE_ID_SHFT                  0x1c

#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_RESUME_ID_BMSK           0x000000f0
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_RESUME_ID_SHFT                  0x4

#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_START_ID_BMSK            0x0000000f
#define HWIO_MCCC_REGS_TASK4_RX_DISABLE_CFG_START_ID_SHFT                   0x0

//// Register TASK_DEP_VEC_CFG0 ////

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_ADDR(x)                     (x+0x000000a0)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_PHYS(x)                     (x+0x000000a0)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_RMSK                        0xffffffff
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_SHFT                                 0
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_ADDR(x), HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_RMSK)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_OUT(x, val)                 \
	out_dword( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC3_BMSK               0xff000000
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC3_SHFT                     0x18

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC2_BMSK               0x00ff0000
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC2_SHFT                     0x10

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC1_BMSK               0x0000ff00
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC1_SHFT                      0x8

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC0_BMSK               0x000000ff
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG0_DEP_VEC0_SHFT                      0x0

//// Register TASK_DEP_VEC_CFG1 ////

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_ADDR(x)                     (x+0x000000a4)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_PHYS(x)                     (x+0x000000a4)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_RMSK                        0xffffffff
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_SHFT                                 0
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_ADDR(x), HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_RMSK)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_OUT(x, val)                 \
	out_dword( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC7_BMSK               0xff000000
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC7_SHFT                     0x18

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC6_BMSK               0x00ff0000
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC6_SHFT                     0x10

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC5_BMSK               0x0000ff00
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC5_SHFT                      0x8

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC4_BMSK               0x000000ff
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG1_DEP_VEC4_SHFT                      0x0

//// Register TASK_DEP_VEC_CFG2 ////

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_ADDR(x)                     (x+0x000000a8)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_PHYS(x)                     (x+0x000000a8)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_RMSK                        0xffffffff
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_SHFT                                 0
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_ADDR(x), HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_RMSK)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_OUT(x, val)                 \
	out_dword( HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_DEP_VEC9_BMSK               0xff000000
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_DEP_VEC9_SHFT                     0x18

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_MPT_DEP_VEC9_BMSK           0x00ff0000
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_MPT_DEP_VEC9_SHFT                 0x10

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_DEP_VEC8_BMSK               0x0000ff00
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_DEP_VEC8_SHFT                      0x8

#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_MPT_DEP_VEC8_BMSK           0x000000ff
#define HWIO_MCCC_REGS_TASK_DEP_VEC_CFG2_MPT_DEP_VEC8_SHFT                  0x0

//// Register TASK_MASK_CFG0 ////

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_ADDR(x)                        (x+0x000000b0)
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_PHYS(x)                        (x+0x000000b0)
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_RMSK                           0x1031011f
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_SHFT                                    0
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_MASK_CFG0_ADDR(x), HWIO_MCCC_REGS_TASK_MASK_CFG0_RMSK)
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_MASK_CFG0_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_OUT(x, val)                    \
	out_dword( HWIO_MCCC_REGS_TASK_MASK_CFG0_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK_MASK_CFG0_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK_MASK_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_ENABLE_BMSK                    0x10000000
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_ENABLE_SHFT                          0x1c

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_DEP_SAME_PERIOD_BMSK           0x00200000
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_DEP_SAME_PERIOD_SHFT                 0x15

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_DEP_SAME_PLL_SRC_BMSK          0x00100000
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_DEP_SAME_PLL_SRC_SHFT                0x14

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_FORCE_SSP_CFG_UPDATE_BMSK      0x00010000
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_FORCE_SSP_CFG_UPDATE_SHFT            0x10

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK8_FFS_TOGGLE_MASK_BMSK     0x00000100
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK8_FFS_TOGGLE_MASK_SHFT            0x8

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK4_RX_DISABLE_MASK_BMSK     0x00000010
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK4_RX_DISABLE_MASK_SHFT            0x4

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK3_SSP_MASK_BMSK            0x00000008
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK3_SSP_MASK_SHFT                   0x3

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK2_GFCM_SWITCH_MASK_BMSK    0x00000004
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK2_GFCM_SWITCH_MASK_SHFT           0x2

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK1_RX_CLKON_MASK_BMSK       0x00000002
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK1_RX_CLKON_MASK_SHFT              0x1

#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK0_RX_ENABLE_MASK_BMSK      0x00000001
#define HWIO_MCCC_REGS_TASK_MASK_CFG0_TASK0_RX_ENABLE_MASK_SHFT             0x0

//// Register TASK_MASK_CFG1 ////

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_ADDR(x)                        (x+0x000000b4)
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_PHYS(x)                        (x+0x000000b4)
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_RMSK                           0x1031011f
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_SHFT                                    0
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_MASK_CFG1_ADDR(x), HWIO_MCCC_REGS_TASK_MASK_CFG1_RMSK)
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_REGS_TASK_MASK_CFG1_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_OUT(x, val)                    \
	out_dword( HWIO_MCCC_REGS_TASK_MASK_CFG1_ADDR(x), val)
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TASK_MASK_CFG1_ADDR(x), mask, val, HWIO_MCCC_REGS_TASK_MASK_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_ENABLE_BMSK                    0x10000000
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_ENABLE_SHFT                          0x1c

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_DEP_SAME_PERIOD_BMSK           0x00200000
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_DEP_SAME_PERIOD_SHFT                 0x15

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_DEP_SAME_PLL_SRC_BMSK          0x00100000
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_DEP_SAME_PLL_SRC_SHFT                0x14

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_FORCE_SSP_CFG_UPDATE_BMSK      0x00010000
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_FORCE_SSP_CFG_UPDATE_SHFT            0x10

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK8_FFS_TOGGLE_MASK_BMSK     0x00000100
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK8_FFS_TOGGLE_MASK_SHFT            0x8

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK4_RX_DISABLE_MASK_BMSK     0x00000010
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK4_RX_DISABLE_MASK_SHFT            0x4

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK3_SSP_MASK_BMSK            0x00000008
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK3_SSP_MASK_SHFT                   0x3

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK2_GFCM_SWITCH_MASK_BMSK    0x00000004
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK2_GFCM_SWITCH_MASK_SHFT           0x2

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK1_RX_CLKON_MASK_BMSK       0x00000002
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK1_RX_CLKON_MASK_SHFT              0x1

#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK0_RX_ENABLE_MASK_BMSK      0x00000001
#define HWIO_MCCC_REGS_TASK_MASK_CFG1_TASK0_RX_ENABLE_MASK_SHFT             0x0

//// Register CLOCK_GATE_CFG ////

#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_ADDR(x)                        (x+0x000000d8)
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_PHYS(x)                        (x+0x000000d8)
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_RMSK                           0x00000001
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_SHFT                                    0
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_IN(x)                          \
	in_dword_masked ( HWIO_MCCC_REGS_CLOCK_GATE_CFG_ADDR(x), HWIO_MCCC_REGS_CLOCK_GATE_CFG_RMSK)
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_MCCC_REGS_CLOCK_GATE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_OUT(x, val)                    \
	out_dword( HWIO_MCCC_REGS_CLOCK_GATE_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_CLOCK_GATE_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_CLOCK_GATE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_MCCC_CLKGATE_EN_BMSK           0x00000001
#define HWIO_MCCC_REGS_CLOCK_GATE_CFG_MCCC_CLKGATE_EN_SHFT                  0x0

//// Register FREQ_SWITCH_DISABLE ////

#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_ADDR(x)                   (x+0x000000dc)
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_PHYS(x)                   (x+0x000000dc)
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_RMSK                      0x00000001
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_SHFT                               0
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_IN(x)                     \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_ADDR(x), HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_RMSK)
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_INM(x, mask)              \
	in_dword_masked ( HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_ADDR(x), mask) 
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_OUT(x, val)               \
	out_dword( HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_ADDR(x), val)
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_ADDR(x), mask, val, HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_DISABLE_BMSK              0x00000001
#define HWIO_MCCC_REGS_FREQ_SWITCH_DISABLE_DISABLE_SHFT                     0x0

//// Register MISC_FEATURE_CFG ////

#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_ADDR(x)                      (x+0x000000e0)
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_PHYS(x)                      (x+0x000000e0)
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_RMSK                         0x00000001
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_SHFT                                  0
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_IN(x)                        \
	in_dword_masked ( HWIO_MCCC_REGS_MISC_FEATURE_CFG_ADDR(x), HWIO_MCCC_REGS_MISC_FEATURE_CFG_RMSK)
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_MCCC_REGS_MISC_FEATURE_CFG_ADDR(x), mask) 
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_OUT(x, val)                  \
	out_dword( HWIO_MCCC_REGS_MISC_FEATURE_CFG_ADDR(x), val)
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_MISC_FEATURE_CFG_ADDR(x), mask, val, HWIO_MCCC_REGS_MISC_FEATURE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_PHY_QFI_MASK_BMSK            0x00000001
#define HWIO_MCCC_REGS_MISC_FEATURE_CFG_PHY_QFI_MASK_SHFT                   0x0

//// Register TEST_CLOCK_SELECT ////

#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_ADDR(x)                     (x+0x000000f8)
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_PHYS(x)                     (x+0x000000f8)
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RMSK                        0x00000003
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_SHFT                                 0
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_IN(x)                       \
	in_dword_masked ( HWIO_MCCC_REGS_TEST_CLOCK_SELECT_ADDR(x), HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RMSK)
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_INM(x, mask)                \
	in_dword_masked ( HWIO_MCCC_REGS_TEST_CLOCK_SELECT_ADDR(x), mask) 
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_OUT(x, val)                 \
	out_dword( HWIO_MCCC_REGS_TEST_CLOCK_SELECT_ADDR(x), val)
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_TEST_CLOCK_SELECT_ADDR(x), mask, val, HWIO_MCCC_REGS_TEST_CLOCK_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RX_DTEST_SEL_BMSK           0x00000003
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RX_DTEST_SEL_SHFT                  0x0
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RX_DTEST_SEL_CH0_RX0_FVAL         0x0u
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RX_DTEST_SEL_CH0_RX1_FVAL         0x1u
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RX_DTEST_SEL_CH1_RX0_FVAL         0x2u
#define HWIO_MCCC_REGS_TEST_CLOCK_SELECT_RX_DTEST_SEL_CH1_RX1_FVAL         0x3u

//// Register DEBUG_BUS_SELECT ////

#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_ADDR(x)                      (x+0x000000fc)
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_PHYS(x)                      (x+0x000000fc)
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_RMSK                         0x00000003
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_SHFT                                  0
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_IN(x)                        \
	in_dword_masked ( HWIO_MCCC_REGS_DEBUG_BUS_SELECT_ADDR(x), HWIO_MCCC_REGS_DEBUG_BUS_SELECT_RMSK)
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_INM(x, mask)                 \
	in_dword_masked ( HWIO_MCCC_REGS_DEBUG_BUS_SELECT_ADDR(x), mask) 
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_OUT(x, val)                  \
	out_dword( HWIO_MCCC_REGS_DEBUG_BUS_SELECT_ADDR(x), val)
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_MCCC_REGS_DEBUG_BUS_SELECT_ADDR(x), mask, val, HWIO_MCCC_REGS_DEBUG_BUS_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_CH_SEL_BMSK                  0x00000003
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_CH_SEL_SHFT                         0x0
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_CH_SEL_DISABLED_FVAL               0x0u
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_CH_SEL_HEX55555555_FVAL            0x1u
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_CH_SEL_CH0_MCCC_FVAL               0x2u
#define HWIO_MCCC_REGS_DEBUG_BUS_SELECT_CH_SEL_CH1_MCCC_FVAL               0x3u


#endif

