{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649081084411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649081084420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 17:04:44 2022 " "Processing started: Mon Apr 04 17:04:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649081084420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081084420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_16_Bit -c ALU_16_Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_16_Bit -c ALU_16_Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081084420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649081084921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649081084929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu_components.vhd 9 4 " "Found 9 design units, including 4 entities, in source file /users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Components " "Found design unit 1: ALU_Components" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplexer2to1-behaviour " "Found design unit 2: multiplexer2to1-behaviour" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 full_adder-behaviour " "Found design unit 3: full_adder-behaviour" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 multiplexer4to1-structure " "Found design unit 4: multiplexer4to1-structure" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 multiplexer5to1-behaviour " "Found design unit 5: multiplexer5to1-behaviour" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1 " "Found entity 1: multiplexer2to1" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer4to1 " "Found entity 3: multiplexer4to1" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplexer5to1 " "Found entity 4: multiplexer5to1" {  } { { "../ALU/ALU_Components.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU_Components.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081095072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/philip/documents/uniprojects/2nd semester/vhdl project 3/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleBitALU " "Found design unit 1: singleBitALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-structure " "Found design unit 2: ALU-structure" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095081 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081095081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16_bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16Bit " "Found design unit 1: ALU16Bit" {  } { { "ALU_16_Bit.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_16_Bit-structure " "Found design unit 2: ALU_16_Bit-structure" {  } { { "ALU_16_Bit.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095081 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16_Bit " "Found entity 1: ALU_16_Bit" {  } { { "ALU_16_Bit.vhd" "" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649081095081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081095081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_16_Bit " "Elaborating entity \"ALU_16_Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649081095130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:\\ALULoop:0:alu_1_bit " "Elaborating entity \"ALU\" for hierarchy \"ALU:\\ALULoop:0:alu_1_bit\"" {  } { { "ALU_16_Bit.vhd" "\\ALULoop:0:alu_1_bit" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU 16 Bit/ALU_16_Bit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081095161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1 ALU:\\ALULoop:0:alu_1_bit\|multiplexer2to1:mux1 " "Elaborating entity \"multiplexer2to1\" for hierarchy \"ALU:\\ALULoop:0:alu_1_bit\|multiplexer2to1:mux1\"" {  } { { "../ALU/ALU.vhd" "mux1" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081095170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:\\ALULoop:0:alu_1_bit\|full_adder:fadder " "Elaborating entity \"full_adder\" for hierarchy \"ALU:\\ALULoop:0:alu_1_bit\|full_adder:fadder\"" {  } { { "../ALU/ALU.vhd" "fadder" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081095170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer5to1 ALU:\\ALULoop:0:alu_1_bit\|multiplexer5to1:mux5to1 " "Elaborating entity \"multiplexer5to1\" for hierarchy \"ALU:\\ALULoop:0:alu_1_bit\|multiplexer5to1:mux5to1\"" {  } { { "../ALU/ALU.vhd" "mux5to1" { Text "C:/Users/Philip/Documents/UniProjects/2nd Semester/VHDL Project 3/ALU/ALU.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081095181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649081096101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649081096620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649081096620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649081096770 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649081096770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649081096770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649081096770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649081096790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 17:04:56 2022 " "Processing ended: Mon Apr 04 17:04:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649081096790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649081096790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649081096790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649081096790 ""}
