#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 30 21:06:28 2024
# Process ID: 18028
# Current directory: F:/miniRV-HITSZ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13168 F:\miniRV-HITSZ\miniRV-HITSZ.xpr
# Log file: F:/miniRV-HITSZ/vivado.log
# Journal file: F:/miniRV-HITSZ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/miniRV-HITSZ/miniRV-HITSZ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 832.133 ; gain = 185.613
update_compile_order -fileset sources_1
set_property is_global_include false [get_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/defines.vh]
set_property is_global_include true [get_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/defines.vh]
reset_run synth_1
launch_runs synth_1 -jobs 16
[Tue Jul 30 21:48:35 2024] Launched synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Jul 30 21:51:38 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 16
[Tue Jul 30 21:54:05 2024] Launched synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
[Tue Jul 30 21:54:05 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'Clkgen'
INFO: [Project 1-454] Reading design checkpoint 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/DRAM.dcp' for cell 'Mem_DRAM'
INFO: [Project 1-454] Reading design checkpoint 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.dcp' for cell 'Mem_IROM'
INFO: [Netlist 29-17] Analyzing 2483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'Clkgen/inst'
Finished Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'Clkgen/inst'
Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'Clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.641 ; gain = 0.000
Finished Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'Clkgen/inst'
Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'fpga_clk' already exists, overwriting the previous clock with the same name. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc:2]
Finished Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc]
Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_SoC.xdc]
Finished Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_SoC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2791.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2060 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2791.641 ; gain = 213.652
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.641 ; gain = 0.000
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT1_DIVIDE {90} CONFIG.CLKOUT1_JITTER {127.220} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {219.371} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_ips cpuclk]
generate_target all [get_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
[Tue Jul 30 22:08:59 2024] Launched cpuclk_synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/sim_scripts -ip_user_files_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files -ipstatic_source_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/modelsim} {questa=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/questa} {riviera=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/riviera} {activehdl=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1

launch_runs impl_1 -jobs 16
[Tue Jul 30 22:09:17 2024] Launched cpuclk_synth_1, synth_1...
Run output will be captured here:
cpuclk_synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/cpuclk_synth_1/runme.log
synth_1: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
[Tue Jul 30 22:09:17 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2791.641 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2791.641 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2791.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2060 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.641 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681}] [get_ips cpuclk]
generate_target all [get_files  F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = 5aecb70c4c371dfd; cache size = 8.493 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/sim_scripts -ip_user_files_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files -ipstatic_source_dir F:/miniRV-HITSZ/miniRV-HITSZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/modelsim} {questa=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/questa} {riviera=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/riviera} {activehdl=F:/miniRV-HITSZ/miniRV-HITSZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Tue Jul 30 22:22:53 2024] Launched synth_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/runme.log
[Tue Jul 30 22:22:53 2024] Launched impl_1...
Run output will be captured here: F:/miniRV-HITSZ/miniRV-HITSZ.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: miniRV_SoC
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2791.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miniRV_SoC' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [F:/miniRV-HITSZ/.Xil/Vivado-18028-ClientOrchid/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [F:/miniRV-HITSZ/.Xil/Vivado-18028-ClientOrchid/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'PC' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_ADD' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC_ADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_ADD' (3#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC_ADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'NPC_MUX' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/NPC_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC_MUX' (4#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/NPC_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Detect_RAW' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Detect_RAW.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Detect_RAW' (6#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Detect_RAW.v:23]
INFO: [Synth 8-6157] synthesizing module 'Process_RAW' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Process_RAW.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Process_RAW' (7#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Process_RAW.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (8#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMM_GEN' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IMM_GEN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IMM_GEN' (9#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/IMM_GEN.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controler' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controler' (10#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controler.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EXE' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ID_EXE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EXE' (11#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ID_EXE.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'AMUX' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/AMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AMUX' (13#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/AMUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'BMUX' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BMUX' (14#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BMUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCOMP' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BCOMP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCOMP' (15#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/BCOMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_MEM' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/EXE_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_MEM' (16#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/EXE_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (17#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB_MUX' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WB_MUX.v:23]
INFO: [Synth 8-226] default block is never used [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WB_MUX.v:33]
INFO: [Synth 8-6155] done synthesizing module 'WB_MUX' (18#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WB_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (19#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'IROM' [F:/miniRV-HITSZ/.Xil/Vivado-18028-ClientOrchid/realtime/IROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (20#1) [F:/miniRV-HITSZ/.Xil/Vivado-18028-ClientOrchid/realtime/IROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Bridge' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Bridge' (21#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [F:/miniRV-HITSZ/.Xil/Vivado-18028-ClientOrchid/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (22#1) [F:/miniRV-HITSZ/.Xil/Vivado-18028-ClientOrchid/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Led_Devices' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Led_Devices.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Led_Devices' (23#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Led_Devices.v:23]
INFO: [Synth 8-6157] synthesizing module 'Buttons' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Buttons.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Buttons' (24#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Buttons.v:23]
INFO: [Synth 8-6157] synthesizing module 'Switches' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Switches.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Switches' (25#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Switches.v:23]
INFO: [Synth 8-6157] synthesizing module 'Digital' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital.v:23]
INFO: [Synth 8-6157] synthesizing module 'Digital_trans' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital_trans.v:23]
INFO: [Synth 8-226] default block is never used [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital_trans.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Digital_trans' (26#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital_trans.v:23]
INFO: [Synth 8-226] default block is never used [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Digital' (27#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Digital.v:23]
INFO: [Synth 8-6155] done synthesizing module 'miniRV_SoC' (28#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:5]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[31]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[30]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[29]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[28]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[27]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[26]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[25]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[24]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[23]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[22]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[21]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[20]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[19]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[18]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[17]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[16]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[15]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[14]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[13]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[12]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[11]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[10]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[9]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[8]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[7]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[6]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[5]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[4]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[3]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[2]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[1]
WARNING: [Synth 8-3331] design Digital has unconnected port addr[0]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[31]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[30]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[29]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[28]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[27]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[26]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[25]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[24]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[23]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[22]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[21]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[20]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[19]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[18]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[17]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[16]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[15]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[14]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[13]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[12]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[11]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[10]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[9]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[8]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[7]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[6]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[5]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[4]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[3]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[2]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[1]
WARNING: [Synth 8-3331] design Switches has unconnected port addr[0]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[31]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[30]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[29]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[28]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[27]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[26]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[25]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[24]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[23]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[22]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[21]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[20]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[19]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[18]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[17]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[16]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[15]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[14]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[13]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[12]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[11]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[10]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[9]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[8]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[7]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[6]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[5]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[4]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[3]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[2]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[1]
WARNING: [Synth 8-3331] design Buttons has unconnected port addr[0]
WARNING: [Synth 8-3331] design Led_Devices has unconnected port addr[31]
WARNING: [Synth 8-3331] design Led_Devices has unconnected port addr[30]
WARNING: [Synth 8-3331] design Led_Devices has unconnected port addr[29]
WARNING: [Synth 8-3331] design Led_Devices has unconnected port addr[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.641 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'Clkgen'
INFO: [Project 1-454] Reading design checkpoint 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/IROM/IROM.dcp' for cell 'Mem_IROM'
INFO: [Project 1-454] Reading design checkpoint 'f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/DRAM/DRAM.dcp' for cell 'Mem_DRAM'
INFO: [Netlist 29-17] Analyzing 2433 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'Clkgen/inst'
Finished Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'Clkgen/inst'
Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'Clkgen/inst'
Finished Parsing XDC File [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'Clkgen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/miniRV_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/miniRV_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2791.641 ; gain = 0.000
Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'fpga_clk' already exists, overwriting the previous clock with the same name. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc:2]
Finished Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc]
Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_SoC.xdc]
Finished Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_SoC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2791.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.641 ; gain = 0.000
71 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.641 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 02:20:37 2024...
