# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/85a3" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/ec67/hdl" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/70cf/hdl" --include "D:/Software/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/axis_write_to_fifo.v" \
"../../../../urllc-vivado-2018.srcs/sim_axis_write_to_fifo/new/tb_axis_write_to_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
