Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Dec  8 20:37:20 2020
| Host         : LucasML running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.798      -72.930                     23                 3890        0.067        0.000                      0                 3890        2.000        0.000                       0                  1847  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0  {0.000 12.500}       25.000          40.000          
  clkfbout_system_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           1.065        0.000                      0                 3836        0.067        0.000                      0                 3836        4.020        0.000                       0                  1818  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0       20.534        0.000                      0                   33        0.201        0.000                      0                   33       12.000        0.000                       0                    25  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_system_clk_wiz_0_0       -3.798       -7.145                      2                    2        3.303        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_fpga_0                   clk_out1_system_clk_wiz_0_0       -3.417      -65.786                     21                   21        3.334        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.963ns (12.651%)  route 6.649ns (87.349%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 11.131 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.170     7.769    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.893 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.447     8.341    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.627     9.092    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.131    11.131    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.063    11.194    
                         clock uncertainty           -0.154    11.040    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    10.157    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.293ns (25.212%)  route 6.802ns (74.788%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.381 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.862    10.243    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.332    10.575 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.575    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.017    12.017    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.063    12.080    
                         clock uncertainty           -0.154    11.926    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.075    12.001    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.246ns (25.286%)  route 6.637ns (74.714%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.360 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.696    10.056    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.306    10.362 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    10.362    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.017    12.017    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.063    12.080    
                         clock uncertainty           -0.154    11.926    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.031    11.957    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 2.157ns (24.436%)  route 6.670ns (75.564%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.246 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.730     9.976    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.331    10.307 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.307    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.017    12.017    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.063    12.080    
                         clock uncertainty           -0.154    11.926    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.075    12.001    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.062ns (23.394%)  route 6.752ns (76.606%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.155 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.812     9.967    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.327    10.294 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.294    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.017    12.017    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.063    12.080    
                         clock uncertainty           -0.154    11.926    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.075    12.001    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.176ns (24.372%)  route 6.752ns (75.628%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 12.146 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.269 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.812    10.081    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.327    10.408 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.408    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.146    12.146    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.063    12.209    
                         clock uncertainty           -0.154    12.055    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.075    12.130    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 2.080ns (24.183%)  route 6.521ns (75.817%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.172 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.581     9.753    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.328    10.081 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.081    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.017    12.017    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.063    12.080    
                         clock uncertainty           -0.154    11.926    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.075    12.001    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 2.150ns (25.289%)  route 6.352ns (74.711%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.267 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.412     9.679    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.303     9.982 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.982    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.017    12.017    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.063    12.080    
                         clock uncertainty           -0.154    11.926    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.032    11.958    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.168ns (25.455%)  route 6.349ns (74.545%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 12.146 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.286 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.409     9.695    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.302     9.997 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.997    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.146    12.146    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.063    12.209    
                         clock uncertainty           -0.154    12.055    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.029    12.084    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 1.909ns (22.433%)  route 6.601ns (77.567%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 12.146 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.480     1.480    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y49          FDRE                                         r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.419     1.899 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=3, routed)           4.405     6.304    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][3]
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.296     6.600 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=12, routed)          0.738     7.338    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.462 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=23, routed)          0.797     8.259    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y53          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.383    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.023 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.661     9.684    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.306     9.990 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.990    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.146    12.146    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.063    12.209    
                         clock uncertainty           -0.154    12.055    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.031    12.086    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.865%)  route 0.237ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.292     0.292    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X0Y39          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     0.456 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.237     0.693    system_i/processing_system7_0/inst/M_AXI_GP0_RDATA[7]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.639     0.639    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.013     0.626    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[7])
                                                      0.000     0.626    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.565%)  route 0.465ns (71.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.304     0.304    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X3Y39          FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     0.445 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg_reg/Q
                         net (fo=3, routed)           0.127     0.573    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=13, routed)          0.338     0.955    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_38
    SLICE_X4Y41          FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.889     0.889    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y41          FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism             -0.013     0.876    
    SLICE_X4Y41          FDRE (Hold_fdre_C_R)         0.009     0.885    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.565%)  route 0.465ns (71.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.304     0.304    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X3Y39          FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     0.445 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_fixed_burst_reg_reg/Q
                         net (fo=3, routed)           0.127     0.573    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.618 r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=13, routed)          0.338     0.955    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_38
    SLICE_X4Y41          FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.889     0.889    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y41          FDRE                                         r  system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                         clock pessimism             -0.013     0.876    
    SLICE_X4Y41          FDRE (Hold_fdre_C_R)         0.009     0.885    system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.254ns (23.010%)  route 0.850ns (76.990%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.577     0.577    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X6Y39          FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     0.741 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.471     1.213    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[140]
    SLICE_X7Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.258 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_2/O
                         net (fo=1, routed)           0.148     1.406    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_2_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I4_O)        0.045     1.451 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.231     1.681    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X6Y42          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.547     1.547    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y42          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism             -0.013     1.534    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.076     1.610    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.185ns (39.664%)  route 0.281ns (60.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.966     0.966    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X13Y40         FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.107 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.281     1.389    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.044     1.433 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[25]_i_1__1/O
                         net (fo=1, routed)           0.000     1.433    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[25]_i_1__1_n_0
    SLICE_X13Y42         FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.266     1.266    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X13Y42         FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.013     1.253    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.107     1.360    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.066%)  route 0.245ns (59.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.292     0.292    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X0Y39          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     0.456 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.245     0.701    system_i/processing_system7_0/inst/M_AXI_GP0_RDATA[10]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.639     0.639    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.013     0.626    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[10])
                                                      0.000     0.626    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.066%)  route 0.245ns (59.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.292     0.292    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X0Y39          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     0.456 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.245     0.701    system_i/processing_system7_0/inst/M_AXI_GP0_RDATA[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0RDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.639     0.639    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.013     0.626    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[11])
                                                      0.000     0.626    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.525ns (52.506%)  route 0.475ns (47.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.718     0.718    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.482     1.200 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/Q
                         net (fo=2, routed)           0.475     1.675    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_0[23]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.043     1.718 r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[23]_i_1__1_n_0
    SLICE_X7Y42          FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.547     1.547    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X7Y42          FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.013     1.534    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.107     1.641    system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.410ns (41.133%)  route 0.587ns (58.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.564     0.564    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[3])
                                                      0.365     0.929 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[3]
                         net (fo=1, routed)           0.587     1.516    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[3]
    SLICE_X1Y41          LUT4 (Prop_lut4_I3_O)        0.045     1.561 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[15]_i_1/O
                         net (fo=1, routed)           0.000     1.561    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[15]
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.415     1.415    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y41          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/C
                         clock pessimism             -0.027     1.388    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092     1.480    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.351ns (50.186%)  route 0.348ns (49.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        0.564     0.564    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      0.351     0.915 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=5, routed)           0.348     1.263    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_wdata[10]
    SLICE_X2Y35          FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        1.124     1.124    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X2Y35          FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism             -0.013     1.111    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.070     1.181    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X16Y44  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X16Y44  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y44  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y52  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y52  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y52  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y34   system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y34   system_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y52  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y52  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y39  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y39  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y39  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y43  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y54  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y55  system_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y54  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y54  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y54  system_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.534ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.828ns (18.757%)  route 3.586ns (81.243%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.258 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/Q
                         net (fo=12, routed)          1.414     1.157    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg__0[4]
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.281 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/red_out[0]_INST_0_i_8/O
                         net (fo=4, routed)           1.092     2.372    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/red_out[0]_INST_0_i_8_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.496 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_5/O
                         net (fo=1, routed)           1.080     3.577    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.701 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_2/O
                         net (fo=1, routed)           0.000     3.701    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__0[9]
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/C
                         clock pessimism              0.647    24.286    
                         clock uncertainty           -0.083    24.203    
    SLICE_X13Y36         FDCE (Setup_fdce_C_D)        0.032    24.235    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]
  -------------------------------------------------------------------
                         required time                         24.235    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                 20.534    

Slack (MET) :             20.829ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.731%)  route 3.206ns (78.269%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 23.640 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[2]/Q
                         net (fo=11, routed)          1.870     1.674    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[2]
    SLICE_X11Y35         LUT4 (Prop_lut4_I2_O)        0.124     1.798 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels[10]_i_3/O
                         net (fo=3, routed)           0.885     2.683    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels[10]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.807 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_4/O
                         net (fo=1, routed)           0.451     3.258    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_4_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.382 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_1/O
                         net (fo=1, routed)           0.000     3.382    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    23.640    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/C
                         clock pessimism              0.622    24.262    
                         clock uncertainty           -0.083    24.179    
    SLICE_X13Y37         FDRE (Setup_fdre_C_D)        0.032    24.211    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                 20.829    

Slack (MET) :             20.943ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.264%)  route 3.014ns (79.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.901     3.066    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X12Y36         FDCE (Setup_fdce_C_CE)      -0.169    24.009    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]
  -------------------------------------------------------------------
                         required time                         24.009    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                 20.943    

Slack (MET) :             20.943ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.264%)  route 3.014ns (79.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.901     3.066    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X12Y36         FDCE (Setup_fdce_C_CE)      -0.169    24.009    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]
  -------------------------------------------------------------------
                         required time                         24.009    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                 20.943    

Slack (MET) :             21.243ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.766ns (22.244%)  route 2.678ns (77.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.565     2.730    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205    23.973    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 21.243    

Slack (MET) :             21.243ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.766ns (22.244%)  route 2.678ns (77.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.565     2.730    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205    23.973    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 21.243    

Slack (MET) :             21.243ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.766ns (22.244%)  route 2.678ns (77.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.565     2.730    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205    23.973    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 21.243    

Slack (MET) :             21.243ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.766ns (22.244%)  route 2.678ns (77.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.565     2.730    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205    23.973    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 21.243    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.766ns (22.159%)  route 2.691ns (77.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.578     2.743    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.169    24.009    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]
  -------------------------------------------------------------------
                         required time                         24.009    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.766ns (22.159%)  route 2.691ns (77.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.679    -0.714    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.196 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          1.144     0.949    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.073 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3/O
                         net (fo=8, routed)           0.969     2.041    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.165 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[9]_i_1/O
                         net (fo=10, routed)          0.578     2.743    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
                         clock pessimism              0.622    24.261    
                         clock uncertainty           -0.083    24.178    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.169    24.009    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]
  -------------------------------------------------------------------
                         required time                         24.009    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                 21.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.359%)  route 0.097ns (31.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.367 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/Q
                         net (fo=13, routed)          0.097    -0.270    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg__1[5]
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__0[1]
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X13Y36         FDCE (Hold_fdce_C_D)         0.092    -0.426    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/Q
                         net (fo=11, routed)          0.161    -0.205    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[5]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__1[5]
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                         clock pessimism              0.235    -0.531    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.121    -0.410    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.323%)  route 0.191ns (50.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.562    -0.533    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X18Y37         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[3]/Q
                         net (fo=10, routed)          0.191    -0.201    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[3]
    SLICE_X15Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__1[0]
    SLICE_X15Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.828    -0.769    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X15Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/C
                         clock pessimism              0.269    -0.500    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.092    -0.408    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.257%)  route 0.183ns (46.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/Q
                         net (fo=13, routed)          0.183    -0.183    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg__0[3]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.138 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__0[6]
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120    -0.396    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.189ns (46.625%)  route 0.216ns (53.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/Q
                         net (fo=12, routed)          0.216    -0.173    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg__0[1]
    SLICE_X12Y36         LUT4 (Prop_lut4_I1_O)        0.048    -0.125 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__0[3]
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.133    -0.385    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.046%)  route 0.209ns (52.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/Q
                         net (fo=12, routed)          0.209    -0.180    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg__0[1]
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.135 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__0[0]
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.121    -0.395    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.719%)  route 0.187ns (47.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/Q
                         net (fo=13, routed)          0.187    -0.179    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg__0[3]
    SLICE_X12Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.134 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__0[7]
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.121    -0.395    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.401%)  route 0.206ns (52.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.561    -0.534    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X15Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/Q
                         net (fo=12, routed)          0.206    -0.186    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[0]
    SLICE_X18Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.141 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__1[3]
    SLICE_X18Y37         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.829    -0.768    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X18Y37         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[3]/C
                         clock pessimism              0.269    -0.499    
    SLICE_X18Y37         FDCE (Hold_fdce_C_D)         0.092    -0.407    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y34         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/Q
                         net (fo=2, routed)           0.172    -0.217    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_o
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.172 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_1/O
                         net (fo=1, routed)           0.000    -0.172    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830    -0.767    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y34         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/C
                         clock pessimism              0.236    -0.531    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.092    -0.439    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.733%)  route 0.221ns (54.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.531    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[7]/Q
                         net (fo=10, routed)          0.221    -0.169    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg__0[7]
    SLICE_X10Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.124 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/p_0_in__1[9]
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.120    -0.396    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X12Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X12Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y37     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y37     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y35     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y36     system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/system_clk_wiz_0_0_synth_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.798ns,  Total Violation       -7.145ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.798ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.160ns  (logic 0.890ns (41.209%)  route 1.270ns (58.791%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -6.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 23.640 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.468    26.029    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.124    26.153 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_6/O
                         net (fo=1, routed)           0.351    26.503    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_6_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124    26.627 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_4/O
                         net (fo=1, routed)           0.451    27.078    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_4_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.124    27.202 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_1/O
                         net (fo=1, routed)           0.000    27.202    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    23.640    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/C
                         clock pessimism              0.000    23.640    
                         clock uncertainty           -0.268    23.372    
    SLICE_X13Y37         FDRE (Setup_fdre_C_D)        0.032    23.404    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg
  -------------------------------------------------------------------
                         required time                         23.404    
                         arrival time                         -27.202    
  -------------------------------------------------------------------
                         slack                                 -3.798    

Slack (VIOLATED) :        -3.346ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.705ns  (logic 0.766ns (44.916%)  route 0.939ns (55.084%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -6.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 23.638 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.643    26.204    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y34         LUT5 (Prop_lut5_I2_O)        0.124    26.328 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_2/O
                         net (fo=1, routed)           0.296    26.624    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_2_n_0
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.124    26.748 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_1/O
                         net (fo=1, routed)           0.000    26.748    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504    23.638    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y34         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/C
                         clock pessimism              0.000    23.638    
                         clock uncertainty           -0.268    23.370    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)        0.032    23.402    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg
  -------------------------------------------------------------------
                         required time                         23.402    
                         arrival time                         -26.748    
  -------------------------------------------------------------------
                         slack                                 -3.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.303ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.254ns (50.865%)  route 0.245ns (49.135%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.147     2.710    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.045     2.755 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_5/O
                         net (fo=1, routed)           0.098     2.853    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_5_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.898 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_1/O
                         net (fo=1, routed)           0.000     2.898    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_i_1_n_0
    SLICE_X13Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.832    -0.765    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg/C
                         clock pessimism              0.000    -0.765    
                         clock uncertainty            0.268    -0.497    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.092    -0.405    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagnegvsync_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.430ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.254ns (40.678%)  route 0.370ns (59.321%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.262     2.825    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y34         LUT5 (Prop_lut5_I2_O)        0.045     2.870 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_2/O
                         net (fo=1, routed)           0.108     2.978    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_2_n_0
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.045     3.023 r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_1/O
                         net (fo=1, routed)           0.000     3.023    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830    -0.767    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y34         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg/C
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.268    -0.499    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.092    -0.407    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/flagneghsync_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  3.430    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           21  Failing Endpoints,  Worst Slack       -3.417ns,  Total Violation      -65.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.334ns  (logic 0.518ns (38.827%)  route 0.816ns (61.173%))
  Logic Levels:           0  
  Clock Path Skew:        -6.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 23.633 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.816    26.377    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X15Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.499    23.633    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X15Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]/C
                         clock pessimism              0.000    23.633    
                         clock uncertainty           -0.268    23.365    
    SLICE_X15Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.960    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[0]
  -------------------------------------------------------------------
                         required time                         22.960    
                         arrival time                         -26.377    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.200ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.122%)  route 0.605ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.605    26.166    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[10]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X13Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.966    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[10]
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -26.166    
  -------------------------------------------------------------------
                         slack                                 -3.200    

Slack (VIOLATED) :        -3.200ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.122%)  route 0.605ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.605    26.166    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[7]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X13Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.966    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[7]
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -26.166    
  -------------------------------------------------------------------
                         slack                                 -3.200    

Slack (VIOLATED) :        -3.200ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.122%)  route 0.605ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.605    26.166    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[8]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X13Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.966    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[8]
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -26.166    
  -------------------------------------------------------------------
                         slack                                 -3.200    

Slack (VIOLATED) :        -3.156ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.122%)  route 0.605ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.605    26.166    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.361    23.010    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]
  -------------------------------------------------------------------
                         required time                         23.010    
                         arrival time                         -26.166    
  -------------------------------------------------------------------
                         slack                                 -3.156    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.316%)  route 0.554ns (51.684%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.554    26.115    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X13Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.966    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[1]
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.316%)  route 0.554ns (51.684%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.554    26.115    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X13Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.966    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[4]
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.316%)  route 0.554ns (51.684%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.554    26.115    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X13Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.966    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[8]
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.072ns  (logic 0.518ns (48.316%)  route 0.554ns (51.684%))
  Logic Levels:           0  
  Clock Path Skew:        -6.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.554    26.115    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X13Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    23.639    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X13Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]/C
                         clock pessimism              0.000    23.639    
                         clock uncertainty           -0.268    23.371    
    SLICE_X13Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.966    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[9]
  -------------------------------------------------------------------
                         required time                         22.966    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.053ns  (logic 0.518ns (49.191%)  route 0.535ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        -6.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 23.633 - 25.000 ) 
    Source Clock Delay      (SCD):    5.043ns = ( 25.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        5.043    25.043    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518    25.561 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.535    26.096    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X18Y37         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.549    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    20.444 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    22.043    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.134 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          1.499    23.633    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X18Y37         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[1]/C
                         clock pessimism              0.000    23.633    
                         clock uncertainty           -0.268    23.365    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.960    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[1]
  -------------------------------------------------------------------
                         required time                         22.960    
                         arrival time                         -26.096    
  -------------------------------------------------------------------
                         slack                                 -3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.334ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.288%)  route 0.206ns (55.712%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.206     2.769    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X10Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[2]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[2]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.334ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.288%)  route 0.206ns (55.712%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.206     2.769    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X10Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.334ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.288%)  route 0.206ns (55.712%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.206     2.769    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X10Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[6]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[6]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.334ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.288%)  route 0.206ns (55.712%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.206     2.769    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X10Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X10Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_pixels_reg[9]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.795%)  route 0.248ns (60.205%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.248     2.811    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X12Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.795%)  route 0.248ns (60.205%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.248     2.811    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y36         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y36         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X12Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[5]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.130%)  route 0.255ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.255     2.818    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.130%)  route 0.255ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.255     2.818    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[2]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.130%)  route 0.255ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.255     2.818    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[6]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (arrival time - required time)
  Source:                 system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.130%)  route 0.255ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        -3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1819, routed)        2.399     2.399    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     2.563 f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=25, routed)          0.255     2.818    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/Q[3]
    SLICE_X12Y35         FDCE                                         f  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/system_clk_wiz_0_0_synth_1/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/system_clk_wiz_0_0_synth_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/system_clk_wiz_0_0_synth_1/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/system_clk_wiz_0_0_synth_1/inst/clkout1_buf/O
                         net (fo=23, routed)          0.831    -0.766    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/entrada1_in
    SLICE_X12Y35         FDCE                                         r  system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.268    -0.498    
    SLICE_X12Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    system_i/VGA_CONTROLLER_0/U0/VGA_CONTROLLER_v1_0_CONTROLLER_AXI_inst/controller_vga/counter_filas_reg[7]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  3.382    





