Command: vcs -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -l vcs.log -timescale=1ns/1ns \
-fsdb -full64 -R +vc +v2k -sverilog -debug_all -f filelist.f
*** Using c compiler gcc-4.8 instead of cc ...

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Feb  7 02:38:13 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '../../dut/dut.sv'
Parsing design file '../sim_tb/dut_tb.sv'
Top Level Modules:
       testbench
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module testbench
make[1]: Entering directory '/home/ken/Github_Codes/My_UVM_Projects/UVM_Basic_Wrapper/testbench/sim_tb_script/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/ken/Synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/ken/Synopsys/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o  _33664_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/ken/Synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /home/ken/Synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/ken/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
/usr/bin/ld: warning: rmar_nd.o: missing .note.GNU-stack section implies executable \
stack
/usr/bin/ld: NOTE: This behaviour is deprecated and will be removed in a future version \
of the linker
../simv up to date
make[1]: Leaving directory '/home/ken/Github_Codes/My_UVM_Projects/UVM_Basic_Wrapper/testbench/sim_tb_script/csrc' \

Command: /home/ken/Github_Codes/My_UVM_Projects/UVM_Basic_Wrapper/testbench/sim_tb_script/./simv -a vcs.log +vc +v2k
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Feb  7 02:38 2025
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'tb.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
$finish called from file "../sim_tb/dut_tb.sv", line 45.
$finish at simulation time                   60
           V C S   S i m u l a t i o n   R e p o r t 
Time: 60 ns
CPU Time:      0.300 seconds;       Data structure size:   0.0Mb
Fri Feb  7 02:38:15 2025
CPU time: .293 seconds to compile + .395 seconds to elab + .353 seconds to link + .339 seconds in simulation
