WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2529398 heartbeat IPC: 3.954 cumulative IPC: 3.954 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5029398 heartbeat IPC: 4 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6279399 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6279399 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 11073650 heartbeat IPC: 1.654 cumulative IPC: 1.043 (Simulation time: 00 hr 01 min 07 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 19150850 heartbeat IPC: 1.238 cumulative IPC: 1.165 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 29818429 heartbeat IPC: 0.9374 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 38796633 heartbeat IPC: 1.114 cumulative IPC: 1.076 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 47447393 heartbeat IPC: 1.156 cumulative IPC: 1.093 (Simulation time: 00 hr 03 min 46 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000001 cycles: 58057802 heartbeat IPC: 0.9425 cumulative IPC: 1.062 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 66827583 heartbeat IPC: 1.14 cumulative IPC: 1.074 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 76213432 heartbeat IPC: 1.065 cumulative IPC: 1.072 (Simulation time: 00 hr 05 min 49 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 84130347 heartbeat IPC: 1.263 cumulative IPC: 1.092 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 95074017 heartbeat IPC: 0.9138 cumulative IPC: 1.07 (Simulation time: 00 hr 07 min 11 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 93179208 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 30 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 93179208 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_402.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.073 instructions: 100000003 cycles: 93179208
CPU 0 Branch Prediction Accuracy: 82.71% MPKI: 26.67 Average ROB Occupancy at Mispredict: 16.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0177
BRANCH_INDIRECT: 0.648
BRANCH_CONDITIONAL: 25.9
BRANCH_DIRECT_CALL: 0.0488
BRANCH_INDIRECT_CALL: 0.0171
BRANCH_RETURN: 0.0274

L1D TOTAL        ACCESS:   21703309 HIT:   20096435 MISS:    1606874
L1D LOAD         ACCESS:   13875186 HIT:   12966586 MISS:     908600
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7819192 HIT:    7126220 MISS:     692972
L1D TRANSLATION  ACCESS:       8931 HIT:       3629 MISS:       5302
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 52.12 cycles
L1I TOTAL        ACCESS:     156380 HIT:     107615 MISS:      48765
L1I LOAD         ACCESS:     156380 HIT:     107615 MISS:      48765
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 80.55 cycles
L2C TOTAL        ACCESS:     827315 HIT:     354128 MISS:     473187
L2C LOAD         ACCESS:     421803 HIT:     137485 MISS:     284318
L2C RFO          ACCESS:     177981 HIT:       6804 MISS:     171177
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     222238 HIT:     207358 MISS:      14880
L2C TRANSLATION  ACCESS:       5293 HIT:       2481 MISS:       2812
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 189.2 cycles
LLC TOTAL        ACCESS:     638527 HIT:     195030 MISS:     443497
LLC LOAD         ACCESS:     284318 HIT:      32712 MISS:     251606
LLC RFO          ACCESS:     171177 HIT:      66642 MISS:     104535
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     180220 HIT:      95161 MISS:      85059
LLC TRANSLATION  ACCESS:       2812 HIT:        515 MISS:       2297
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 180.3 cycles
cpu0_DTLB TOTAL        ACCESS:   19158438 HIT:   19115701 MISS:      42737
cpu0_DTLB LOAD         ACCESS:   19158438 HIT:   19115701 MISS:      42737
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.85 cycles
cpu0_ITLB TOTAL        ACCESS:     140460 HIT:     130538 MISS:       9922
cpu0_ITLB LOAD         ACCESS:     140460 HIT:     130538 MISS:       9922
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.52 cycles
cpu0_STLB TOTAL        ACCESS:      21185 HIT:      12620 MISS:       8565
cpu0_STLB LOAD         ACCESS:      21185 HIT:      12620 MISS:       8565
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 96.57 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     214491
  ROW_BUFFER_MISS:     143939
 AVG DBUS CONGESTED CYCLE: 3.94
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      13970
  FULL:      94977
