// Seed: 1928111781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_5;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input tri id_7,
    input supply0 id_8
    , id_14,
    input wor id_9,
    output tri0 id_10,
    input tri id_11
    , id_15,
    output supply1 id_12
);
  tri0 id_16 = id_2 == 1;
  wire id_17;
  always @(id_15[-{1{1}}]) begin
    $display;
  end
  module_0(
      id_17, id_17, id_17, id_17, id_16, id_17
  );
endmodule
