coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   10
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   NONE   26.1875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   bank   18.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_0   5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   54.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1   50.625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   60.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   86.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_1   12
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_1   34.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_0   0.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_1_1   0.1875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_1   2.6875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_0   0.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_1   0.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_0   6
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_0   31.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_1   4.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_1   0.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_1   1.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_1   3.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_0   4.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_1_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   4
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   NONE   136.188
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   2950
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1   910.75
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   2242.62
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   625
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core1_1   244
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core1_0_1   170.75
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core1_0_0_0_0_1   7.25
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core1_0_0_1_1   7.25
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core2_1_0   74.875
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core2_0_1_0_0   62.875
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core2_0_0_1   63.625
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core2_0_1_0_1   20.0625
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core2_1_1_0   39.75
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core2_1_1_1_0_1   7.1875
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   tile_prci_domain_core2_1_1_1_1_1   12.6875
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   182
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   274.562
