m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/czhe/Documents/fpga_proj/q_6_7_str/simulation/modelsim
vd_ff
Z1 !s110 1572971568
!i10b 1
!s100 3Ge?Fbf]2=LS[i=7Ph=d43
I32XIK3LiAOM;j__MDdbgL3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1572965558
Z4 8C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v
Z5 FC:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v
L0 63
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1572971568.000000
Z8 !s107 C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/czhe/Documents/fpga_proj/q_6_7_str|C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/q_6_7_str
Z12 tCvgOpt 0
vfour_by_one_mux
R1
!i10b 1
!s100 A:?a2GYbF^nDVGLf44]<Q2
I3OF_<ihdlfOYXM:>?h5:32
R2
R0
R3
R4
R5
L0 76
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vq_6_7_str
R1
!i10b 1
!s100 enOLiL=cINd?B_8kW=5PG1
I]5V`nj>KHhQNg2DCMJMeO3
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vq_6_7_str_tb
!s110 1572971654
!i10b 1
!s100 fb9j8_bQ=a@f<CTdYSbh42
I<>C8BZ?aE0EW1:A^^jlMJ3
R2
R0
w1572971651
8C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str_tb.v
FC:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str_tb.v
L0 1
R6
r1
!s85 0
31
!s108 1572971654.000000
!s107 C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str_tb.v|
!i113 1
o-work work
R12
