{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632495512873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632495512881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 16:58:32 2021 " "Processing started: Fri Sep 24 16:58:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632495512881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495512881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495512882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632495513360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632495513360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4bits-archi_add4bits " "Found design unit 1: add4bits-archi_add4bits" {  } { { "add_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522589 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4bits " "Found entity 1: add4bits" {  } { { "add_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495522589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4bits-archi_multi4bits " "Found design unit 1: multi4bits-archi_multi4bits" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522593 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4bits " "Found entity 1: multi4bits" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495522593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlAdd-archi_errorAdd " "Found design unit 1: ErorControlAdd-archi_errorAdd" {  } { { "controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522597 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlAdd " "Found entity 1: ErorControlAdd" {  } { { "controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495522597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlmulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlMulti-archi_errorMulti " "Found design unit 1: ErorControlMulti-archi_errorMulti" {  } { { "controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522601 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlMulti " "Found entity 1: ErorControlMulti" {  } { { "controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495522601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file precla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preCLA-archi_preCLA " "Found design unit 1: preCLA-archi_preCLA" {  } { { "preCLA.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/preCLA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522605 ""} { "Info" "ISGN_ENTITY_NAME" "1 preCLA " "Found entity 1: preCLA" {  } { { "preCLA.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/preCLA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495522605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_img-behavioral " "Found design unit 1: result_img-behavioral" {  } { { "hdmi.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522611 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_img " "Found entity 1: result_img" {  } { { "hdmi.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495522611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_de10-archi_hdmi_de10 " "Found design unit 1: hdmi_de10-archi_hdmi_de10" {  } { { "hdmi_de10.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522616 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_de10 " "Found entity 1: hdmi_de10" {  } { { "hdmi_de10.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495522616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495522616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_de10 " "Elaborating entity \"hdmi_de10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632495522688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "result_img result_img:res_img A:behavioral " "Elaborating entity \"result_img\" using architecture \"A:behavioral\" for hierarchy \"result_img:res_img\"" {  } { { "hdmi_de10.vhd" "res_img" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632495522697 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_img:res_img\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_img:res_img\|Div0\"" {  } { { "hdmi.vhd" "Div0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632495522985 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1632495522985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_img:res_img\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"result_img:res_img\|lpm_divide:Div0\"" {  } { { "hdmi.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632495523038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_img:res_img\|lpm_divide:Div0 " "Instantiated megafunction \"result_img:res_img\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632495523038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632495523038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632495523038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632495523038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632495523038 ""}  } { { "hdmi.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632495523038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v9o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v9o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v9o " "Found entity 1: lpm_divide_v9o" {  } { { "db/lpm_divide_v9o.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_divide_v9o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495523088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495523088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4ag " "Found entity 1: abs_divider_4ag" {  } { { "db/abs_divider_4ag.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/abs_divider_4ag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495523113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495523113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/alt_u_div_see.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495523139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495523139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495523190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495523190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495523241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495523241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632495523266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495523266 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1632495523465 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1632495523465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632495523643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632495524262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632495524262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632495524307 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632495524307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632495524307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632495524307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632495524321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 16:58:44 2021 " "Processing ended: Fri Sep 24 16:58:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632495524321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632495524321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632495524321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632495524321 ""}
