<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Major_Task_Phase2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUControl.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_32_BIT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_32_BIT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder_32_BIT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="INSTRMEMORY.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="INSTRMEMORY.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="INSTRMEMORY.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainModule.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramCounter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProgramCounter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ProgramCounter.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RegisterFile.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegisterFile.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegisterFile.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RegisterFile.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RegisterFile.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RegisterFile.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegisterFile.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegisterFile_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RegisterFile_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegisterFile_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignExtend.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1652831450" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1652831450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652926918" xil_pn:in_ck="8113907683755759897" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1652926918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="ALU_TestBench.vhd"/>
      <outfile xil_pn:name="Adder_32_BIT.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="Decoder1.vhd"/>
      <outfile xil_pn:name="INSTRMEMORY.vhd"/>
      <outfile xil_pn:name="MUX32BITS_2_TO_1.vhd"/>
      <outfile xil_pn:name="MUX5BITS_2_to_1.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="Mux32.vhd"/>
      <outfile xil_pn:name="MyPackage.vhd"/>
      <outfile xil_pn:name="Pack1.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_TestBench.vhd"/>
      <outfile xil_pn:name="SLL2_26BIT.vhd"/>
      <outfile xil_pn:name="SLL_32BIT.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
      <outfile xil_pn:name="TestBench.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652955990" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5156339051392389750" xil_pn:start_ts="1652955989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652955990" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3111907167102583124" xil_pn:start_ts="1652955990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831358" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7973629082360492660" xil_pn:start_ts="1652831358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652926918" xil_pn:in_ck="8113907683755759897" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1652926918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="ALU_TestBench.vhd"/>
      <outfile xil_pn:name="Adder_32_BIT.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="Decoder1.vhd"/>
      <outfile xil_pn:name="INSTRMEMORY.vhd"/>
      <outfile xil_pn:name="MUX32BITS_2_TO_1.vhd"/>
      <outfile xil_pn:name="MUX5BITS_2_to_1.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="Mux32.vhd"/>
      <outfile xil_pn:name="MyPackage.vhd"/>
      <outfile xil_pn:name="Pack1.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_TestBench.vhd"/>
      <outfile xil_pn:name="SLL2_26BIT.vhd"/>
      <outfile xil_pn:name="SLL_32BIT.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
      <outfile xil_pn:name="TestBench.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652955995" xil_pn:in_ck="8113907683755759897" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4629604432778529628" xil_pn:start_ts="1652955990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1652955996" xil_pn:in_ck="-1366850930355142111" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1770706939250651287" xil_pn:start_ts="1652955995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1652831316" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831316" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-486806245192606164" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831316" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7973629082360492660" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831316" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831316" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3744874639009599410" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831316" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831316" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1976481705832392450" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652831336" xil_pn:in_ck="-5295876130394282332" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2996086489981468667" xil_pn:start_ts="1652831316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainModule.lso"/>
      <outfile xil_pn:name="MainModule.ngc"/>
      <outfile xil_pn:name="MainModule.ngr"/>
      <outfile xil_pn:name="MainModule.prj"/>
      <outfile xil_pn:name="MainModule.stx"/>
      <outfile xil_pn:name="MainModule.syr"/>
      <outfile xil_pn:name="MainModule.xst"/>
      <outfile xil_pn:name="MainModule_xst.xrpt"/>
      <outfile xil_pn:name="RegisterFile.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1652822511" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3437821219266902819" xil_pn:start_ts="1652822511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
