#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Apr 14 17:49:31 2016
# Process ID: 6944
# Log file: H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/DigitalFrequencyMeter.runs/impl_1/freq_meter.vdi
# Journal file: H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/DigitalFrequencyMeter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source freq_meter.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/constraints/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/constraints/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/constraints/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/constraints/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 448.484 ; gain = 0.066
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101c97aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 928.711 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 63 cells.
Phase 2 Constant Propagation | Checksum: 1dc86cb26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 928.711 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 112 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1341472ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 928.711 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1341472ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 928.711 ; gain = 0.000
Implement Debug Cores | Checksum: 101c97aa5
Logic Optimization | Checksum: 101c97aa5

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1341472ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 928.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 928.711 ; gain = 482.168
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 928.711 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/DigitalFrequencyMeter.runs/impl_1/freq_meter_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net CLK100MHZ_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): CLK100MHZ_IBUF_inst/O2000
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 3e0de730

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 928.711 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.711 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 20d6901b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 928.711 ; gain = 0.000
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus seg are not locked:  'seg[7]' 
WARNING: [Place 30-568] A LUT 'n_0_138_BUFG_inst_i_1' is driving clock pin of 37 registers. This could lead to large hold time violations. First few involved registers are:
	bin2bcd_ins/digit0_reg[2] {FDRE}
	bin2bcd_ins/BCD_out_reg[13] {FDRE}
	bin2bcd_ins/counter_reg[2] {FDRE}
	bin2bcd_ins/digit2_reg[0] {FDRE}
	bin2bcd_ins/digit2_reg[1] {FDRE}
WARNING: [Place 30-12] An IO Bus seg with more than one IO standard is found. Components associated with this bus are: 
	seg[7] of IOStandard LVCMOS18
	seg[6] of IOStandard LVCMOS33
	seg[5] of IOStandard LVCMOS33
	seg[4] of IOStandard LVCMOS33
	seg[3] of IOStandard LVCMOS33
	seg[2] of IOStandard LVCMOS33
	seg[1] of IOStandard LVCMOS33
	seg[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 20d6901b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 20d6901b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: b4e46a58

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19a6328d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 2501b1425

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 2.1.2.1 Place Init Design | Checksum: 227728a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 2.1.2 Build Placer Netlist Model | Checksum: 227728a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 227728a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 227728a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 2.1 Placer Initialization Core | Checksum: 227728a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 2 Placer Initialization | Checksum: 227728a1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 223bcd3f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 223bcd3f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 29ac290f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 21237ccdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 21237ccdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 288121338

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1e09c7600

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 286d76d26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 286d76d26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 286d76d26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 286d76d26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 4.6 Small Shape Detail Placement | Checksum: 286d76d26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 286d76d26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 4 Detail Placement | Checksum: 286d76d26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 17d625574

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 17d625574

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.749. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 2505383d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 5.2.2 Post Placement Optimization | Checksum: 2505383d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 5.2 Post Commit Optimization | Checksum: 2505383d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2505383d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2505383d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 2505383d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 5.5 Placer Reporting | Checksum: 2505383d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2897e40c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2897e40c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
Ending Placer Task | Checksum: 193a24a24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 942.109 ; gain = 13.398
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 942.109 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 942.109 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 942.109 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.109 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus seg[7:0] are not locked:  seg[7]
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus seg[7:0] with more than one IO standard is found. Components associated with this bus are:  seg[7] of IOStandard LVCMOS18; seg[6] of IOStandard LVCMOS33; seg[5] of IOStandard LVCMOS33; seg[4] of IOStandard LVCMOS33; seg[3] of IOStandard LVCMOS33; seg[2] of IOStandard LVCMOS33; seg[1] of IOStandard LVCMOS33; seg[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14677bc31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1023.488 ; gain = 81.379

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14677bc31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1025.430 ; gain = 83.320

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14677bc31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1032.348 ; gain = 90.238
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 115e18390

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.73   | TNS=0      | WHS=-0.073 | THS=-0.652 |

Phase 2 Router Initialization | Checksum: f948279d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fdf9d2db

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: aa9b72be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=5      | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ea817a58

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473
Phase 4 Rip-up And Reroute | Checksum: ea817a58

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 164691b32

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.09   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 164691b32

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 164691b32

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 12fd4f6d5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.09   | TNS=0      | WHS=0.187  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 114238554

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0333254 %
  Global Horizontal Routing Utilization  = 0.0381312 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: c671fd0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: c671fd0f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 197936df9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.09   | TNS=0      | WHS=0.187  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 197936df9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1047.582 ; gain = 105.473
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1047.582 ; gain = 105.473
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1047.582 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/ZYNQ_prj/DigitalCircuitExp/DigitalFrequencyMeter/DigitalFrequencyMeter.runs/impl_1/freq_meter_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 17:50:26 2016...
