and r0, r1, r0, ror #4 
mov r2, r3 
rsb r0, r0, r2, lsl #11 
mvn r1, r0 
