
CAN_F103_Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f7c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08003088  08003088  00013088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003154  08003154  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003154  08003154  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003154  08003154  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003154  08003154  00013154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003158  08003158  00013158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800315c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  20000070  080031cc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  080031cc  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a6b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000166b  00000000  00000000  00028b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  0002a170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e8  00000000  00000000  0002a8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001628f  00000000  00000000  0002afc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000085dc  00000000  00000000  00041257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000805b2  00000000  00000000  00049833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c9de5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002198  00000000  00000000  000c9e38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003070 	.word	0x08003070

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003070 	.word	0x08003070

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_CAN_RxFifo0MsgPendingCallback>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_CAN_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8000164:	4b14      	ldr	r3, [pc, #80]	; (80001b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000166:	4a15      	ldr	r2, [pc, #84]	; (80001bc <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000168:	2100      	movs	r1, #0
 800016a:	6878      	ldr	r0, [r7, #4]
 800016c:	f000 ff01 	bl	8000f72 <HAL_CAN_GetRxMessage>

	int j=0;
 8000170:	2300      	movs	r3, #0
 8000172:	60fb      	str	r3, [r7, #12]
	j = sprintf(message, "%s ", "Speed");
 8000174:	4a12      	ldr	r2, [pc, #72]	; (80001c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000176:	4913      	ldr	r1, [pc, #76]	; (80001c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8000178:	4813      	ldr	r0, [pc, #76]	; (80001c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800017a:	f002 faff 	bl	800277c <siprintf>
 800017e:	60f8      	str	r0, [r7, #12]
	j += sprintf(message+j, "%d \r\n", RxData[4]);
 8000180:	68fb      	ldr	r3, [r7, #12]
 8000182:	4a11      	ldr	r2, [pc, #68]	; (80001c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000184:	4413      	add	r3, r2
 8000186:	4a0c      	ldr	r2, [pc, #48]	; (80001b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000188:	7912      	ldrb	r2, [r2, #4]
 800018a:	4910      	ldr	r1, [pc, #64]	; (80001cc <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800018c:	4618      	mov	r0, r3
 800018e:	f002 faf5 	bl	800277c <siprintf>
 8000192:	4602      	mov	r2, r0
 8000194:	68fb      	ldr	r3, [r7, #12]
 8000196:	4413      	add	r3, r2
 8000198:	60fb      	str	r3, [r7, #12]

	HAL_UART_Transmit(&huart1,(uint8_t *)message,strlen(message),100);
 800019a:	480b      	ldr	r0, [pc, #44]	; (80001c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800019c:	f7ff ffd6 	bl	800014c <strlen>
 80001a0:	4603      	mov	r3, r0
 80001a2:	b29a      	uxth	r2, r3
 80001a4:	2364      	movs	r3, #100	; 0x64
 80001a6:	4908      	ldr	r1, [pc, #32]	; (80001c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80001a8:	4809      	ldr	r0, [pc, #36]	; (80001d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80001aa:	f002 f935 	bl	8002418 <HAL_UART_Transmit>
}
 80001ae:	bf00      	nop
 80001b0:	3710      	adds	r7, #16
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bd80      	pop	{r7, pc}
 80001b6:	bf00      	nop
 80001b8:	20000130 	.word	0x20000130
 80001bc:	20000114 	.word	0x20000114
 80001c0:	08003088 	.word	0x08003088
 80001c4:	08003090 	.word	0x08003090
 80001c8:	2000013c 	.word	0x2000013c
 80001cc:	08003094 	.word	0x08003094
 80001d0:	200000b4 	.word	0x200000b4

080001d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b098      	sub	sp, #96	; 0x60
 80001d8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001da:	f000 fb6d 	bl	80008b8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001de:	f000 f91b 	bl	8000418 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001e2:	f000 f9db 	bl	800059c <MX_GPIO_Init>
	MX_CAN_Init();
 80001e6:	f000 f95d 	bl	80004a4 <MX_CAN_Init>
	MX_USART1_UART_Init();
 80001ea:	f000 f9ad 	bl	8000548 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_CAN_Start(&hcan);
 80001ee:	487c      	ldr	r0, [pc, #496]	; (80003e0 <main+0x20c>)
 80001f0:	f000 fdac 	bl	8000d4c <HAL_CAN_Start>

	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80001f4:	2102      	movs	r1, #2
 80001f6:	487a      	ldr	r0, [pc, #488]	; (80003e0 <main+0x20c>)
 80001f8:	f000 ffdc 	bl	80011b4 <HAL_CAN_ActivateNotification>

	TxHeader.DLC = 2;
 80001fc:	4b79      	ldr	r3, [pc, #484]	; (80003e4 <main+0x210>)
 80001fe:	2202      	movs	r2, #2
 8000200:	611a      	str	r2, [r3, #16]
	TxHeader.IDE = CAN_ID_STD;
 8000202:	4b78      	ldr	r3, [pc, #480]	; (80003e4 <main+0x210>)
 8000204:	2200      	movs	r2, #0
 8000206:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 8000208:	4b76      	ldr	r3, [pc, #472]	; (80003e4 <main+0x210>)
 800020a:	2200      	movs	r2, #0
 800020c:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = 0x000;
 800020e:	4b75      	ldr	r3, [pc, #468]	; (80003e4 <main+0x210>)
 8000210:	2200      	movs	r2, #0
 8000212:	601a      	str	r2, [r3, #0]

	uint8_t reset[] = { 01, 82 };
 8000214:	f245 2301 	movw	r3, #20993	; 0x5201
 8000218:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, reset, &TxMailbox);
 800021c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8000220:	4b71      	ldr	r3, [pc, #452]	; (80003e8 <main+0x214>)
 8000222:	4970      	ldr	r1, [pc, #448]	; (80003e4 <main+0x210>)
 8000224:	486e      	ldr	r0, [pc, #440]	; (80003e0 <main+0x20c>)
 8000226:	f000 fdd5 	bl	8000dd4 <HAL_CAN_AddTxMessage>

	uint8_t operationalmode[] = { 01, 01 };
 800022a:	f240 1301 	movw	r3, #257	; 0x101
 800022e:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, operationalmode, &TxMailbox);
 8000232:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000236:	4b6c      	ldr	r3, [pc, #432]	; (80003e8 <main+0x214>)
 8000238:	496a      	ldr	r1, [pc, #424]	; (80003e4 <main+0x210>)
 800023a:	4869      	ldr	r0, [pc, #420]	; (80003e0 <main+0x20c>)
 800023c:	f000 fdca 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 8000240:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000244:	f000 fb9a 	bl	800097c <HAL_Delay>

	TxHeader.DLC = 8;
 8000248:	4b66      	ldr	r3, [pc, #408]	; (80003e4 <main+0x210>)
 800024a:	2208      	movs	r2, #8
 800024c:	611a      	str	r2, [r3, #16]
	TxHeader.StdId = 0x601;
 800024e:	4b65      	ldr	r3, [pc, #404]	; (80003e4 <main+0x210>)
 8000250:	f240 6201 	movw	r2, #1537	; 0x601
 8000254:	601a      	str	r2, [r3, #0]
	uint8_t synchronousMode[] = { 0x2B, 0x0F, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00 };// set asynchronous mode
 8000256:	4a65      	ldr	r2, [pc, #404]	; (80003ec <main+0x218>)
 8000258:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800025c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000260:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t velocityMode[] = { 0x2F, 0x60, 0x60, 0x00, 0x03, 0x00, 0x00, 0x00 };// set asynchronous mode
 8000264:	4a62      	ldr	r2, [pc, #392]	; (80003f0 <main+0x21c>)
 8000266:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800026a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800026e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t accOfLeftMotor[] = { 0x23, 0x83, 0x60, 0x01, 0x64, 0x00, 0x00, 0x00 };// set asynchronous mode
 8000272:	4a60      	ldr	r2, [pc, #384]	; (80003f4 <main+0x220>)
 8000274:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000278:	e892 0003 	ldmia.w	r2, {r0, r1}
 800027c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t accOfRightMotor[] = { 0x23, 0x83, 0x60, 0x02, 0x64, 0x00, 0x00, 0x00 };// set asynchronous mode
 8000280:	4a5d      	ldr	r2, [pc, #372]	; (80003f8 <main+0x224>)
 8000282:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000286:	e892 0003 	ldmia.w	r2, {r0, r1}
 800028a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t decOfLeftMotor[] = { 0x23, 0x84, 0x60, 0x01, 0x64, 0x00, 0x00, 0x00 };// set asynchronous mode
 800028e:	4a5b      	ldr	r2, [pc, #364]	; (80003fc <main+0x228>)
 8000290:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000294:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000298:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t decOfRightMotor[] = { 0x23, 0x84, 0x60, 0x02, 0x64, 0x00, 0x00, 0x00 };// set asynchronous mode
 800029c:	4a58      	ldr	r2, [pc, #352]	; (8000400 <main+0x22c>)
 800029e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002a6:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t enable1[] = { 0x2B, 0x40, 0x60, 0x00, 0x06, 0x00, 0x00, 0x00 };// set asynchronous mode
 80002aa:	4a56      	ldr	r2, [pc, #344]	; (8000404 <main+0x230>)
 80002ac:	f107 0320 	add.w	r3, r7, #32
 80002b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002b4:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t enable2[] = { 0x2B, 0x40, 0x60, 0x00, 0x07, 0x00, 0x00, 0x00 };// set asynchronous mode
 80002b8:	4a53      	ldr	r2, [pc, #332]	; (8000408 <main+0x234>)
 80002ba:	f107 0318 	add.w	r3, r7, #24
 80002be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002c2:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t enable3[] = { 0x2B, 0x40, 0x60, 0x00, 0x0F, 0x00, 0x00, 0x00 };// set asynchronous mode
 80002c6:	4a51      	ldr	r2, [pc, #324]	; (800040c <main+0x238>)
 80002c8:	f107 0310 	add.w	r3, r7, #16
 80002cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002d0:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t speedOfLeftMotor[] = { 0x23, 0xFF, 0x60, 0x01, 0x0A, 0x00, 0x00, 0x00 };// set asynchronous mode
 80002d4:	4a4e      	ldr	r2, [pc, #312]	; (8000410 <main+0x23c>)
 80002d6:	f107 0308 	add.w	r3, r7, #8
 80002da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002de:	e883 0003 	stmia.w	r3, {r0, r1}
	//uint8_t speedOfRightMotor[] = { 0x23, 0xFF, 0x60, 0x01, 0x00, 0x00, 0x00, 0x00 };// set asynchronous mode
	uint8_t stopLeftMotor[] = { 0x2B, 0x40, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00 };// set asynchronous mode
 80002e2:	4a4c      	ldr	r2, [pc, #304]	; (8000414 <main+0x240>)
 80002e4:	463b      	mov	r3, r7
 80002e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002ea:	e883 0003 	stmia.w	r3, {r0, r1}

	HAL_CAN_AddTxMessage(&hcan, &TxHeader, synchronousMode, &TxMailbox);
 80002ee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80002f2:	4b3d      	ldr	r3, [pc, #244]	; (80003e8 <main+0x214>)
 80002f4:	493b      	ldr	r1, [pc, #236]	; (80003e4 <main+0x210>)
 80002f6:	483a      	ldr	r0, [pc, #232]	; (80003e0 <main+0x20c>)
 80002f8:	f000 fd6c 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 80002fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000300:	f000 fb3c 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, velocityMode, &TxMailbox);
 8000304:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000308:	4b37      	ldr	r3, [pc, #220]	; (80003e8 <main+0x214>)
 800030a:	4936      	ldr	r1, [pc, #216]	; (80003e4 <main+0x210>)
 800030c:	4834      	ldr	r0, [pc, #208]	; (80003e0 <main+0x20c>)
 800030e:	f000 fd61 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 8000312:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000316:	f000 fb31 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, accOfLeftMotor, &TxMailbox);
 800031a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800031e:	4b32      	ldr	r3, [pc, #200]	; (80003e8 <main+0x214>)
 8000320:	4930      	ldr	r1, [pc, #192]	; (80003e4 <main+0x210>)
 8000322:	482f      	ldr	r0, [pc, #188]	; (80003e0 <main+0x20c>)
 8000324:	f000 fd56 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 8000328:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800032c:	f000 fb26 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, accOfRightMotor, &TxMailbox);
 8000330:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000334:	4b2c      	ldr	r3, [pc, #176]	; (80003e8 <main+0x214>)
 8000336:	492b      	ldr	r1, [pc, #172]	; (80003e4 <main+0x210>)
 8000338:	4829      	ldr	r0, [pc, #164]	; (80003e0 <main+0x20c>)
 800033a:	f000 fd4b 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 800033e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000342:	f000 fb1b 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, decOfLeftMotor, &TxMailbox);
 8000346:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800034a:	4b27      	ldr	r3, [pc, #156]	; (80003e8 <main+0x214>)
 800034c:	4925      	ldr	r1, [pc, #148]	; (80003e4 <main+0x210>)
 800034e:	4824      	ldr	r0, [pc, #144]	; (80003e0 <main+0x20c>)
 8000350:	f000 fd40 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 8000354:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000358:	f000 fb10 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, decOfRightMotor, &TxMailbox);
 800035c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000360:	4b21      	ldr	r3, [pc, #132]	; (80003e8 <main+0x214>)
 8000362:	4920      	ldr	r1, [pc, #128]	; (80003e4 <main+0x210>)
 8000364:	481e      	ldr	r0, [pc, #120]	; (80003e0 <main+0x20c>)
 8000366:	f000 fd35 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 800036a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800036e:	f000 fb05 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, enable1, &TxMailbox);
 8000372:	f107 0220 	add.w	r2, r7, #32
 8000376:	4b1c      	ldr	r3, [pc, #112]	; (80003e8 <main+0x214>)
 8000378:	491a      	ldr	r1, [pc, #104]	; (80003e4 <main+0x210>)
 800037a:	4819      	ldr	r0, [pc, #100]	; (80003e0 <main+0x20c>)
 800037c:	f000 fd2a 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 8000380:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000384:	f000 fafa 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, enable2, &TxMailbox);
 8000388:	f107 0218 	add.w	r2, r7, #24
 800038c:	4b16      	ldr	r3, [pc, #88]	; (80003e8 <main+0x214>)
 800038e:	4915      	ldr	r1, [pc, #84]	; (80003e4 <main+0x210>)
 8000390:	4813      	ldr	r0, [pc, #76]	; (80003e0 <main+0x20c>)
 8000392:	f000 fd1f 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 8000396:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800039a:	f000 faef 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, enable3, &TxMailbox);
 800039e:	f107 0210 	add.w	r2, r7, #16
 80003a2:	4b11      	ldr	r3, [pc, #68]	; (80003e8 <main+0x214>)
 80003a4:	490f      	ldr	r1, [pc, #60]	; (80003e4 <main+0x210>)
 80003a6:	480e      	ldr	r0, [pc, #56]	; (80003e0 <main+0x20c>)
 80003a8:	f000 fd14 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(1000);
 80003ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003b0:	f000 fae4 	bl	800097c <HAL_Delay>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, speedOfLeftMotor, &TxMailbox);
 80003b4:	f107 0208 	add.w	r2, r7, #8
 80003b8:	4b0b      	ldr	r3, [pc, #44]	; (80003e8 <main+0x214>)
 80003ba:	490a      	ldr	r1, [pc, #40]	; (80003e4 <main+0x210>)
 80003bc:	4808      	ldr	r0, [pc, #32]	; (80003e0 <main+0x20c>)
 80003be:	f000 fd09 	bl	8000dd4 <HAL_CAN_AddTxMessage>
	HAL_Delay(5000);
 80003c2:	f241 3088 	movw	r0, #5000	; 0x1388
 80003c6:	f000 fad9 	bl	800097c <HAL_Delay>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_Delay(10000);
 80003ca:	f242 7010 	movw	r0, #10000	; 0x2710
 80003ce:	f000 fad5 	bl	800097c <HAL_Delay>
		HAL_CAN_AddTxMessage(&hcan, &TxHeader, stopLeftMotor, &TxMailbox);
 80003d2:	463a      	mov	r2, r7
 80003d4:	4b04      	ldr	r3, [pc, #16]	; (80003e8 <main+0x214>)
 80003d6:	4903      	ldr	r1, [pc, #12]	; (80003e4 <main+0x210>)
 80003d8:	4801      	ldr	r0, [pc, #4]	; (80003e0 <main+0x20c>)
 80003da:	f000 fcfb 	bl	8000dd4 <HAL_CAN_AddTxMessage>
		HAL_Delay(10000);
 80003de:	e7f4      	b.n	80003ca <main+0x1f6>
 80003e0:	2000008c 	.word	0x2000008c
 80003e4:	200000fc 	.word	0x200000fc
 80003e8:	20000138 	.word	0x20000138
 80003ec:	0800309c 	.word	0x0800309c
 80003f0:	080030a4 	.word	0x080030a4
 80003f4:	080030ac 	.word	0x080030ac
 80003f8:	080030b4 	.word	0x080030b4
 80003fc:	080030bc 	.word	0x080030bc
 8000400:	080030c4 	.word	0x080030c4
 8000404:	080030cc 	.word	0x080030cc
 8000408:	080030d4 	.word	0x080030d4
 800040c:	080030dc 	.word	0x080030dc
 8000410:	080030e4 	.word	0x080030e4
 8000414:	080030ec 	.word	0x080030ec

08000418 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000418:	b580      	push	{r7, lr}
 800041a:	b090      	sub	sp, #64	; 0x40
 800041c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800041e:	f107 0318 	add.w	r3, r7, #24
 8000422:	2228      	movs	r2, #40	; 0x28
 8000424:	2100      	movs	r1, #0
 8000426:	4618      	mov	r0, r3
 8000428:	f002 f9a0 	bl	800276c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800042c:	1d3b      	adds	r3, r7, #4
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]
 8000438:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800043a:	2301      	movs	r3, #1
 800043c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800043e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000442:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000444:	2300      	movs	r3, #0
 8000446:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000448:	2301      	movs	r3, #1
 800044a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800044c:	2302      	movs	r3, #2
 800044e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000450:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000454:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000456:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800045a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800045c:	f107 0318 	add.w	r3, r7, #24
 8000460:	4618      	mov	r0, r3
 8000462:	f001 fb79 	bl	8001b58 <HAL_RCC_OscConfig>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <SystemClock_Config+0x58>
		Error_Handler();
 800046c:	f000 f8b8 	bl	80005e0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000470:	230f      	movs	r3, #15
 8000472:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000474:	2302      	movs	r3, #2
 8000476:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000478:	2300      	movs	r3, #0
 800047a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800047c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000480:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000482:	2300      	movs	r3, #0
 8000484:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000486:	1d3b      	adds	r3, r7, #4
 8000488:	2102      	movs	r1, #2
 800048a:	4618      	mov	r0, r3
 800048c:	f001 fde6 	bl	800205c <HAL_RCC_ClockConfig>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <SystemClock_Config+0x82>
		Error_Handler();
 8000496:	f000 f8a3 	bl	80005e0 <Error_Handler>
	}
}
 800049a:	bf00      	nop
 800049c:	3740      	adds	r7, #64	; 0x40
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <MX_CAN_Init>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b08a      	sub	sp, #40	; 0x28
 80004a8:	af00      	add	r7, sp, #0
	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */

	/* USER CODE END CAN_Init 1 */
	hcan.Instance = CAN1;
 80004aa:	4b25      	ldr	r3, [pc, #148]	; (8000540 <MX_CAN_Init+0x9c>)
 80004ac:	4a25      	ldr	r2, [pc, #148]	; (8000544 <MX_CAN_Init+0xa0>)
 80004ae:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 9;
 80004b0:	4b23      	ldr	r3, [pc, #140]	; (8000540 <MX_CAN_Init+0x9c>)
 80004b2:	2209      	movs	r2, #9
 80004b4:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 80004b6:	4b22      	ldr	r3, [pc, #136]	; (8000540 <MX_CAN_Init+0x9c>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004bc:	4b20      	ldr	r3, [pc, #128]	; (8000540 <MX_CAN_Init+0x9c>)
 80004be:	2200      	movs	r2, #0
 80004c0:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 80004c2:	4b1f      	ldr	r3, [pc, #124]	; (8000540 <MX_CAN_Init+0x9c>)
 80004c4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80004c8:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80004ca:	4b1d      	ldr	r3, [pc, #116]	; (8000540 <MX_CAN_Init+0x9c>)
 80004cc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80004d0:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 80004d2:	4b1b      	ldr	r3, [pc, #108]	; (8000540 <MX_CAN_Init+0x9c>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 80004d8:	4b19      	ldr	r3, [pc, #100]	; (8000540 <MX_CAN_Init+0x9c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 80004de:	4b18      	ldr	r3, [pc, #96]	; (8000540 <MX_CAN_Init+0x9c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 80004e4:	4b16      	ldr	r3, [pc, #88]	; (8000540 <MX_CAN_Init+0x9c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 80004ea:	4b15      	ldr	r3, [pc, #84]	; (8000540 <MX_CAN_Init+0x9c>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 80004f0:	4b13      	ldr	r3, [pc, #76]	; (8000540 <MX_CAN_Init+0x9c>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 80004f6:	4812      	ldr	r0, [pc, #72]	; (8000540 <MX_CAN_Init+0x9c>)
 80004f8:	f000 fa64 	bl	80009c4 <HAL_CAN_Init>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <MX_CAN_Init+0x62>
		Error_Handler();
 8000502:	f000 f86d 	bl	80005e0 <Error_Handler>
	}
	/* USER CODE BEGIN CAN_Init 2 */
	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000506:	2301      	movs	r3, #1
 8000508:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 10;
 800050a:	230a      	movs	r3, #10
 800050c:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FilterFIFO0;
 800050e:	2300      	movs	r3, #0
 8000510:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x000 << 5;
 8000512:	2300      	movs	r3, #0
 8000514:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0;
 8000516:	2300      	movs	r3, #0
 8000518:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0x00 << 5;
 800051a:	2300      	movs	r3, #0
 800051c:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 800051e:	2300      	movs	r3, #0
 8000520:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000522:	2300      	movs	r3, #0
 8000524:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000526:	2301      	movs	r3, #1
 8000528:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 13;
 800052a:	230d      	movs	r3, #13
 800052c:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 800052e:	463b      	mov	r3, r7
 8000530:	4619      	mov	r1, r3
 8000532:	4803      	ldr	r0, [pc, #12]	; (8000540 <MX_CAN_Init+0x9c>)
 8000534:	f000 fb41 	bl	8000bba <HAL_CAN_ConfigFilter>
	/* USER CODE END CAN_Init 2 */

}
 8000538:	bf00      	nop
 800053a:	3728      	adds	r7, #40	; 0x28
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	2000008c 	.word	0x2000008c
 8000544:	40006400 	.word	0x40006400

08000548 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800054c:	4b11      	ldr	r3, [pc, #68]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 800054e:	4a12      	ldr	r2, [pc, #72]	; (8000598 <MX_USART1_UART_Init+0x50>)
 8000550:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000552:	4b10      	ldr	r3, [pc, #64]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 8000554:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000558:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800055a:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000560:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000566:	4b0b      	ldr	r3, [pc, #44]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 8000568:	2200      	movs	r2, #0
 800056a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800056c:	4b09      	ldr	r3, [pc, #36]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 800056e:	220c      	movs	r2, #12
 8000570:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000572:	4b08      	ldr	r3, [pc, #32]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 8000574:	2200      	movs	r2, #0
 8000576:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000578:	4b06      	ldr	r3, [pc, #24]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 800057a:	2200      	movs	r2, #0
 800057c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800057e:	4805      	ldr	r0, [pc, #20]	; (8000594 <MX_USART1_UART_Init+0x4c>)
 8000580:	f001 fefa 	bl	8002378 <HAL_UART_Init>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800058a:	f000 f829 	bl	80005e0 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	200000b4 	.word	0x200000b4
 8000598:	40013800 	.word	0x40013800

0800059c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80005a2:	4b0e      	ldr	r3, [pc, #56]	; (80005dc <MX_GPIO_Init+0x40>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	4a0d      	ldr	r2, [pc, #52]	; (80005dc <MX_GPIO_Init+0x40>)
 80005a8:	f043 0320 	orr.w	r3, r3, #32
 80005ac:	6193      	str	r3, [r2, #24]
 80005ae:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <MX_GPIO_Init+0x40>)
 80005b0:	699b      	ldr	r3, [r3, #24]
 80005b2:	f003 0320 	and.w	r3, r3, #32
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005ba:	4b08      	ldr	r3, [pc, #32]	; (80005dc <MX_GPIO_Init+0x40>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	4a07      	ldr	r2, [pc, #28]	; (80005dc <MX_GPIO_Init+0x40>)
 80005c0:	f043 0304 	orr.w	r3, r3, #4
 80005c4:	6193      	str	r3, [r2, #24]
 80005c6:	4b05      	ldr	r3, [pc, #20]	; (80005dc <MX_GPIO_Init+0x40>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	f003 0304 	and.w	r3, r3, #4
 80005ce:	603b      	str	r3, [r7, #0]
 80005d0:	683b      	ldr	r3, [r7, #0]

}
 80005d2:	bf00      	nop
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr
 80005dc:	40021000 	.word	0x40021000

080005e0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e4:	b672      	cpsid	i
}
 80005e6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80005e8:	e7fe      	b.n	80005e8 <Error_Handler+0x8>
	...

080005ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005f2:	4b15      	ldr	r3, [pc, #84]	; (8000648 <HAL_MspInit+0x5c>)
 80005f4:	699b      	ldr	r3, [r3, #24]
 80005f6:	4a14      	ldr	r2, [pc, #80]	; (8000648 <HAL_MspInit+0x5c>)
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	6193      	str	r3, [r2, #24]
 80005fe:	4b12      	ldr	r3, [pc, #72]	; (8000648 <HAL_MspInit+0x5c>)
 8000600:	699b      	ldr	r3, [r3, #24]
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060a:	4b0f      	ldr	r3, [pc, #60]	; (8000648 <HAL_MspInit+0x5c>)
 800060c:	69db      	ldr	r3, [r3, #28]
 800060e:	4a0e      	ldr	r2, [pc, #56]	; (8000648 <HAL_MspInit+0x5c>)
 8000610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000614:	61d3      	str	r3, [r2, #28]
 8000616:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <HAL_MspInit+0x5c>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000622:	4b0a      	ldr	r3, [pc, #40]	; (800064c <HAL_MspInit+0x60>)
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	4a04      	ldr	r2, [pc, #16]	; (800064c <HAL_MspInit+0x60>)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063e:	bf00      	nop
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	40021000 	.word	0x40021000
 800064c:	40010000 	.word	0x40010000

08000650 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b088      	sub	sp, #32
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0310 	add.w	r3, r7, #16
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a20      	ldr	r2, [pc, #128]	; (80006ec <HAL_CAN_MspInit+0x9c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d139      	bne.n	80006e4 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000670:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <HAL_CAN_MspInit+0xa0>)
 8000672:	69db      	ldr	r3, [r3, #28]
 8000674:	4a1e      	ldr	r2, [pc, #120]	; (80006f0 <HAL_CAN_MspInit+0xa0>)
 8000676:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800067a:	61d3      	str	r3, [r2, #28]
 800067c:	4b1c      	ldr	r3, [pc, #112]	; (80006f0 <HAL_CAN_MspInit+0xa0>)
 800067e:	69db      	ldr	r3, [r3, #28]
 8000680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000688:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <HAL_CAN_MspInit+0xa0>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <HAL_CAN_MspInit+0xa0>)
 800068e:	f043 0304 	orr.w	r3, r3, #4
 8000692:	6193      	str	r3, [r2, #24]
 8000694:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <HAL_CAN_MspInit+0xa0>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	f003 0304 	and.w	r3, r3, #4
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a6:	2300      	movs	r3, #0
 80006a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	f107 0310 	add.w	r3, r7, #16
 80006b2:	4619      	mov	r1, r3
 80006b4:	480f      	ldr	r0, [pc, #60]	; (80006f4 <HAL_CAN_MspInit+0xa4>)
 80006b6:	f001 f8d3 	bl	8001860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c0:	2302      	movs	r3, #2
 80006c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006c4:	2303      	movs	r3, #3
 80006c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c8:	f107 0310 	add.w	r3, r7, #16
 80006cc:	4619      	mov	r1, r3
 80006ce:	4809      	ldr	r0, [pc, #36]	; (80006f4 <HAL_CAN_MspInit+0xa4>)
 80006d0:	f001 f8c6 	bl	8001860 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2100      	movs	r1, #0
 80006d8:	2014      	movs	r0, #20
 80006da:	f001 f88a 	bl	80017f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80006de:	2014      	movs	r0, #20
 80006e0:	f001 f8a3 	bl	800182a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80006e4:	bf00      	nop
 80006e6:	3720      	adds	r7, #32
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40006400 	.word	0x40006400
 80006f0:	40021000 	.word	0x40021000
 80006f4:	40010800 	.word	0x40010800

080006f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000700:	f107 0310 	add.w	r3, r7, #16
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4a1c      	ldr	r2, [pc, #112]	; (8000784 <HAL_UART_MspInit+0x8c>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d131      	bne.n	800077c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000718:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <HAL_UART_MspInit+0x90>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	4a1a      	ldr	r2, [pc, #104]	; (8000788 <HAL_UART_MspInit+0x90>)
 800071e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000722:	6193      	str	r3, [r2, #24]
 8000724:	4b18      	ldr	r3, [pc, #96]	; (8000788 <HAL_UART_MspInit+0x90>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800072c:	60fb      	str	r3, [r7, #12]
 800072e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000730:	4b15      	ldr	r3, [pc, #84]	; (8000788 <HAL_UART_MspInit+0x90>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a14      	ldr	r2, [pc, #80]	; (8000788 <HAL_UART_MspInit+0x90>)
 8000736:	f043 0304 	orr.w	r3, r3, #4
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b12      	ldr	r3, [pc, #72]	; (8000788 <HAL_UART_MspInit+0x90>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f003 0304 	and.w	r3, r3, #4
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800074c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074e:	2302      	movs	r3, #2
 8000750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000752:	2303      	movs	r3, #3
 8000754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000756:	f107 0310 	add.w	r3, r7, #16
 800075a:	4619      	mov	r1, r3
 800075c:	480b      	ldr	r0, [pc, #44]	; (800078c <HAL_UART_MspInit+0x94>)
 800075e:	f001 f87f 	bl	8001860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000766:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	4805      	ldr	r0, [pc, #20]	; (800078c <HAL_UART_MspInit+0x94>)
 8000778:	f001 f872 	bl	8001860 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800077c:	bf00      	nop
 800077e:	3720      	adds	r7, #32
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40013800 	.word	0x40013800
 8000788:	40021000 	.word	0x40021000
 800078c:	40010800 	.word	0x40010800

08000790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000794:	e7fe      	b.n	8000794 <NMI_Handler+0x4>

08000796 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000796:	b480      	push	{r7}
 8000798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800079a:	e7fe      	b.n	800079a <HardFault_Handler+0x4>

0800079c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a0:	e7fe      	b.n	80007a0 <MemManage_Handler+0x4>

080007a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007a2:	b480      	push	{r7}
 80007a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007a6:	e7fe      	b.n	80007a6 <BusFault_Handler+0x4>

080007a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007ac:	e7fe      	b.n	80007ac <UsageFault_Handler+0x4>

080007ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007ae:	b480      	push	{r7}
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bc80      	pop	{r7}
 80007b8:	4770      	bx	lr

080007ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ba:	b480      	push	{r7}
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007be:	bf00      	nop
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr

080007c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007c6:	b480      	push	{r7}
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ca:	bf00      	nop
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bc80      	pop	{r7}
 80007d0:	4770      	bx	lr

080007d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d6:	f000 f8b5 	bl	8000944 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80007e4:	4802      	ldr	r0, [pc, #8]	; (80007f0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80007e6:	f000 fd0a 	bl	80011fe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	2000008c 	.word	0x2000008c

080007f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007fc:	4a14      	ldr	r2, [pc, #80]	; (8000850 <_sbrk+0x5c>)
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <_sbrk+0x60>)
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000808:	4b13      	ldr	r3, [pc, #76]	; (8000858 <_sbrk+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d102      	bne.n	8000816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000810:	4b11      	ldr	r3, [pc, #68]	; (8000858 <_sbrk+0x64>)
 8000812:	4a12      	ldr	r2, [pc, #72]	; (800085c <_sbrk+0x68>)
 8000814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000816:	4b10      	ldr	r3, [pc, #64]	; (8000858 <_sbrk+0x64>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4413      	add	r3, r2
 800081e:	693a      	ldr	r2, [r7, #16]
 8000820:	429a      	cmp	r2, r3
 8000822:	d207      	bcs.n	8000834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000824:	f001 ff78 	bl	8002718 <__errno>
 8000828:	4603      	mov	r3, r0
 800082a:	220c      	movs	r2, #12
 800082c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800082e:	f04f 33ff 	mov.w	r3, #4294967295
 8000832:	e009      	b.n	8000848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000834:	4b08      	ldr	r3, [pc, #32]	; (8000858 <_sbrk+0x64>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800083a:	4b07      	ldr	r3, [pc, #28]	; (8000858 <_sbrk+0x64>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4413      	add	r3, r2
 8000842:	4a05      	ldr	r2, [pc, #20]	; (8000858 <_sbrk+0x64>)
 8000844:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000846:	68fb      	ldr	r3, [r7, #12]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3718      	adds	r7, #24
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	20002800 	.word	0x20002800
 8000854:	00000400 	.word	0x00000400
 8000858:	200001a0 	.word	0x200001a0
 800085c:	200001b8 	.word	0x200001b8

08000860 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr

0800086c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800086c:	f7ff fff8 	bl	8000860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000870:	480b      	ldr	r0, [pc, #44]	; (80008a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000872:	490c      	ldr	r1, [pc, #48]	; (80008a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000874:	4a0c      	ldr	r2, [pc, #48]	; (80008a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000878:	e002      	b.n	8000880 <LoopCopyDataInit>

0800087a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800087a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800087c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800087e:	3304      	adds	r3, #4

08000880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000884:	d3f9      	bcc.n	800087a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000886:	4a09      	ldr	r2, [pc, #36]	; (80008ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000888:	4c09      	ldr	r4, [pc, #36]	; (80008b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800088c:	e001      	b.n	8000892 <LoopFillZerobss>

0800088e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800088e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000890:	3204      	adds	r2, #4

08000892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000894:	d3fb      	bcc.n	800088e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000896:	f001 ff45 	bl	8002724 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800089a:	f7ff fc9b 	bl	80001d4 <main>
  bx lr
 800089e:	4770      	bx	lr
  ldr r0, =_sdata
 80008a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008a4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80008a8:	0800315c 	.word	0x0800315c
  ldr r2, =_sbss
 80008ac:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80008b0:	200001b8 	.word	0x200001b8

080008b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008b4:	e7fe      	b.n	80008b4 <ADC1_2_IRQHandler>
	...

080008b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008bc:	4b08      	ldr	r3, [pc, #32]	; (80008e0 <HAL_Init+0x28>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a07      	ldr	r2, [pc, #28]	; (80008e0 <HAL_Init+0x28>)
 80008c2:	f043 0310 	orr.w	r3, r3, #16
 80008c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008c8:	2003      	movs	r0, #3
 80008ca:	f000 ff87 	bl	80017dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ce:	200f      	movs	r0, #15
 80008d0:	f000 f808 	bl	80008e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008d4:	f7ff fe8a 	bl	80005ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008d8:	2300      	movs	r3, #0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40022000 	.word	0x40022000

080008e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008ec:	4b12      	ldr	r3, [pc, #72]	; (8000938 <HAL_InitTick+0x54>)
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <HAL_InitTick+0x58>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	4619      	mov	r1, r3
 80008f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80008fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000902:	4618      	mov	r0, r3
 8000904:	f000 ff9f 	bl	8001846 <HAL_SYSTICK_Config>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	e00e      	b.n	8000930 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2b0f      	cmp	r3, #15
 8000916:	d80a      	bhi.n	800092e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000918:	2200      	movs	r2, #0
 800091a:	6879      	ldr	r1, [r7, #4]
 800091c:	f04f 30ff 	mov.w	r0, #4294967295
 8000920:	f000 ff67 	bl	80017f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000924:	4a06      	ldr	r2, [pc, #24]	; (8000940 <HAL_InitTick+0x5c>)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800092a:	2300      	movs	r3, #0
 800092c:	e000      	b.n	8000930 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800092e:	2301      	movs	r3, #1
}
 8000930:	4618      	mov	r0, r3
 8000932:	3708      	adds	r7, #8
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	20000000 	.word	0x20000000
 800093c:	20000008 	.word	0x20000008
 8000940:	20000004 	.word	0x20000004

08000944 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000948:	4b05      	ldr	r3, [pc, #20]	; (8000960 <HAL_IncTick+0x1c>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	461a      	mov	r2, r3
 800094e:	4b05      	ldr	r3, [pc, #20]	; (8000964 <HAL_IncTick+0x20>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4413      	add	r3, r2
 8000954:	4a03      	ldr	r2, [pc, #12]	; (8000964 <HAL_IncTick+0x20>)
 8000956:	6013      	str	r3, [r2, #0]
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr
 8000960:	20000008 	.word	0x20000008
 8000964:	200001a4 	.word	0x200001a4

08000968 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  return uwTick;
 800096c:	4b02      	ldr	r3, [pc, #8]	; (8000978 <HAL_GetTick+0x10>)
 800096e:	681b      	ldr	r3, [r3, #0]
}
 8000970:	4618      	mov	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr
 8000978:	200001a4 	.word	0x200001a4

0800097c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000984:	f7ff fff0 	bl	8000968 <HAL_GetTick>
 8000988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000994:	d005      	beq.n	80009a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000996:	4b0a      	ldr	r3, [pc, #40]	; (80009c0 <HAL_Delay+0x44>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	461a      	mov	r2, r3
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	4413      	add	r3, r2
 80009a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009a2:	bf00      	nop
 80009a4:	f7ff ffe0 	bl	8000968 <HAL_GetTick>
 80009a8:	4602      	mov	r2, r0
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	68fa      	ldr	r2, [r7, #12]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d8f7      	bhi.n	80009a4 <HAL_Delay+0x28>
  {
  }
}
 80009b4:	bf00      	nop
 80009b6:	bf00      	nop
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	20000008 	.word	0x20000008

080009c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d101      	bne.n	80009d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80009d2:	2301      	movs	r3, #1
 80009d4:	e0ed      	b.n	8000bb2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d102      	bne.n	80009e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f7ff fe34 	bl	8000650 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f042 0201 	orr.w	r2, r2, #1
 80009f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009f8:	f7ff ffb6 	bl	8000968 <HAL_GetTick>
 80009fc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80009fe:	e012      	b.n	8000a26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a00:	f7ff ffb2 	bl	8000968 <HAL_GetTick>
 8000a04:	4602      	mov	r2, r0
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	2b0a      	cmp	r3, #10
 8000a0c:	d90b      	bls.n	8000a26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2205      	movs	r2, #5
 8000a1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e0c5      	b.n	8000bb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f003 0301 	and.w	r3, r3, #1
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d0e5      	beq.n	8000a00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f022 0202 	bic.w	r2, r2, #2
 8000a42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a44:	f7ff ff90 	bl	8000968 <HAL_GetTick>
 8000a48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a4a:	e012      	b.n	8000a72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a4c:	f7ff ff8c 	bl	8000968 <HAL_GetTick>
 8000a50:	4602      	mov	r2, r0
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	2b0a      	cmp	r3, #10
 8000a58:	d90b      	bls.n	8000a72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2205      	movs	r2, #5
 8000a6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e09f      	b.n	8000bb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f003 0302 	and.w	r3, r3, #2
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d1e5      	bne.n	8000a4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	7e1b      	ldrb	r3, [r3, #24]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d108      	bne.n	8000a9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	e007      	b.n	8000aaa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000aa8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	7e5b      	ldrb	r3, [r3, #25]
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d108      	bne.n	8000ac4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	e007      	b.n	8000ad4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ad2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	7e9b      	ldrb	r3, [r3, #26]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d108      	bne.n	8000aee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f042 0220 	orr.w	r2, r2, #32
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	e007      	b.n	8000afe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f022 0220 	bic.w	r2, r2, #32
 8000afc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	7edb      	ldrb	r3, [r3, #27]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d108      	bne.n	8000b18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f022 0210 	bic.w	r2, r2, #16
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	e007      	b.n	8000b28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f042 0210 	orr.w	r2, r2, #16
 8000b26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	7f1b      	ldrb	r3, [r3, #28]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d108      	bne.n	8000b42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f042 0208 	orr.w	r2, r2, #8
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	e007      	b.n	8000b52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f022 0208 	bic.w	r2, r2, #8
 8000b50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	7f5b      	ldrb	r3, [r3, #29]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d108      	bne.n	8000b6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f042 0204 	orr.w	r2, r2, #4
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	e007      	b.n	8000b7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f022 0204 	bic.w	r2, r2, #4
 8000b7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	689a      	ldr	r2, [r3, #8]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	431a      	orrs	r2, r3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	691b      	ldr	r3, [r3, #16]
 8000b8a:	431a      	orrs	r2, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	695b      	ldr	r3, [r3, #20]
 8000b90:	ea42 0103 	orr.w	r1, r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	1e5a      	subs	r2, r3, #1
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	2201      	movs	r2, #1
 8000bac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	b087      	sub	sp, #28
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
 8000bc2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bd0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000bd2:	7cfb      	ldrb	r3, [r7, #19]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d003      	beq.n	8000be0 <HAL_CAN_ConfigFilter+0x26>
 8000bd8:	7cfb      	ldrb	r3, [r7, #19]
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	f040 80aa 	bne.w	8000d34 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000be6:	f043 0201 	orr.w	r2, r3, #1
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	f003 031f 	and.w	r3, r3, #31
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	69db      	ldr	r3, [r3, #28]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d123      	bne.n	8000c62 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	43db      	mvns	r3, r3
 8000c24:	401a      	ands	r2, r3
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c38:	683a      	ldr	r2, [r7, #0]
 8000c3a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c3c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	3248      	adds	r2, #72	; 0x48
 8000c42:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	689b      	ldr	r3, [r3, #8]
 8000c4a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c56:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c58:	6979      	ldr	r1, [r7, #20]
 8000c5a:	3348      	adds	r3, #72	; 0x48
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	440b      	add	r3, r1
 8000c60:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	69db      	ldr	r3, [r3, #28]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d122      	bne.n	8000cb0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	431a      	orrs	r2, r3
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c86:	683a      	ldr	r2, [r7, #0]
 8000c88:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000c8a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	3248      	adds	r2, #72	; 0x48
 8000c90:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ca4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ca6:	6979      	ldr	r1, [r7, #20]
 8000ca8:	3348      	adds	r3, #72	; 0x48
 8000caa:	00db      	lsls	r3, r3, #3
 8000cac:	440b      	add	r3, r1
 8000cae:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d109      	bne.n	8000ccc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	401a      	ands	r2, r3
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000cca:	e007      	b.n	8000cdc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	691b      	ldr	r3, [r3, #16]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d109      	bne.n	8000cf8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	43db      	mvns	r3, r3
 8000cee:	401a      	ands	r2, r3
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000cf6:	e007      	b.n	8000d08 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	431a      	orrs	r2, r3
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	6a1b      	ldr	r3, [r3, #32]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d107      	bne.n	8000d20 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	431a      	orrs	r2, r3
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000d26:	f023 0201 	bic.w	r2, r3, #1
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000d30:	2300      	movs	r3, #0
 8000d32:	e006      	b.n	8000d42 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d38:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
  }
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	371c      	adds	r7, #28
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d12e      	bne.n	8000dbe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2202      	movs	r2, #2
 8000d64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f022 0201 	bic.w	r2, r2, #1
 8000d76:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000d78:	f7ff fdf6 	bl	8000968 <HAL_GetTick>
 8000d7c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000d7e:	e012      	b.n	8000da6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d80:	f7ff fdf2 	bl	8000968 <HAL_GetTick>
 8000d84:	4602      	mov	r2, r0
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	2b0a      	cmp	r3, #10
 8000d8c:	d90b      	bls.n	8000da6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2205      	movs	r2, #5
 8000d9e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e012      	b.n	8000dcc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0301 	and.w	r3, r3, #1
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d1e5      	bne.n	8000d80 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2200      	movs	r2, #0
 8000db8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	e006      	b.n	8000dcc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
  }
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b089      	sub	sp, #36	; 0x24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
 8000de0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000de8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000df2:	7ffb      	ldrb	r3, [r7, #31]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d003      	beq.n	8000e00 <HAL_CAN_AddTxMessage+0x2c>
 8000df8:	7ffb      	ldrb	r3, [r7, #31]
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	f040 80ad 	bne.w	8000f5a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d10a      	bne.n	8000e20 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d105      	bne.n	8000e20 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f000 8095 	beq.w	8000f4a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	0e1b      	lsrs	r3, r3, #24
 8000e24:	f003 0303 	and.w	r3, r3, #3
 8000e28:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	409a      	lsls	r2, r3
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d10d      	bne.n	8000e58 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e46:	68f9      	ldr	r1, [r7, #12]
 8000e48:	6809      	ldr	r1, [r1, #0]
 8000e4a:	431a      	orrs	r2, r3
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	3318      	adds	r3, #24
 8000e50:	011b      	lsls	r3, r3, #4
 8000e52:	440b      	add	r3, r1
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	e00f      	b.n	8000e78 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e62:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e68:	68f9      	ldr	r1, [r7, #12]
 8000e6a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000e6c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	3318      	adds	r3, #24
 8000e72:	011b      	lsls	r3, r3, #4
 8000e74:	440b      	add	r3, r1
 8000e76:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	6819      	ldr	r1, [r3, #0]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	691a      	ldr	r2, [r3, #16]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	3318      	adds	r3, #24
 8000e84:	011b      	lsls	r3, r3, #4
 8000e86:	440b      	add	r3, r1
 8000e88:	3304      	adds	r3, #4
 8000e8a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	7d1b      	ldrb	r3, [r3, #20]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d111      	bne.n	8000eb8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	3318      	adds	r3, #24
 8000e9c:	011b      	lsls	r3, r3, #4
 8000e9e:	4413      	add	r3, r2
 8000ea0:	3304      	adds	r3, #4
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	6811      	ldr	r1, [r2, #0]
 8000ea8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	3318      	adds	r3, #24
 8000eb0:	011b      	lsls	r3, r3, #4
 8000eb2:	440b      	add	r3, r1
 8000eb4:	3304      	adds	r3, #4
 8000eb6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3307      	adds	r3, #7
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	061a      	lsls	r2, r3, #24
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3306      	adds	r3, #6
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	041b      	lsls	r3, r3, #16
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3305      	adds	r3, #5
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	021b      	lsls	r3, r3, #8
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	3204      	adds	r2, #4
 8000ed8:	7812      	ldrb	r2, [r2, #0]
 8000eda:	4610      	mov	r0, r2
 8000edc:	68fa      	ldr	r2, [r7, #12]
 8000ede:	6811      	ldr	r1, [r2, #0]
 8000ee0:	ea43 0200 	orr.w	r2, r3, r0
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	011b      	lsls	r3, r3, #4
 8000ee8:	440b      	add	r3, r1
 8000eea:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000eee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	3303      	adds	r3, #3
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	061a      	lsls	r2, r3, #24
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3302      	adds	r3, #2
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	041b      	lsls	r3, r3, #16
 8000f00:	431a      	orrs	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	3301      	adds	r3, #1
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	021b      	lsls	r3, r3, #8
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	7812      	ldrb	r2, [r2, #0]
 8000f10:	4610      	mov	r0, r2
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	6811      	ldr	r1, [r2, #0]
 8000f16:	ea43 0200 	orr.w	r2, r3, r0
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	011b      	lsls	r3, r3, #4
 8000f1e:	440b      	add	r3, r1
 8000f20:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000f24:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3318      	adds	r3, #24
 8000f2e:	011b      	lsls	r3, r3, #4
 8000f30:	4413      	add	r3, r2
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	68fa      	ldr	r2, [r7, #12]
 8000f36:	6811      	ldr	r1, [r2, #0]
 8000f38:	f043 0201 	orr.w	r2, r3, #1
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	3318      	adds	r3, #24
 8000f40:	011b      	lsls	r3, r3, #4
 8000f42:	440b      	add	r3, r1
 8000f44:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	e00e      	b.n	8000f68 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e006      	b.n	8000f68 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f5e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
  }
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3724      	adds	r7, #36	; 0x24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bc80      	pop	{r7}
 8000f70:	4770      	bx	lr

08000f72 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000f72:	b480      	push	{r7}
 8000f74:	b087      	sub	sp, #28
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	60f8      	str	r0, [r7, #12]
 8000f7a:	60b9      	str	r1, [r7, #8]
 8000f7c:	607a      	str	r2, [r7, #4]
 8000f7e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f86:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d003      	beq.n	8000f96 <HAL_CAN_GetRxMessage+0x24>
 8000f8e:	7dfb      	ldrb	r3, [r7, #23]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	f040 8103 	bne.w	800119c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10e      	bne.n	8000fba <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d116      	bne.n	8000fd8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e0f7      	b.n	80011aa <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	691b      	ldr	r3, [r3, #16]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d107      	bne.n	8000fd8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fcc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e0e8      	b.n	80011aa <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	331b      	adds	r3, #27
 8000fe0:	011b      	lsls	r3, r3, #4
 8000fe2:	4413      	add	r3, r2
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0204 	and.w	r2, r3, #4
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10c      	bne.n	8001010 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	331b      	adds	r3, #27
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	4413      	add	r3, r2
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	0d5b      	lsrs	r3, r3, #21
 8001006:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	e00b      	b.n	8001028 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	331b      	adds	r3, #27
 8001018:	011b      	lsls	r3, r3, #4
 800101a:	4413      	add	r3, r2
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	08db      	lsrs	r3, r3, #3
 8001020:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	331b      	adds	r3, #27
 8001030:	011b      	lsls	r3, r3, #4
 8001032:	4413      	add	r3, r2
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0202 	and.w	r2, r3, #2
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	331b      	adds	r3, #27
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	4413      	add	r3, r2
 800104a:	3304      	adds	r3, #4
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0308 	and.w	r3, r3, #8
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2208      	movs	r2, #8
 800105a:	611a      	str	r2, [r3, #16]
 800105c:	e00b      	b.n	8001076 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	331b      	adds	r3, #27
 8001066:	011b      	lsls	r3, r3, #4
 8001068:	4413      	add	r3, r2
 800106a:	3304      	adds	r3, #4
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 020f 	and.w	r2, r3, #15
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	331b      	adds	r3, #27
 800107e:	011b      	lsls	r3, r3, #4
 8001080:	4413      	add	r3, r2
 8001082:	3304      	adds	r3, #4
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	0a1b      	lsrs	r3, r3, #8
 8001088:	b2da      	uxtb	r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	331b      	adds	r3, #27
 8001096:	011b      	lsls	r3, r3, #4
 8001098:	4413      	add	r3, r2
 800109a:	3304      	adds	r3, #4
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	0c1b      	lsrs	r3, r3, #16
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	011b      	lsls	r3, r3, #4
 80010ae:	4413      	add	r3, r2
 80010b0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	011b      	lsls	r3, r3, #4
 80010c4:	4413      	add	r3, r2
 80010c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	0a1a      	lsrs	r2, r3, #8
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	3301      	adds	r3, #1
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	011b      	lsls	r3, r3, #4
 80010de:	4413      	add	r3, r2
 80010e0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	0c1a      	lsrs	r2, r3, #16
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	3302      	adds	r3, #2
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	011b      	lsls	r3, r3, #4
 80010f8:	4413      	add	r3, r2
 80010fa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	0e1a      	lsrs	r2, r3, #24
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	3303      	adds	r3, #3
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	011b      	lsls	r3, r3, #4
 8001112:	4413      	add	r3, r2
 8001114:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	3304      	adds	r3, #4
 800111e:	b2d2      	uxtb	r2, r2
 8001120:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	011b      	lsls	r3, r3, #4
 800112a:	4413      	add	r3, r2
 800112c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	0a1a      	lsrs	r2, r3, #8
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	3305      	adds	r3, #5
 8001138:	b2d2      	uxtb	r2, r2
 800113a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	011b      	lsls	r3, r3, #4
 8001144:	4413      	add	r3, r2
 8001146:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	0c1a      	lsrs	r2, r3, #16
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	3306      	adds	r3, #6
 8001152:	b2d2      	uxtb	r2, r2
 8001154:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	011b      	lsls	r3, r3, #4
 800115e:	4413      	add	r3, r2
 8001160:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	0e1a      	lsrs	r2, r3, #24
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	3307      	adds	r3, #7
 800116c:	b2d2      	uxtb	r2, r2
 800116e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d108      	bne.n	8001188 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	68da      	ldr	r2, [r3, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f042 0220 	orr.w	r2, r2, #32
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	e007      	b.n	8001198 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	691a      	ldr	r2, [r3, #16]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f042 0220 	orr.w	r2, r2, #32
 8001196:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001198:	2300      	movs	r3, #0
 800119a:	e006      	b.n	80011aa <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
  }
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	371c      	adds	r7, #28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr

080011b4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011c4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d002      	beq.n	80011d2 <HAL_CAN_ActivateNotification+0x1e>
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d109      	bne.n	80011e6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	6959      	ldr	r1, [r3, #20]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	430a      	orrs	r2, r1
 80011e0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e006      	b.n	80011f4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
  }
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr

080011fe <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b08a      	sub	sp, #40	; 0x28
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001206:	2300      	movs	r3, #0
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	691b      	ldr	r3, [r3, #16]
 8001230:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800123a:	6a3b      	ldr	r3, [r7, #32]
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d07c      	beq.n	800133e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	2b00      	cmp	r3, #0
 800124c:	d023      	beq.n	8001296 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2201      	movs	r2, #1
 8001254:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d003      	beq.n	8001268 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 f983 	bl	800156c <HAL_CAN_TxMailbox0CompleteCallback>
 8001266:	e016      	b.n	8001296 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	2b00      	cmp	r3, #0
 8001270:	d004      	beq.n	800127c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001274:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
 800127a:	e00c      	b.n	8001296 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	f003 0308 	and.w	r3, r3, #8
 8001282:	2b00      	cmp	r3, #0
 8001284:	d004      	beq.n	8001290 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001288:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
 800128e:	e002      	b.n	8001296 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f000 f986 	bl	80015a2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800129c:	2b00      	cmp	r3, #0
 800129e:	d024      	beq.n	80012ea <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d003      	beq.n	80012bc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f000 f962 	bl	800157e <HAL_CAN_TxMailbox1CompleteCallback>
 80012ba:	e016      	b.n	80012ea <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d004      	beq.n	80012d0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80012c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
 80012ce:	e00c      	b.n	80012ea <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d004      	beq.n	80012e4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80012da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
 80012e2:	e002      	b.n	80012ea <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f000 f965 	bl	80015b4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d024      	beq.n	800133e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d003      	beq.n	8001310 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f000 f941 	bl	8001590 <HAL_CAN_TxMailbox2CompleteCallback>
 800130e:	e016      	b.n	800133e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d004      	beq.n	8001324 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800131c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001320:	627b      	str	r3, [r7, #36]	; 0x24
 8001322:	e00c      	b.n	800133e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d004      	beq.n	8001338 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800132e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
 8001336:	e002      	b.n	800133e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f000 f944 	bl	80015c6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800133e:	6a3b      	ldr	r3, [r7, #32]
 8001340:	f003 0308 	and.w	r3, r3, #8
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00c      	beq.n	8001362 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	f003 0310 	and.w	r3, r3, #16
 800134e:	2b00      	cmp	r3, #0
 8001350:	d007      	beq.n	8001362 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001354:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001358:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2210      	movs	r2, #16
 8001360:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001362:	6a3b      	ldr	r3, [r7, #32]
 8001364:	f003 0304 	and.w	r3, r3, #4
 8001368:	2b00      	cmp	r3, #0
 800136a:	d00b      	beq.n	8001384 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	f003 0308 	and.w	r3, r3, #8
 8001372:	2b00      	cmp	r3, #0
 8001374:	d006      	beq.n	8001384 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2208      	movs	r2, #8
 800137c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 f92a 	bl	80015d8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001384:	6a3b      	ldr	r3, [r7, #32]
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d009      	beq.n	80013a2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	f003 0303 	and.w	r3, r3, #3
 8001398:	2b00      	cmp	r3, #0
 800139a:	d002      	beq.n	80013a2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7fe fedd 	bl	800015c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80013a2:	6a3b      	ldr	r3, [r7, #32]
 80013a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d00c      	beq.n	80013c6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	f003 0310 	and.w	r3, r3, #16
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d007      	beq.n	80013c6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80013b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2210      	movs	r2, #16
 80013c4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80013c6:	6a3b      	ldr	r3, [r7, #32]
 80013c8:	f003 0320 	and.w	r3, r3, #32
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00b      	beq.n	80013e8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d006      	beq.n	80013e8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2208      	movs	r2, #8
 80013e0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f000 f90a 	bl	80015fc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80013e8:	6a3b      	ldr	r3, [r7, #32]
 80013ea:	f003 0310 	and.w	r3, r3, #16
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d009      	beq.n	8001406 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f000 f8f2 	bl	80015ea <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001406:	6a3b      	ldr	r3, [r7, #32]
 8001408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00b      	beq.n	8001428 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f003 0310 	and.w	r3, r3, #16
 8001416:	2b00      	cmp	r3, #0
 8001418:	d006      	beq.n	8001428 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2210      	movs	r2, #16
 8001420:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 f8f3 	bl	800160e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001428:	6a3b      	ldr	r3, [r7, #32]
 800142a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d00b      	beq.n	800144a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	f003 0308 	and.w	r3, r3, #8
 8001438:	2b00      	cmp	r3, #0
 800143a:	d006      	beq.n	800144a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2208      	movs	r2, #8
 8001442:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f000 f8eb 	bl	8001620 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800144a:	6a3b      	ldr	r3, [r7, #32]
 800144c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d07b      	beq.n	800154c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	2b00      	cmp	r3, #0
 800145c:	d072      	beq.n	8001544 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800145e:	6a3b      	ldr	r3, [r7, #32]
 8001460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001464:	2b00      	cmp	r3, #0
 8001466:	d008      	beq.n	800147a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800146e:	2b00      	cmp	r3, #0
 8001470:	d003      	beq.n	800147a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800147a:	6a3b      	ldr	r3, [r7, #32]
 800147c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001480:	2b00      	cmp	r3, #0
 8001482:	d008      	beq.n	8001496 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800148e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001496:	6a3b      	ldr	r3, [r7, #32]
 8001498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800149c:	2b00      	cmp	r3, #0
 800149e:	d008      	beq.n	80014b2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80014aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ac:	f043 0304 	orr.w	r3, r3, #4
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80014b2:	6a3b      	ldr	r3, [r7, #32]
 80014b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d043      	beq.n	8001544 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d03e      	beq.n	8001544 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80014cc:	2b60      	cmp	r3, #96	; 0x60
 80014ce:	d02b      	beq.n	8001528 <HAL_CAN_IRQHandler+0x32a>
 80014d0:	2b60      	cmp	r3, #96	; 0x60
 80014d2:	d82e      	bhi.n	8001532 <HAL_CAN_IRQHandler+0x334>
 80014d4:	2b50      	cmp	r3, #80	; 0x50
 80014d6:	d022      	beq.n	800151e <HAL_CAN_IRQHandler+0x320>
 80014d8:	2b50      	cmp	r3, #80	; 0x50
 80014da:	d82a      	bhi.n	8001532 <HAL_CAN_IRQHandler+0x334>
 80014dc:	2b40      	cmp	r3, #64	; 0x40
 80014de:	d019      	beq.n	8001514 <HAL_CAN_IRQHandler+0x316>
 80014e0:	2b40      	cmp	r3, #64	; 0x40
 80014e2:	d826      	bhi.n	8001532 <HAL_CAN_IRQHandler+0x334>
 80014e4:	2b30      	cmp	r3, #48	; 0x30
 80014e6:	d010      	beq.n	800150a <HAL_CAN_IRQHandler+0x30c>
 80014e8:	2b30      	cmp	r3, #48	; 0x30
 80014ea:	d822      	bhi.n	8001532 <HAL_CAN_IRQHandler+0x334>
 80014ec:	2b10      	cmp	r3, #16
 80014ee:	d002      	beq.n	80014f6 <HAL_CAN_IRQHandler+0x2f8>
 80014f0:	2b20      	cmp	r3, #32
 80014f2:	d005      	beq.n	8001500 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80014f4:	e01d      	b.n	8001532 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80014f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f8:	f043 0308 	orr.w	r3, r3, #8
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014fe:	e019      	b.n	8001534 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001502:	f043 0310 	orr.w	r3, r3, #16
 8001506:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001508:	e014      	b.n	8001534 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150c:	f043 0320 	orr.w	r3, r3, #32
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001512:	e00f      	b.n	8001534 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800151a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800151c:	e00a      	b.n	8001534 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001526:	e005      	b.n	8001534 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001530:	e000      	b.n	8001534 <HAL_CAN_IRQHandler+0x336>
            break;
 8001532:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	699a      	ldr	r2, [r3, #24]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001542:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2204      	movs	r2, #4
 800154a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800154c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154e:	2b00      	cmp	r3, #0
 8001550:	d008      	beq.n	8001564 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001558:	431a      	orrs	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f867 	bl	8001632 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001564:	bf00      	nop
 8001566:	3728      	adds	r7, #40	; 0x28
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr

0800157e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr

080015a2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr

080015b4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr

080015c6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr

080015d8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr

080015ea <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80015f2:	bf00      	nop
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr

08001620 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr

08001632 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001654:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <__NVIC_SetPriorityGrouping+0x44>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001660:	4013      	ands	r3, r2
 8001662:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800166c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001676:	4a04      	ldr	r2, [pc, #16]	; (8001688 <__NVIC_SetPriorityGrouping+0x44>)
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	60d3      	str	r3, [r2, #12]
}
 800167c:	bf00      	nop
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001690:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	0a1b      	lsrs	r3, r3, #8
 8001696:	f003 0307 	and.w	r3, r3, #7
}
 800169a:	4618      	mov	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	db0b      	blt.n	80016d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	f003 021f 	and.w	r2, r3, #31
 80016c0:	4906      	ldr	r1, [pc, #24]	; (80016dc <__NVIC_EnableIRQ+0x34>)
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	095b      	lsrs	r3, r3, #5
 80016c8:	2001      	movs	r0, #1
 80016ca:	fa00 f202 	lsl.w	r2, r0, r2
 80016ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr
 80016dc:	e000e100 	.word	0xe000e100

080016e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	6039      	str	r1, [r7, #0]
 80016ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	db0a      	blt.n	800170a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	490c      	ldr	r1, [pc, #48]	; (800172c <__NVIC_SetPriority+0x4c>)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	0112      	lsls	r2, r2, #4
 8001700:	b2d2      	uxtb	r2, r2
 8001702:	440b      	add	r3, r1
 8001704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001708:	e00a      	b.n	8001720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	b2da      	uxtb	r2, r3
 800170e:	4908      	ldr	r1, [pc, #32]	; (8001730 <__NVIC_SetPriority+0x50>)
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	f003 030f 	and.w	r3, r3, #15
 8001716:	3b04      	subs	r3, #4
 8001718:	0112      	lsls	r2, r2, #4
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	440b      	add	r3, r1
 800171e:	761a      	strb	r2, [r3, #24]
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000e100 	.word	0xe000e100
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001734:	b480      	push	{r7}
 8001736:	b089      	sub	sp, #36	; 0x24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	f1c3 0307 	rsb	r3, r3, #7
 800174e:	2b04      	cmp	r3, #4
 8001750:	bf28      	it	cs
 8001752:	2304      	movcs	r3, #4
 8001754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	3304      	adds	r3, #4
 800175a:	2b06      	cmp	r3, #6
 800175c:	d902      	bls.n	8001764 <NVIC_EncodePriority+0x30>
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	3b03      	subs	r3, #3
 8001762:	e000      	b.n	8001766 <NVIC_EncodePriority+0x32>
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001768:	f04f 32ff 	mov.w	r2, #4294967295
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	fa02 f303 	lsl.w	r3, r2, r3
 8001772:	43da      	mvns	r2, r3
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	401a      	ands	r2, r3
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800177c:	f04f 31ff 	mov.w	r1, #4294967295
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	fa01 f303 	lsl.w	r3, r1, r3
 8001786:	43d9      	mvns	r1, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800178c:	4313      	orrs	r3, r2
         );
}
 800178e:	4618      	mov	r0, r3
 8001790:	3724      	adds	r7, #36	; 0x24
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr

08001798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017a8:	d301      	bcc.n	80017ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00f      	b.n	80017ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ae:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <SysTick_Config+0x40>)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017b6:	210f      	movs	r1, #15
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f7ff ff90 	bl	80016e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <SysTick_Config+0x40>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017c6:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <SysTick_Config+0x40>)
 80017c8:	2207      	movs	r2, #7
 80017ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	e000e010 	.word	0xe000e010

080017dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff ff2d 	bl	8001644 <__NVIC_SetPriorityGrouping>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b086      	sub	sp, #24
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	4603      	mov	r3, r0
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	607a      	str	r2, [r7, #4]
 80017fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001804:	f7ff ff42 	bl	800168c <__NVIC_GetPriorityGrouping>
 8001808:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	68b9      	ldr	r1, [r7, #8]
 800180e:	6978      	ldr	r0, [r7, #20]
 8001810:	f7ff ff90 	bl	8001734 <NVIC_EncodePriority>
 8001814:	4602      	mov	r2, r0
 8001816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ff5f 	bl	80016e0 <__NVIC_SetPriority>
}
 8001822:	bf00      	nop
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff ff35 	bl	80016a8 <__NVIC_EnableIRQ>
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ffa2 	bl	8001798 <SysTick_Config>
 8001854:	4603      	mov	r3, r0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001860:	b480      	push	{r7}
 8001862:	b08b      	sub	sp, #44	; 0x2c
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800186a:	2300      	movs	r3, #0
 800186c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001872:	e161      	b.n	8001b38 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001874:	2201      	movs	r2, #1
 8001876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	69fa      	ldr	r2, [r7, #28]
 8001884:	4013      	ands	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	429a      	cmp	r2, r3
 800188e:	f040 8150 	bne.w	8001b32 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	4a97      	ldr	r2, [pc, #604]	; (8001af4 <HAL_GPIO_Init+0x294>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d05e      	beq.n	800195a <HAL_GPIO_Init+0xfa>
 800189c:	4a95      	ldr	r2, [pc, #596]	; (8001af4 <HAL_GPIO_Init+0x294>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d875      	bhi.n	800198e <HAL_GPIO_Init+0x12e>
 80018a2:	4a95      	ldr	r2, [pc, #596]	; (8001af8 <HAL_GPIO_Init+0x298>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d058      	beq.n	800195a <HAL_GPIO_Init+0xfa>
 80018a8:	4a93      	ldr	r2, [pc, #588]	; (8001af8 <HAL_GPIO_Init+0x298>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d86f      	bhi.n	800198e <HAL_GPIO_Init+0x12e>
 80018ae:	4a93      	ldr	r2, [pc, #588]	; (8001afc <HAL_GPIO_Init+0x29c>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d052      	beq.n	800195a <HAL_GPIO_Init+0xfa>
 80018b4:	4a91      	ldr	r2, [pc, #580]	; (8001afc <HAL_GPIO_Init+0x29c>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d869      	bhi.n	800198e <HAL_GPIO_Init+0x12e>
 80018ba:	4a91      	ldr	r2, [pc, #580]	; (8001b00 <HAL_GPIO_Init+0x2a0>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d04c      	beq.n	800195a <HAL_GPIO_Init+0xfa>
 80018c0:	4a8f      	ldr	r2, [pc, #572]	; (8001b00 <HAL_GPIO_Init+0x2a0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d863      	bhi.n	800198e <HAL_GPIO_Init+0x12e>
 80018c6:	4a8f      	ldr	r2, [pc, #572]	; (8001b04 <HAL_GPIO_Init+0x2a4>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d046      	beq.n	800195a <HAL_GPIO_Init+0xfa>
 80018cc:	4a8d      	ldr	r2, [pc, #564]	; (8001b04 <HAL_GPIO_Init+0x2a4>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d85d      	bhi.n	800198e <HAL_GPIO_Init+0x12e>
 80018d2:	2b12      	cmp	r3, #18
 80018d4:	d82a      	bhi.n	800192c <HAL_GPIO_Init+0xcc>
 80018d6:	2b12      	cmp	r3, #18
 80018d8:	d859      	bhi.n	800198e <HAL_GPIO_Init+0x12e>
 80018da:	a201      	add	r2, pc, #4	; (adr r2, 80018e0 <HAL_GPIO_Init+0x80>)
 80018dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e0:	0800195b 	.word	0x0800195b
 80018e4:	08001935 	.word	0x08001935
 80018e8:	08001947 	.word	0x08001947
 80018ec:	08001989 	.word	0x08001989
 80018f0:	0800198f 	.word	0x0800198f
 80018f4:	0800198f 	.word	0x0800198f
 80018f8:	0800198f 	.word	0x0800198f
 80018fc:	0800198f 	.word	0x0800198f
 8001900:	0800198f 	.word	0x0800198f
 8001904:	0800198f 	.word	0x0800198f
 8001908:	0800198f 	.word	0x0800198f
 800190c:	0800198f 	.word	0x0800198f
 8001910:	0800198f 	.word	0x0800198f
 8001914:	0800198f 	.word	0x0800198f
 8001918:	0800198f 	.word	0x0800198f
 800191c:	0800198f 	.word	0x0800198f
 8001920:	0800198f 	.word	0x0800198f
 8001924:	0800193d 	.word	0x0800193d
 8001928:	08001951 	.word	0x08001951
 800192c:	4a76      	ldr	r2, [pc, #472]	; (8001b08 <HAL_GPIO_Init+0x2a8>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d013      	beq.n	800195a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001932:	e02c      	b.n	800198e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	623b      	str	r3, [r7, #32]
          break;
 800193a:	e029      	b.n	8001990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	3304      	adds	r3, #4
 8001942:	623b      	str	r3, [r7, #32]
          break;
 8001944:	e024      	b.n	8001990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	3308      	adds	r3, #8
 800194c:	623b      	str	r3, [r7, #32]
          break;
 800194e:	e01f      	b.n	8001990 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	330c      	adds	r3, #12
 8001956:	623b      	str	r3, [r7, #32]
          break;
 8001958:	e01a      	b.n	8001990 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d102      	bne.n	8001968 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001962:	2304      	movs	r3, #4
 8001964:	623b      	str	r3, [r7, #32]
          break;
 8001966:	e013      	b.n	8001990 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	2b01      	cmp	r3, #1
 800196e:	d105      	bne.n	800197c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001970:	2308      	movs	r3, #8
 8001972:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	611a      	str	r2, [r3, #16]
          break;
 800197a:	e009      	b.n	8001990 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800197c:	2308      	movs	r3, #8
 800197e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	69fa      	ldr	r2, [r7, #28]
 8001984:	615a      	str	r2, [r3, #20]
          break;
 8001986:	e003      	b.n	8001990 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001988:	2300      	movs	r3, #0
 800198a:	623b      	str	r3, [r7, #32]
          break;
 800198c:	e000      	b.n	8001990 <HAL_GPIO_Init+0x130>
          break;
 800198e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	2bff      	cmp	r3, #255	; 0xff
 8001994:	d801      	bhi.n	800199a <HAL_GPIO_Init+0x13a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	e001      	b.n	800199e <HAL_GPIO_Init+0x13e>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3304      	adds	r3, #4
 800199e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	2bff      	cmp	r3, #255	; 0xff
 80019a4:	d802      	bhi.n	80019ac <HAL_GPIO_Init+0x14c>
 80019a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	e002      	b.n	80019b2 <HAL_GPIO_Init+0x152>
 80019ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ae:	3b08      	subs	r3, #8
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	210f      	movs	r1, #15
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	fa01 f303 	lsl.w	r3, r1, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	401a      	ands	r2, r3
 80019c4:	6a39      	ldr	r1, [r7, #32]
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	fa01 f303 	lsl.w	r3, r1, r3
 80019cc:	431a      	orrs	r2, r3
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 80a9 	beq.w	8001b32 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019e0:	4b4a      	ldr	r3, [pc, #296]	; (8001b0c <HAL_GPIO_Init+0x2ac>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	4a49      	ldr	r2, [pc, #292]	; (8001b0c <HAL_GPIO_Init+0x2ac>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6193      	str	r3, [r2, #24]
 80019ec:	4b47      	ldr	r3, [pc, #284]	; (8001b0c <HAL_GPIO_Init+0x2ac>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	60bb      	str	r3, [r7, #8]
 80019f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019f8:	4a45      	ldr	r2, [pc, #276]	; (8001b10 <HAL_GPIO_Init+0x2b0>)
 80019fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fc:	089b      	lsrs	r3, r3, #2
 80019fe:	3302      	adds	r3, #2
 8001a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	220f      	movs	r2, #15
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	43db      	mvns	r3, r3
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4a3d      	ldr	r2, [pc, #244]	; (8001b14 <HAL_GPIO_Init+0x2b4>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d00d      	beq.n	8001a40 <HAL_GPIO_Init+0x1e0>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a3c      	ldr	r2, [pc, #240]	; (8001b18 <HAL_GPIO_Init+0x2b8>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d007      	beq.n	8001a3c <HAL_GPIO_Init+0x1dc>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a3b      	ldr	r2, [pc, #236]	; (8001b1c <HAL_GPIO_Init+0x2bc>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d101      	bne.n	8001a38 <HAL_GPIO_Init+0x1d8>
 8001a34:	2302      	movs	r3, #2
 8001a36:	e004      	b.n	8001a42 <HAL_GPIO_Init+0x1e2>
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e002      	b.n	8001a42 <HAL_GPIO_Init+0x1e2>
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <HAL_GPIO_Init+0x1e2>
 8001a40:	2300      	movs	r3, #0
 8001a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a44:	f002 0203 	and.w	r2, r2, #3
 8001a48:	0092      	lsls	r2, r2, #2
 8001a4a:	4093      	lsls	r3, r2
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a52:	492f      	ldr	r1, [pc, #188]	; (8001b10 <HAL_GPIO_Init+0x2b0>)
 8001a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a56:	089b      	lsrs	r3, r3, #2
 8001a58:	3302      	adds	r3, #2
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d006      	beq.n	8001a7a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a6c:	4b2c      	ldr	r3, [pc, #176]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	492b      	ldr	r1, [pc, #172]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	608b      	str	r3, [r1, #8]
 8001a78:	e006      	b.n	8001a88 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a7a:	4b29      	ldr	r3, [pc, #164]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001a7c:	689a      	ldr	r2, [r3, #8]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	43db      	mvns	r3, r3
 8001a82:	4927      	ldr	r1, [pc, #156]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d006      	beq.n	8001aa2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a94:	4b22      	ldr	r3, [pc, #136]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	4921      	ldr	r1, [pc, #132]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	60cb      	str	r3, [r1, #12]
 8001aa0:	e006      	b.n	8001ab0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001aa2:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	69bb      	ldr	r3, [r7, #24]
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	491d      	ldr	r1, [pc, #116]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001aac:	4013      	ands	r3, r2
 8001aae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d006      	beq.n	8001aca <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001abc:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001abe:	685a      	ldr	r2, [r3, #4]
 8001ac0:	4917      	ldr	r1, [pc, #92]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	604b      	str	r3, [r1, #4]
 8001ac8:	e006      	b.n	8001ad8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001aca:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	4913      	ldr	r1, [pc, #76]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d01f      	beq.n	8001b24 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ae4:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	490d      	ldr	r1, [pc, #52]	; (8001b20 <HAL_GPIO_Init+0x2c0>)
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	600b      	str	r3, [r1, #0]
 8001af0:	e01f      	b.n	8001b32 <HAL_GPIO_Init+0x2d2>
 8001af2:	bf00      	nop
 8001af4:	10320000 	.word	0x10320000
 8001af8:	10310000 	.word	0x10310000
 8001afc:	10220000 	.word	0x10220000
 8001b00:	10210000 	.word	0x10210000
 8001b04:	10120000 	.word	0x10120000
 8001b08:	10110000 	.word	0x10110000
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40010000 	.word	0x40010000
 8001b14:	40010800 	.word	0x40010800
 8001b18:	40010c00 	.word	0x40010c00
 8001b1c:	40011000 	.word	0x40011000
 8001b20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b24:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <HAL_GPIO_Init+0x2f4>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	4909      	ldr	r1, [pc, #36]	; (8001b54 <HAL_GPIO_Init+0x2f4>)
 8001b2e:	4013      	ands	r3, r2
 8001b30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	3301      	adds	r3, #1
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f47f ae96 	bne.w	8001874 <HAL_GPIO_Init+0x14>
  }
}
 8001b48:	bf00      	nop
 8001b4a:	bf00      	nop
 8001b4c:	372c      	adds	r7, #44	; 0x2c
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	40010400 	.word	0x40010400

08001b58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e272      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f000 8087 	beq.w	8001c86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b78:	4b92      	ldr	r3, [pc, #584]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 030c 	and.w	r3, r3, #12
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d00c      	beq.n	8001b9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b84:	4b8f      	ldr	r3, [pc, #572]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f003 030c 	and.w	r3, r3, #12
 8001b8c:	2b08      	cmp	r3, #8
 8001b8e:	d112      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x5e>
 8001b90:	4b8c      	ldr	r3, [pc, #560]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b9c:	d10b      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9e:	4b89      	ldr	r3, [pc, #548]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d06c      	beq.n	8001c84 <HAL_RCC_OscConfig+0x12c>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d168      	bne.n	8001c84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e24c      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bbe:	d106      	bne.n	8001bce <HAL_RCC_OscConfig+0x76>
 8001bc0:	4b80      	ldr	r3, [pc, #512]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a7f      	ldr	r2, [pc, #508]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bca:	6013      	str	r3, [r2, #0]
 8001bcc:	e02e      	b.n	8001c2c <HAL_RCC_OscConfig+0xd4>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10c      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x98>
 8001bd6:	4b7b      	ldr	r3, [pc, #492]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a7a      	ldr	r2, [pc, #488]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001be0:	6013      	str	r3, [r2, #0]
 8001be2:	4b78      	ldr	r3, [pc, #480]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a77      	ldr	r2, [pc, #476]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001be8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	e01d      	b.n	8001c2c <HAL_RCC_OscConfig+0xd4>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bf8:	d10c      	bne.n	8001c14 <HAL_RCC_OscConfig+0xbc>
 8001bfa:	4b72      	ldr	r3, [pc, #456]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a71      	ldr	r2, [pc, #452]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	4b6f      	ldr	r3, [pc, #444]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a6e      	ldr	r2, [pc, #440]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	e00b      	b.n	8001c2c <HAL_RCC_OscConfig+0xd4>
 8001c14:	4b6b      	ldr	r3, [pc, #428]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a6a      	ldr	r2, [pc, #424]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	4b68      	ldr	r3, [pc, #416]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a67      	ldr	r2, [pc, #412]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d013      	beq.n	8001c5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7fe fe98 	bl	8000968 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c3c:	f7fe fe94 	bl	8000968 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b64      	cmp	r3, #100	; 0x64
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e200      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4e:	4b5d      	ldr	r3, [pc, #372]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d0f0      	beq.n	8001c3c <HAL_RCC_OscConfig+0xe4>
 8001c5a:	e014      	b.n	8001c86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7fe fe84 	bl	8000968 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c64:	f7fe fe80 	bl	8000968 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e1ec      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c76:	4b53      	ldr	r3, [pc, #332]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1f0      	bne.n	8001c64 <HAL_RCC_OscConfig+0x10c>
 8001c82:	e000      	b.n	8001c86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d063      	beq.n	8001d5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c92:	4b4c      	ldr	r3, [pc, #304]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00b      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c9e:	4b49      	ldr	r3, [pc, #292]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
 8001ca6:	2b08      	cmp	r3, #8
 8001ca8:	d11c      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x18c>
 8001caa:	4b46      	ldr	r3, [pc, #280]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d116      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb6:	4b43      	ldr	r3, [pc, #268]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <HAL_RCC_OscConfig+0x176>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d001      	beq.n	8001cce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e1c0      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cce:	4b3d      	ldr	r3, [pc, #244]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	695b      	ldr	r3, [r3, #20]
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	4939      	ldr	r1, [pc, #228]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce2:	e03a      	b.n	8001d5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	691b      	ldr	r3, [r3, #16]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d020      	beq.n	8001d2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cec:	4b36      	ldr	r3, [pc, #216]	; (8001dc8 <HAL_RCC_OscConfig+0x270>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf2:	f7fe fe39 	bl	8000968 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cfa:	f7fe fe35 	bl	8000968 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e1a1      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0c:	4b2d      	ldr	r3, [pc, #180]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d18:	4b2a      	ldr	r3, [pc, #168]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	4927      	ldr	r1, [pc, #156]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]
 8001d2c:	e015      	b.n	8001d5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d2e:	4b26      	ldr	r3, [pc, #152]	; (8001dc8 <HAL_RCC_OscConfig+0x270>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d34:	f7fe fe18 	bl	8000968 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d3c:	f7fe fe14 	bl	8000968 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e180      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0308 	and.w	r3, r3, #8
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d03a      	beq.n	8001ddc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d019      	beq.n	8001da2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d6e:	4b17      	ldr	r3, [pc, #92]	; (8001dcc <HAL_RCC_OscConfig+0x274>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d74:	f7fe fdf8 	bl	8000968 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d7c:	f7fe fdf4 	bl	8000968 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e160      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0f0      	beq.n	8001d7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d9a:	2001      	movs	r0, #1
 8001d9c:	f000 face 	bl	800233c <RCC_Delay>
 8001da0:	e01c      	b.n	8001ddc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <HAL_RCC_OscConfig+0x274>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da8:	f7fe fdde 	bl	8000968 <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dae:	e00f      	b.n	8001dd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001db0:	f7fe fdda 	bl	8000968 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d908      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e146      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
 8001dc2:	bf00      	nop
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	42420000 	.word	0x42420000
 8001dcc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd0:	4b92      	ldr	r3, [pc, #584]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1e9      	bne.n	8001db0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0304 	and.w	r3, r3, #4
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 80a6 	beq.w	8001f36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dea:	2300      	movs	r3, #0
 8001dec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dee:	4b8b      	ldr	r3, [pc, #556]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d10d      	bne.n	8001e16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	4b88      	ldr	r3, [pc, #544]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	4a87      	ldr	r2, [pc, #540]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e04:	61d3      	str	r3, [r2, #28]
 8001e06:	4b85      	ldr	r3, [pc, #532]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e12:	2301      	movs	r3, #1
 8001e14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e16:	4b82      	ldr	r3, [pc, #520]	; (8002020 <HAL_RCC_OscConfig+0x4c8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d118      	bne.n	8001e54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e22:	4b7f      	ldr	r3, [pc, #508]	; (8002020 <HAL_RCC_OscConfig+0x4c8>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a7e      	ldr	r2, [pc, #504]	; (8002020 <HAL_RCC_OscConfig+0x4c8>)
 8001e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e2e:	f7fe fd9b 	bl	8000968 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e34:	e008      	b.n	8001e48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e36:	f7fe fd97 	bl	8000968 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b64      	cmp	r3, #100	; 0x64
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e103      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e48:	4b75      	ldr	r3, [pc, #468]	; (8002020 <HAL_RCC_OscConfig+0x4c8>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0f0      	beq.n	8001e36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d106      	bne.n	8001e6a <HAL_RCC_OscConfig+0x312>
 8001e5c:	4b6f      	ldr	r3, [pc, #444]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	4a6e      	ldr	r2, [pc, #440]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6213      	str	r3, [r2, #32]
 8001e68:	e02d      	b.n	8001ec6 <HAL_RCC_OscConfig+0x36e>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10c      	bne.n	8001e8c <HAL_RCC_OscConfig+0x334>
 8001e72:	4b6a      	ldr	r3, [pc, #424]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4a69      	ldr	r2, [pc, #420]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	f023 0301 	bic.w	r3, r3, #1
 8001e7c:	6213      	str	r3, [r2, #32]
 8001e7e:	4b67      	ldr	r3, [pc, #412]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	4a66      	ldr	r2, [pc, #408]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e84:	f023 0304 	bic.w	r3, r3, #4
 8001e88:	6213      	str	r3, [r2, #32]
 8001e8a:	e01c      	b.n	8001ec6 <HAL_RCC_OscConfig+0x36e>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	2b05      	cmp	r3, #5
 8001e92:	d10c      	bne.n	8001eae <HAL_RCC_OscConfig+0x356>
 8001e94:	4b61      	ldr	r3, [pc, #388]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	4a60      	ldr	r2, [pc, #384]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001e9a:	f043 0304 	orr.w	r3, r3, #4
 8001e9e:	6213      	str	r3, [r2, #32]
 8001ea0:	4b5e      	ldr	r3, [pc, #376]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	4a5d      	ldr	r2, [pc, #372]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001ea6:	f043 0301 	orr.w	r3, r3, #1
 8001eaa:	6213      	str	r3, [r2, #32]
 8001eac:	e00b      	b.n	8001ec6 <HAL_RCC_OscConfig+0x36e>
 8001eae:	4b5b      	ldr	r3, [pc, #364]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	4a5a      	ldr	r2, [pc, #360]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001eb4:	f023 0301 	bic.w	r3, r3, #1
 8001eb8:	6213      	str	r3, [r2, #32]
 8001eba:	4b58      	ldr	r3, [pc, #352]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	4a57      	ldr	r2, [pc, #348]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001ec0:	f023 0304 	bic.w	r3, r3, #4
 8001ec4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d015      	beq.n	8001efa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ece:	f7fe fd4b 	bl	8000968 <HAL_GetTick>
 8001ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed4:	e00a      	b.n	8001eec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed6:	f7fe fd47 	bl	8000968 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e0b1      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eec:	4b4b      	ldr	r3, [pc, #300]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0ee      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x37e>
 8001ef8:	e014      	b.n	8001f24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001efa:	f7fe fd35 	bl	8000968 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f00:	e00a      	b.n	8001f18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f02:	f7fe fd31 	bl	8000968 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e09b      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f18:	4b40      	ldr	r3, [pc, #256]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1ee      	bne.n	8001f02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f24:	7dfb      	ldrb	r3, [r7, #23]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d105      	bne.n	8001f36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f2a:	4b3c      	ldr	r3, [pc, #240]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	4a3b      	ldr	r2, [pc, #236]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f000 8087 	beq.w	800204e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f40:	4b36      	ldr	r3, [pc, #216]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 030c 	and.w	r3, r3, #12
 8001f48:	2b08      	cmp	r3, #8
 8001f4a:	d061      	beq.n	8002010 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	69db      	ldr	r3, [r3, #28]
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d146      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f54:	4b33      	ldr	r3, [pc, #204]	; (8002024 <HAL_RCC_OscConfig+0x4cc>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7fe fd05 	bl	8000968 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f62:	f7fe fd01 	bl	8000968 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e06d      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f74:	4b29      	ldr	r3, [pc, #164]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1f0      	bne.n	8001f62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f88:	d108      	bne.n	8001f9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f8a:	4b24      	ldr	r3, [pc, #144]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	4921      	ldr	r1, [pc, #132]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f9c:	4b1f      	ldr	r3, [pc, #124]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a19      	ldr	r1, [r3, #32]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fac:	430b      	orrs	r3, r1
 8001fae:	491b      	ldr	r1, [pc, #108]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fb4:	4b1b      	ldr	r3, [pc, #108]	; (8002024 <HAL_RCC_OscConfig+0x4cc>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fba:	f7fe fcd5 	bl	8000968 <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc2:	f7fe fcd1 	bl	8000968 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e03d      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x46a>
 8001fe0:	e035      	b.n	800204e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe2:	4b10      	ldr	r3, [pc, #64]	; (8002024 <HAL_RCC_OscConfig+0x4cc>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7fe fcbe 	bl	8000968 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff0:	f7fe fcba 	bl	8000968 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e026      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002002:	4b06      	ldr	r3, [pc, #24]	; (800201c <HAL_RCC_OscConfig+0x4c4>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1f0      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x498>
 800200e:	e01e      	b.n	800204e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d107      	bne.n	8002028 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e019      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
 800201c:	40021000 	.word	0x40021000
 8002020:	40007000 	.word	0x40007000
 8002024:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002028:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <HAL_RCC_OscConfig+0x500>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	429a      	cmp	r2, r3
 800203a:	d106      	bne.n	800204a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002046:	429a      	cmp	r2, r3
 8002048:	d001      	beq.n	800204e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e000      	b.n	8002050 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40021000 	.word	0x40021000

0800205c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e0d0      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002070:	4b6a      	ldr	r3, [pc, #424]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d910      	bls.n	80020a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207e:	4b67      	ldr	r3, [pc, #412]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 0207 	bic.w	r2, r3, #7
 8002086:	4965      	ldr	r1, [pc, #404]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	4313      	orrs	r3, r2
 800208c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208e:	4b63      	ldr	r3, [pc, #396]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	d001      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e0b8      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d020      	beq.n	80020ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b8:	4b59      	ldr	r3, [pc, #356]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	4a58      	ldr	r2, [pc, #352]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d005      	beq.n	80020dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d0:	4b53      	ldr	r3, [pc, #332]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	4a52      	ldr	r2, [pc, #328]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020dc:	4b50      	ldr	r3, [pc, #320]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	494d      	ldr	r1, [pc, #308]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d040      	beq.n	800217c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	4b47      	ldr	r3, [pc, #284]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d115      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e07f      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	4b41      	ldr	r3, [pc, #260]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d109      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e073      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b3d      	ldr	r3, [pc, #244]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e06b      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800213a:	4b39      	ldr	r3, [pc, #228]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f023 0203 	bic.w	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4936      	ldr	r1, [pc, #216]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 8002148:	4313      	orrs	r3, r2
 800214a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800214c:	f7fe fc0c 	bl	8000968 <HAL_GetTick>
 8002150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002152:	e00a      	b.n	800216a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002154:	f7fe fc08 	bl	8000968 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e053      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	4b2d      	ldr	r3, [pc, #180]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f003 020c 	and.w	r2, r3, #12
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	429a      	cmp	r2, r3
 800217a:	d1eb      	bne.n	8002154 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800217c:	4b27      	ldr	r3, [pc, #156]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d210      	bcs.n	80021ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218a:	4b24      	ldr	r3, [pc, #144]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f023 0207 	bic.w	r2, r3, #7
 8002192:	4922      	ldr	r1, [pc, #136]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	4313      	orrs	r3, r2
 8002198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800219a:	4b20      	ldr	r3, [pc, #128]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d001      	beq.n	80021ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e032      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d008      	beq.n	80021ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021b8:	4b19      	ldr	r3, [pc, #100]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	4916      	ldr	r1, [pc, #88]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0308 	and.w	r3, r3, #8
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d009      	beq.n	80021ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021d6:	4b12      	ldr	r3, [pc, #72]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	490e      	ldr	r1, [pc, #56]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ea:	f000 f821 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 80021ee:	4602      	mov	r2, r0
 80021f0:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	091b      	lsrs	r3, r3, #4
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	490a      	ldr	r1, [pc, #40]	; (8002224 <HAL_RCC_ClockConfig+0x1c8>)
 80021fc:	5ccb      	ldrb	r3, [r1, r3]
 80021fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002202:	4a09      	ldr	r2, [pc, #36]	; (8002228 <HAL_RCC_ClockConfig+0x1cc>)
 8002204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002206:	4b09      	ldr	r3, [pc, #36]	; (800222c <HAL_RCC_ClockConfig+0x1d0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe fb6a 	bl	80008e4 <HAL_InitTick>

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40022000 	.word	0x40022000
 8002220:	40021000 	.word	0x40021000
 8002224:	080030f4 	.word	0x080030f4
 8002228:	20000000 	.word	0x20000000
 800222c:	20000004 	.word	0x20000004

08002230 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002230:	b480      	push	{r7}
 8002232:	b087      	sub	sp, #28
 8002234:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	2300      	movs	r3, #0
 8002244:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800224a:	4b1e      	ldr	r3, [pc, #120]	; (80022c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f003 030c 	and.w	r3, r3, #12
 8002256:	2b04      	cmp	r3, #4
 8002258:	d002      	beq.n	8002260 <HAL_RCC_GetSysClockFreq+0x30>
 800225a:	2b08      	cmp	r3, #8
 800225c:	d003      	beq.n	8002266 <HAL_RCC_GetSysClockFreq+0x36>
 800225e:	e027      	b.n	80022b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002260:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002262:	613b      	str	r3, [r7, #16]
      break;
 8002264:	e027      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	0c9b      	lsrs	r3, r3, #18
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	4a17      	ldr	r2, [pc, #92]	; (80022cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002270:	5cd3      	ldrb	r3, [r2, r3]
 8002272:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d010      	beq.n	80022a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800227e:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	0c5b      	lsrs	r3, r3, #17
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	4a11      	ldr	r2, [pc, #68]	; (80022d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800228a:	5cd3      	ldrb	r3, [r2, r3]
 800228c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a0d      	ldr	r2, [pc, #52]	; (80022c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002292:	fb03 f202 	mul.w	r2, r3, r2
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	fbb2 f3f3 	udiv	r3, r2, r3
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	e004      	b.n	80022aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a0c      	ldr	r2, [pc, #48]	; (80022d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022a4:	fb02 f303 	mul.w	r3, r2, r3
 80022a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	613b      	str	r3, [r7, #16]
      break;
 80022ae:	e002      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022b0:	4b05      	ldr	r3, [pc, #20]	; (80022c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80022b2:	613b      	str	r3, [r7, #16]
      break;
 80022b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022b6:	693b      	ldr	r3, [r7, #16]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	371c      	adds	r7, #28
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	40021000 	.word	0x40021000
 80022c8:	007a1200 	.word	0x007a1200
 80022cc:	0800310c 	.word	0x0800310c
 80022d0:	0800311c 	.word	0x0800311c
 80022d4:	003d0900 	.word	0x003d0900

080022d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022dc:	4b02      	ldr	r3, [pc, #8]	; (80022e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80022de:	681b      	ldr	r3, [r3, #0]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr
 80022e8:	20000000 	.word	0x20000000

080022ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022f0:	f7ff fff2 	bl	80022d8 <HAL_RCC_GetHCLKFreq>
 80022f4:	4602      	mov	r2, r0
 80022f6:	4b05      	ldr	r3, [pc, #20]	; (800230c <HAL_RCC_GetPCLK1Freq+0x20>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	0a1b      	lsrs	r3, r3, #8
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	4903      	ldr	r1, [pc, #12]	; (8002310 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002302:	5ccb      	ldrb	r3, [r1, r3]
 8002304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002308:	4618      	mov	r0, r3
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40021000 	.word	0x40021000
 8002310:	08003104 	.word	0x08003104

08002314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002318:	f7ff ffde 	bl	80022d8 <HAL_RCC_GetHCLKFreq>
 800231c:	4602      	mov	r2, r0
 800231e:	4b05      	ldr	r3, [pc, #20]	; (8002334 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	0adb      	lsrs	r3, r3, #11
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	4903      	ldr	r1, [pc, #12]	; (8002338 <HAL_RCC_GetPCLK2Freq+0x24>)
 800232a:	5ccb      	ldrb	r3, [r1, r3]
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002330:	4618      	mov	r0, r3
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	08003104 	.word	0x08003104

0800233c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002344:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <RCC_Delay+0x34>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <RCC_Delay+0x38>)
 800234a:	fba2 2303 	umull	r2, r3, r2, r3
 800234e:	0a5b      	lsrs	r3, r3, #9
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	fb02 f303 	mul.w	r3, r2, r3
 8002356:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002358:	bf00      	nop
  }
  while (Delay --);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	1e5a      	subs	r2, r3, #1
 800235e:	60fa      	str	r2, [r7, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1f9      	bne.n	8002358 <RCC_Delay+0x1c>
}
 8002364:	bf00      	nop
 8002366:	bf00      	nop
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr
 8002370:	20000000 	.word	0x20000000
 8002374:	10624dd3 	.word	0x10624dd3

08002378 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e042      	b.n	8002410 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d106      	bne.n	80023a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7fe f9aa 	bl	80006f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2224      	movs	r2, #36	; 0x24
 80023a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 f91d 	bl	80025fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	695a      	ldr	r2, [r3, #20]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68da      	ldr	r2, [r3, #12]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2220      	movs	r2, #32
 80023fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08a      	sub	sp, #40	; 0x28
 800241c:	af02      	add	r7, sp, #8
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	603b      	str	r3, [r7, #0]
 8002424:	4613      	mov	r3, r2
 8002426:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002428:	2300      	movs	r3, #0
 800242a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b20      	cmp	r3, #32
 8002436:	d16d      	bne.n	8002514 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <HAL_UART_Transmit+0x2c>
 800243e:	88fb      	ldrh	r3, [r7, #6]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e066      	b.n	8002516 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2221      	movs	r2, #33	; 0x21
 8002452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002456:	f7fe fa87 	bl	8000968 <HAL_GetTick>
 800245a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	88fa      	ldrh	r2, [r7, #6]
 8002460:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	88fa      	ldrh	r2, [r7, #6]
 8002466:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002470:	d108      	bne.n	8002484 <HAL_UART_Transmit+0x6c>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d104      	bne.n	8002484 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800247a:	2300      	movs	r3, #0
 800247c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	e003      	b.n	800248c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002488:	2300      	movs	r3, #0
 800248a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800248c:	e02a      	b.n	80024e4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	2200      	movs	r2, #0
 8002496:	2180      	movs	r1, #128	; 0x80
 8002498:	68f8      	ldr	r0, [r7, #12]
 800249a:	f000 f840 	bl	800251e <UART_WaitOnFlagUntilTimeout>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e036      	b.n	8002516 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10b      	bne.n	80024c6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	881b      	ldrh	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	3302      	adds	r3, #2
 80024c2:	61bb      	str	r3, [r7, #24]
 80024c4:	e007      	b.n	80024d6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	781a      	ldrb	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	3301      	adds	r3, #1
 80024d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1cf      	bne.n	800248e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	2200      	movs	r2, #0
 80024f6:	2140      	movs	r1, #64	; 0x40
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 f810 	bl	800251e <UART_WaitOnFlagUntilTimeout>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e006      	b.n	8002516 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002510:	2300      	movs	r3, #0
 8002512:	e000      	b.n	8002516 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002514:	2302      	movs	r3, #2
  }
}
 8002516:	4618      	mov	r0, r3
 8002518:	3720      	adds	r7, #32
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b090      	sub	sp, #64	; 0x40
 8002522:	af00      	add	r7, sp, #0
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	603b      	str	r3, [r7, #0]
 800252a:	4613      	mov	r3, r2
 800252c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800252e:	e050      	b.n	80025d2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002530:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002536:	d04c      	beq.n	80025d2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002538:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800253a:	2b00      	cmp	r3, #0
 800253c:	d007      	beq.n	800254e <UART_WaitOnFlagUntilTimeout+0x30>
 800253e:	f7fe fa13 	bl	8000968 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800254a:	429a      	cmp	r2, r3
 800254c:	d241      	bcs.n	80025d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	330c      	adds	r3, #12
 8002554:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002558:	e853 3f00 	ldrex	r3, [r3]
 800255c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002564:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	330c      	adds	r3, #12
 800256c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800256e:	637a      	str	r2, [r7, #52]	; 0x34
 8002570:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002572:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002574:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002576:	e841 2300 	strex	r3, r2, [r1]
 800257a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800257c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1e5      	bne.n	800254e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	3314      	adds	r3, #20
 8002588:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	e853 3f00 	ldrex	r3, [r3]
 8002590:	613b      	str	r3, [r7, #16]
   return(result);
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	f023 0301 	bic.w	r3, r3, #1
 8002598:	63bb      	str	r3, [r7, #56]	; 0x38
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	3314      	adds	r3, #20
 80025a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025a2:	623a      	str	r2, [r7, #32]
 80025a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025a6:	69f9      	ldr	r1, [r7, #28]
 80025a8:	6a3a      	ldr	r2, [r7, #32]
 80025aa:	e841 2300 	strex	r3, r2, [r1]
 80025ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1e5      	bne.n	8002582 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2220      	movs	r2, #32
 80025ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2220      	movs	r2, #32
 80025c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e00f      	b.n	80025f2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	4013      	ands	r3, r2
 80025dc:	68ba      	ldr	r2, [r7, #8]
 80025de:	429a      	cmp	r2, r3
 80025e0:	bf0c      	ite	eq
 80025e2:	2301      	moveq	r3, #1
 80025e4:	2300      	movne	r3, #0
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	461a      	mov	r2, r3
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d09f      	beq.n	8002530 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3740      	adds	r7, #64	; 0x40
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689a      	ldr	r2, [r3, #8]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	4313      	orrs	r3, r2
 800262a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002636:	f023 030c 	bic.w	r3, r3, #12
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	430b      	orrs	r3, r1
 8002642:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	699a      	ldr	r2, [r3, #24]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a2c      	ldr	r2, [pc, #176]	; (8002710 <UART_SetConfig+0x114>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d103      	bne.n	800266c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002664:	f7ff fe56 	bl	8002314 <HAL_RCC_GetPCLK2Freq>
 8002668:	60f8      	str	r0, [r7, #12]
 800266a:	e002      	b.n	8002672 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800266c:	f7ff fe3e 	bl	80022ec <HAL_RCC_GetPCLK1Freq>
 8002670:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	4613      	mov	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	009a      	lsls	r2, r3, #2
 800267c:	441a      	add	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	fbb2 f3f3 	udiv	r3, r2, r3
 8002688:	4a22      	ldr	r2, [pc, #136]	; (8002714 <UART_SetConfig+0x118>)
 800268a:	fba2 2303 	umull	r2, r3, r2, r3
 800268e:	095b      	lsrs	r3, r3, #5
 8002690:	0119      	lsls	r1, r3, #4
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	4613      	mov	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4413      	add	r3, r2
 800269a:	009a      	lsls	r2, r3, #2
 800269c:	441a      	add	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80026a8:	4b1a      	ldr	r3, [pc, #104]	; (8002714 <UART_SetConfig+0x118>)
 80026aa:	fba3 0302 	umull	r0, r3, r3, r2
 80026ae:	095b      	lsrs	r3, r3, #5
 80026b0:	2064      	movs	r0, #100	; 0x64
 80026b2:	fb00 f303 	mul.w	r3, r0, r3
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	3332      	adds	r3, #50	; 0x32
 80026bc:	4a15      	ldr	r2, [pc, #84]	; (8002714 <UART_SetConfig+0x118>)
 80026be:	fba2 2303 	umull	r2, r3, r2, r3
 80026c2:	095b      	lsrs	r3, r3, #5
 80026c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026c8:	4419      	add	r1, r3
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	4613      	mov	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	4413      	add	r3, r2
 80026d2:	009a      	lsls	r2, r3, #2
 80026d4:	441a      	add	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80026e0:	4b0c      	ldr	r3, [pc, #48]	; (8002714 <UART_SetConfig+0x118>)
 80026e2:	fba3 0302 	umull	r0, r3, r3, r2
 80026e6:	095b      	lsrs	r3, r3, #5
 80026e8:	2064      	movs	r0, #100	; 0x64
 80026ea:	fb00 f303 	mul.w	r3, r0, r3
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	011b      	lsls	r3, r3, #4
 80026f2:	3332      	adds	r3, #50	; 0x32
 80026f4:	4a07      	ldr	r2, [pc, #28]	; (8002714 <UART_SetConfig+0x118>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	f003 020f 	and.w	r2, r3, #15
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	440a      	add	r2, r1
 8002706:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002708:	bf00      	nop
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40013800 	.word	0x40013800
 8002714:	51eb851f 	.word	0x51eb851f

08002718 <__errno>:
 8002718:	4b01      	ldr	r3, [pc, #4]	; (8002720 <__errno+0x8>)
 800271a:	6818      	ldr	r0, [r3, #0]
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	2000000c 	.word	0x2000000c

08002724 <__libc_init_array>:
 8002724:	b570      	push	{r4, r5, r6, lr}
 8002726:	2600      	movs	r6, #0
 8002728:	4d0c      	ldr	r5, [pc, #48]	; (800275c <__libc_init_array+0x38>)
 800272a:	4c0d      	ldr	r4, [pc, #52]	; (8002760 <__libc_init_array+0x3c>)
 800272c:	1b64      	subs	r4, r4, r5
 800272e:	10a4      	asrs	r4, r4, #2
 8002730:	42a6      	cmp	r6, r4
 8002732:	d109      	bne.n	8002748 <__libc_init_array+0x24>
 8002734:	f000 fc9c 	bl	8003070 <_init>
 8002738:	2600      	movs	r6, #0
 800273a:	4d0a      	ldr	r5, [pc, #40]	; (8002764 <__libc_init_array+0x40>)
 800273c:	4c0a      	ldr	r4, [pc, #40]	; (8002768 <__libc_init_array+0x44>)
 800273e:	1b64      	subs	r4, r4, r5
 8002740:	10a4      	asrs	r4, r4, #2
 8002742:	42a6      	cmp	r6, r4
 8002744:	d105      	bne.n	8002752 <__libc_init_array+0x2e>
 8002746:	bd70      	pop	{r4, r5, r6, pc}
 8002748:	f855 3b04 	ldr.w	r3, [r5], #4
 800274c:	4798      	blx	r3
 800274e:	3601      	adds	r6, #1
 8002750:	e7ee      	b.n	8002730 <__libc_init_array+0xc>
 8002752:	f855 3b04 	ldr.w	r3, [r5], #4
 8002756:	4798      	blx	r3
 8002758:	3601      	adds	r6, #1
 800275a:	e7f2      	b.n	8002742 <__libc_init_array+0x1e>
 800275c:	08003154 	.word	0x08003154
 8002760:	08003154 	.word	0x08003154
 8002764:	08003154 	.word	0x08003154
 8002768:	08003158 	.word	0x08003158

0800276c <memset>:
 800276c:	4603      	mov	r3, r0
 800276e:	4402      	add	r2, r0
 8002770:	4293      	cmp	r3, r2
 8002772:	d100      	bne.n	8002776 <memset+0xa>
 8002774:	4770      	bx	lr
 8002776:	f803 1b01 	strb.w	r1, [r3], #1
 800277a:	e7f9      	b.n	8002770 <memset+0x4>

0800277c <siprintf>:
 800277c:	b40e      	push	{r1, r2, r3}
 800277e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002782:	b500      	push	{lr}
 8002784:	b09c      	sub	sp, #112	; 0x70
 8002786:	ab1d      	add	r3, sp, #116	; 0x74
 8002788:	9002      	str	r0, [sp, #8]
 800278a:	9006      	str	r0, [sp, #24]
 800278c:	9107      	str	r1, [sp, #28]
 800278e:	9104      	str	r1, [sp, #16]
 8002790:	4808      	ldr	r0, [pc, #32]	; (80027b4 <siprintf+0x38>)
 8002792:	4909      	ldr	r1, [pc, #36]	; (80027b8 <siprintf+0x3c>)
 8002794:	f853 2b04 	ldr.w	r2, [r3], #4
 8002798:	9105      	str	r1, [sp, #20]
 800279a:	6800      	ldr	r0, [r0, #0]
 800279c:	a902      	add	r1, sp, #8
 800279e:	9301      	str	r3, [sp, #4]
 80027a0:	f000 f868 	bl	8002874 <_svfiprintf_r>
 80027a4:	2200      	movs	r2, #0
 80027a6:	9b02      	ldr	r3, [sp, #8]
 80027a8:	701a      	strb	r2, [r3, #0]
 80027aa:	b01c      	add	sp, #112	; 0x70
 80027ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80027b0:	b003      	add	sp, #12
 80027b2:	4770      	bx	lr
 80027b4:	2000000c 	.word	0x2000000c
 80027b8:	ffff0208 	.word	0xffff0208

080027bc <__ssputs_r>:
 80027bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027c0:	688e      	ldr	r6, [r1, #8]
 80027c2:	4682      	mov	sl, r0
 80027c4:	429e      	cmp	r6, r3
 80027c6:	460c      	mov	r4, r1
 80027c8:	4690      	mov	r8, r2
 80027ca:	461f      	mov	r7, r3
 80027cc:	d838      	bhi.n	8002840 <__ssputs_r+0x84>
 80027ce:	898a      	ldrh	r2, [r1, #12]
 80027d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80027d4:	d032      	beq.n	800283c <__ssputs_r+0x80>
 80027d6:	6825      	ldr	r5, [r4, #0]
 80027d8:	6909      	ldr	r1, [r1, #16]
 80027da:	3301      	adds	r3, #1
 80027dc:	eba5 0901 	sub.w	r9, r5, r1
 80027e0:	6965      	ldr	r5, [r4, #20]
 80027e2:	444b      	add	r3, r9
 80027e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80027e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80027ec:	106d      	asrs	r5, r5, #1
 80027ee:	429d      	cmp	r5, r3
 80027f0:	bf38      	it	cc
 80027f2:	461d      	movcc	r5, r3
 80027f4:	0553      	lsls	r3, r2, #21
 80027f6:	d531      	bpl.n	800285c <__ssputs_r+0xa0>
 80027f8:	4629      	mov	r1, r5
 80027fa:	f000 fb6f 	bl	8002edc <_malloc_r>
 80027fe:	4606      	mov	r6, r0
 8002800:	b950      	cbnz	r0, 8002818 <__ssputs_r+0x5c>
 8002802:	230c      	movs	r3, #12
 8002804:	f04f 30ff 	mov.w	r0, #4294967295
 8002808:	f8ca 3000 	str.w	r3, [sl]
 800280c:	89a3      	ldrh	r3, [r4, #12]
 800280e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002812:	81a3      	strh	r3, [r4, #12]
 8002814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002818:	464a      	mov	r2, r9
 800281a:	6921      	ldr	r1, [r4, #16]
 800281c:	f000 face 	bl	8002dbc <memcpy>
 8002820:	89a3      	ldrh	r3, [r4, #12]
 8002822:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800282a:	81a3      	strh	r3, [r4, #12]
 800282c:	6126      	str	r6, [r4, #16]
 800282e:	444e      	add	r6, r9
 8002830:	6026      	str	r6, [r4, #0]
 8002832:	463e      	mov	r6, r7
 8002834:	6165      	str	r5, [r4, #20]
 8002836:	eba5 0509 	sub.w	r5, r5, r9
 800283a:	60a5      	str	r5, [r4, #8]
 800283c:	42be      	cmp	r6, r7
 800283e:	d900      	bls.n	8002842 <__ssputs_r+0x86>
 8002840:	463e      	mov	r6, r7
 8002842:	4632      	mov	r2, r6
 8002844:	4641      	mov	r1, r8
 8002846:	6820      	ldr	r0, [r4, #0]
 8002848:	f000 fac6 	bl	8002dd8 <memmove>
 800284c:	68a3      	ldr	r3, [r4, #8]
 800284e:	2000      	movs	r0, #0
 8002850:	1b9b      	subs	r3, r3, r6
 8002852:	60a3      	str	r3, [r4, #8]
 8002854:	6823      	ldr	r3, [r4, #0]
 8002856:	4433      	add	r3, r6
 8002858:	6023      	str	r3, [r4, #0]
 800285a:	e7db      	b.n	8002814 <__ssputs_r+0x58>
 800285c:	462a      	mov	r2, r5
 800285e:	f000 fbb1 	bl	8002fc4 <_realloc_r>
 8002862:	4606      	mov	r6, r0
 8002864:	2800      	cmp	r0, #0
 8002866:	d1e1      	bne.n	800282c <__ssputs_r+0x70>
 8002868:	4650      	mov	r0, sl
 800286a:	6921      	ldr	r1, [r4, #16]
 800286c:	f000 face 	bl	8002e0c <_free_r>
 8002870:	e7c7      	b.n	8002802 <__ssputs_r+0x46>
	...

08002874 <_svfiprintf_r>:
 8002874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002878:	4698      	mov	r8, r3
 800287a:	898b      	ldrh	r3, [r1, #12]
 800287c:	4607      	mov	r7, r0
 800287e:	061b      	lsls	r3, r3, #24
 8002880:	460d      	mov	r5, r1
 8002882:	4614      	mov	r4, r2
 8002884:	b09d      	sub	sp, #116	; 0x74
 8002886:	d50e      	bpl.n	80028a6 <_svfiprintf_r+0x32>
 8002888:	690b      	ldr	r3, [r1, #16]
 800288a:	b963      	cbnz	r3, 80028a6 <_svfiprintf_r+0x32>
 800288c:	2140      	movs	r1, #64	; 0x40
 800288e:	f000 fb25 	bl	8002edc <_malloc_r>
 8002892:	6028      	str	r0, [r5, #0]
 8002894:	6128      	str	r0, [r5, #16]
 8002896:	b920      	cbnz	r0, 80028a2 <_svfiprintf_r+0x2e>
 8002898:	230c      	movs	r3, #12
 800289a:	603b      	str	r3, [r7, #0]
 800289c:	f04f 30ff 	mov.w	r0, #4294967295
 80028a0:	e0d1      	b.n	8002a46 <_svfiprintf_r+0x1d2>
 80028a2:	2340      	movs	r3, #64	; 0x40
 80028a4:	616b      	str	r3, [r5, #20]
 80028a6:	2300      	movs	r3, #0
 80028a8:	9309      	str	r3, [sp, #36]	; 0x24
 80028aa:	2320      	movs	r3, #32
 80028ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80028b0:	2330      	movs	r3, #48	; 0x30
 80028b2:	f04f 0901 	mov.w	r9, #1
 80028b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80028ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002a60 <_svfiprintf_r+0x1ec>
 80028be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80028c2:	4623      	mov	r3, r4
 80028c4:	469a      	mov	sl, r3
 80028c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028ca:	b10a      	cbz	r2, 80028d0 <_svfiprintf_r+0x5c>
 80028cc:	2a25      	cmp	r2, #37	; 0x25
 80028ce:	d1f9      	bne.n	80028c4 <_svfiprintf_r+0x50>
 80028d0:	ebba 0b04 	subs.w	fp, sl, r4
 80028d4:	d00b      	beq.n	80028ee <_svfiprintf_r+0x7a>
 80028d6:	465b      	mov	r3, fp
 80028d8:	4622      	mov	r2, r4
 80028da:	4629      	mov	r1, r5
 80028dc:	4638      	mov	r0, r7
 80028de:	f7ff ff6d 	bl	80027bc <__ssputs_r>
 80028e2:	3001      	adds	r0, #1
 80028e4:	f000 80aa 	beq.w	8002a3c <_svfiprintf_r+0x1c8>
 80028e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80028ea:	445a      	add	r2, fp
 80028ec:	9209      	str	r2, [sp, #36]	; 0x24
 80028ee:	f89a 3000 	ldrb.w	r3, [sl]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 80a2 	beq.w	8002a3c <_svfiprintf_r+0x1c8>
 80028f8:	2300      	movs	r3, #0
 80028fa:	f04f 32ff 	mov.w	r2, #4294967295
 80028fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002902:	f10a 0a01 	add.w	sl, sl, #1
 8002906:	9304      	str	r3, [sp, #16]
 8002908:	9307      	str	r3, [sp, #28]
 800290a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800290e:	931a      	str	r3, [sp, #104]	; 0x68
 8002910:	4654      	mov	r4, sl
 8002912:	2205      	movs	r2, #5
 8002914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002918:	4851      	ldr	r0, [pc, #324]	; (8002a60 <_svfiprintf_r+0x1ec>)
 800291a:	f000 fa41 	bl	8002da0 <memchr>
 800291e:	9a04      	ldr	r2, [sp, #16]
 8002920:	b9d8      	cbnz	r0, 800295a <_svfiprintf_r+0xe6>
 8002922:	06d0      	lsls	r0, r2, #27
 8002924:	bf44      	itt	mi
 8002926:	2320      	movmi	r3, #32
 8002928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800292c:	0711      	lsls	r1, r2, #28
 800292e:	bf44      	itt	mi
 8002930:	232b      	movmi	r3, #43	; 0x2b
 8002932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002936:	f89a 3000 	ldrb.w	r3, [sl]
 800293a:	2b2a      	cmp	r3, #42	; 0x2a
 800293c:	d015      	beq.n	800296a <_svfiprintf_r+0xf6>
 800293e:	4654      	mov	r4, sl
 8002940:	2000      	movs	r0, #0
 8002942:	f04f 0c0a 	mov.w	ip, #10
 8002946:	9a07      	ldr	r2, [sp, #28]
 8002948:	4621      	mov	r1, r4
 800294a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800294e:	3b30      	subs	r3, #48	; 0x30
 8002950:	2b09      	cmp	r3, #9
 8002952:	d94e      	bls.n	80029f2 <_svfiprintf_r+0x17e>
 8002954:	b1b0      	cbz	r0, 8002984 <_svfiprintf_r+0x110>
 8002956:	9207      	str	r2, [sp, #28]
 8002958:	e014      	b.n	8002984 <_svfiprintf_r+0x110>
 800295a:	eba0 0308 	sub.w	r3, r0, r8
 800295e:	fa09 f303 	lsl.w	r3, r9, r3
 8002962:	4313      	orrs	r3, r2
 8002964:	46a2      	mov	sl, r4
 8002966:	9304      	str	r3, [sp, #16]
 8002968:	e7d2      	b.n	8002910 <_svfiprintf_r+0x9c>
 800296a:	9b03      	ldr	r3, [sp, #12]
 800296c:	1d19      	adds	r1, r3, #4
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	9103      	str	r1, [sp, #12]
 8002972:	2b00      	cmp	r3, #0
 8002974:	bfbb      	ittet	lt
 8002976:	425b      	neglt	r3, r3
 8002978:	f042 0202 	orrlt.w	r2, r2, #2
 800297c:	9307      	strge	r3, [sp, #28]
 800297e:	9307      	strlt	r3, [sp, #28]
 8002980:	bfb8      	it	lt
 8002982:	9204      	strlt	r2, [sp, #16]
 8002984:	7823      	ldrb	r3, [r4, #0]
 8002986:	2b2e      	cmp	r3, #46	; 0x2e
 8002988:	d10c      	bne.n	80029a4 <_svfiprintf_r+0x130>
 800298a:	7863      	ldrb	r3, [r4, #1]
 800298c:	2b2a      	cmp	r3, #42	; 0x2a
 800298e:	d135      	bne.n	80029fc <_svfiprintf_r+0x188>
 8002990:	9b03      	ldr	r3, [sp, #12]
 8002992:	3402      	adds	r4, #2
 8002994:	1d1a      	adds	r2, r3, #4
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	9203      	str	r2, [sp, #12]
 800299a:	2b00      	cmp	r3, #0
 800299c:	bfb8      	it	lt
 800299e:	f04f 33ff 	movlt.w	r3, #4294967295
 80029a2:	9305      	str	r3, [sp, #20]
 80029a4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002a64 <_svfiprintf_r+0x1f0>
 80029a8:	2203      	movs	r2, #3
 80029aa:	4650      	mov	r0, sl
 80029ac:	7821      	ldrb	r1, [r4, #0]
 80029ae:	f000 f9f7 	bl	8002da0 <memchr>
 80029b2:	b140      	cbz	r0, 80029c6 <_svfiprintf_r+0x152>
 80029b4:	2340      	movs	r3, #64	; 0x40
 80029b6:	eba0 000a 	sub.w	r0, r0, sl
 80029ba:	fa03 f000 	lsl.w	r0, r3, r0
 80029be:	9b04      	ldr	r3, [sp, #16]
 80029c0:	3401      	adds	r4, #1
 80029c2:	4303      	orrs	r3, r0
 80029c4:	9304      	str	r3, [sp, #16]
 80029c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029ca:	2206      	movs	r2, #6
 80029cc:	4826      	ldr	r0, [pc, #152]	; (8002a68 <_svfiprintf_r+0x1f4>)
 80029ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80029d2:	f000 f9e5 	bl	8002da0 <memchr>
 80029d6:	2800      	cmp	r0, #0
 80029d8:	d038      	beq.n	8002a4c <_svfiprintf_r+0x1d8>
 80029da:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <_svfiprintf_r+0x1f8>)
 80029dc:	bb1b      	cbnz	r3, 8002a26 <_svfiprintf_r+0x1b2>
 80029de:	9b03      	ldr	r3, [sp, #12]
 80029e0:	3307      	adds	r3, #7
 80029e2:	f023 0307 	bic.w	r3, r3, #7
 80029e6:	3308      	adds	r3, #8
 80029e8:	9303      	str	r3, [sp, #12]
 80029ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029ec:	4433      	add	r3, r6
 80029ee:	9309      	str	r3, [sp, #36]	; 0x24
 80029f0:	e767      	b.n	80028c2 <_svfiprintf_r+0x4e>
 80029f2:	460c      	mov	r4, r1
 80029f4:	2001      	movs	r0, #1
 80029f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80029fa:	e7a5      	b.n	8002948 <_svfiprintf_r+0xd4>
 80029fc:	2300      	movs	r3, #0
 80029fe:	f04f 0c0a 	mov.w	ip, #10
 8002a02:	4619      	mov	r1, r3
 8002a04:	3401      	adds	r4, #1
 8002a06:	9305      	str	r3, [sp, #20]
 8002a08:	4620      	mov	r0, r4
 8002a0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a0e:	3a30      	subs	r2, #48	; 0x30
 8002a10:	2a09      	cmp	r2, #9
 8002a12:	d903      	bls.n	8002a1c <_svfiprintf_r+0x1a8>
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0c5      	beq.n	80029a4 <_svfiprintf_r+0x130>
 8002a18:	9105      	str	r1, [sp, #20]
 8002a1a:	e7c3      	b.n	80029a4 <_svfiprintf_r+0x130>
 8002a1c:	4604      	mov	r4, r0
 8002a1e:	2301      	movs	r3, #1
 8002a20:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a24:	e7f0      	b.n	8002a08 <_svfiprintf_r+0x194>
 8002a26:	ab03      	add	r3, sp, #12
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	462a      	mov	r2, r5
 8002a2c:	4638      	mov	r0, r7
 8002a2e:	4b10      	ldr	r3, [pc, #64]	; (8002a70 <_svfiprintf_r+0x1fc>)
 8002a30:	a904      	add	r1, sp, #16
 8002a32:	f3af 8000 	nop.w
 8002a36:	1c42      	adds	r2, r0, #1
 8002a38:	4606      	mov	r6, r0
 8002a3a:	d1d6      	bne.n	80029ea <_svfiprintf_r+0x176>
 8002a3c:	89ab      	ldrh	r3, [r5, #12]
 8002a3e:	065b      	lsls	r3, r3, #25
 8002a40:	f53f af2c 	bmi.w	800289c <_svfiprintf_r+0x28>
 8002a44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a46:	b01d      	add	sp, #116	; 0x74
 8002a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a4c:	ab03      	add	r3, sp, #12
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	462a      	mov	r2, r5
 8002a52:	4638      	mov	r0, r7
 8002a54:	4b06      	ldr	r3, [pc, #24]	; (8002a70 <_svfiprintf_r+0x1fc>)
 8002a56:	a904      	add	r1, sp, #16
 8002a58:	f000 f87c 	bl	8002b54 <_printf_i>
 8002a5c:	e7eb      	b.n	8002a36 <_svfiprintf_r+0x1c2>
 8002a5e:	bf00      	nop
 8002a60:	0800311e 	.word	0x0800311e
 8002a64:	08003124 	.word	0x08003124
 8002a68:	08003128 	.word	0x08003128
 8002a6c:	00000000 	.word	0x00000000
 8002a70:	080027bd 	.word	0x080027bd

08002a74 <_printf_common>:
 8002a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a78:	4616      	mov	r6, r2
 8002a7a:	4699      	mov	r9, r3
 8002a7c:	688a      	ldr	r2, [r1, #8]
 8002a7e:	690b      	ldr	r3, [r1, #16]
 8002a80:	4607      	mov	r7, r0
 8002a82:	4293      	cmp	r3, r2
 8002a84:	bfb8      	it	lt
 8002a86:	4613      	movlt	r3, r2
 8002a88:	6033      	str	r3, [r6, #0]
 8002a8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a8e:	460c      	mov	r4, r1
 8002a90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a94:	b10a      	cbz	r2, 8002a9a <_printf_common+0x26>
 8002a96:	3301      	adds	r3, #1
 8002a98:	6033      	str	r3, [r6, #0]
 8002a9a:	6823      	ldr	r3, [r4, #0]
 8002a9c:	0699      	lsls	r1, r3, #26
 8002a9e:	bf42      	ittt	mi
 8002aa0:	6833      	ldrmi	r3, [r6, #0]
 8002aa2:	3302      	addmi	r3, #2
 8002aa4:	6033      	strmi	r3, [r6, #0]
 8002aa6:	6825      	ldr	r5, [r4, #0]
 8002aa8:	f015 0506 	ands.w	r5, r5, #6
 8002aac:	d106      	bne.n	8002abc <_printf_common+0x48>
 8002aae:	f104 0a19 	add.w	sl, r4, #25
 8002ab2:	68e3      	ldr	r3, [r4, #12]
 8002ab4:	6832      	ldr	r2, [r6, #0]
 8002ab6:	1a9b      	subs	r3, r3, r2
 8002ab8:	42ab      	cmp	r3, r5
 8002aba:	dc28      	bgt.n	8002b0e <_printf_common+0x9a>
 8002abc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ac0:	1e13      	subs	r3, r2, #0
 8002ac2:	6822      	ldr	r2, [r4, #0]
 8002ac4:	bf18      	it	ne
 8002ac6:	2301      	movne	r3, #1
 8002ac8:	0692      	lsls	r2, r2, #26
 8002aca:	d42d      	bmi.n	8002b28 <_printf_common+0xb4>
 8002acc:	4649      	mov	r1, r9
 8002ace:	4638      	mov	r0, r7
 8002ad0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ad4:	47c0      	blx	r8
 8002ad6:	3001      	adds	r0, #1
 8002ad8:	d020      	beq.n	8002b1c <_printf_common+0xa8>
 8002ada:	6823      	ldr	r3, [r4, #0]
 8002adc:	68e5      	ldr	r5, [r4, #12]
 8002ade:	f003 0306 	and.w	r3, r3, #6
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	bf18      	it	ne
 8002ae6:	2500      	movne	r5, #0
 8002ae8:	6832      	ldr	r2, [r6, #0]
 8002aea:	f04f 0600 	mov.w	r6, #0
 8002aee:	68a3      	ldr	r3, [r4, #8]
 8002af0:	bf08      	it	eq
 8002af2:	1aad      	subeq	r5, r5, r2
 8002af4:	6922      	ldr	r2, [r4, #16]
 8002af6:	bf08      	it	eq
 8002af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002afc:	4293      	cmp	r3, r2
 8002afe:	bfc4      	itt	gt
 8002b00:	1a9b      	subgt	r3, r3, r2
 8002b02:	18ed      	addgt	r5, r5, r3
 8002b04:	341a      	adds	r4, #26
 8002b06:	42b5      	cmp	r5, r6
 8002b08:	d11a      	bne.n	8002b40 <_printf_common+0xcc>
 8002b0a:	2000      	movs	r0, #0
 8002b0c:	e008      	b.n	8002b20 <_printf_common+0xac>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	4652      	mov	r2, sl
 8002b12:	4649      	mov	r1, r9
 8002b14:	4638      	mov	r0, r7
 8002b16:	47c0      	blx	r8
 8002b18:	3001      	adds	r0, #1
 8002b1a:	d103      	bne.n	8002b24 <_printf_common+0xb0>
 8002b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b24:	3501      	adds	r5, #1
 8002b26:	e7c4      	b.n	8002ab2 <_printf_common+0x3e>
 8002b28:	2030      	movs	r0, #48	; 0x30
 8002b2a:	18e1      	adds	r1, r4, r3
 8002b2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b30:	1c5a      	adds	r2, r3, #1
 8002b32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b36:	4422      	add	r2, r4
 8002b38:	3302      	adds	r3, #2
 8002b3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b3e:	e7c5      	b.n	8002acc <_printf_common+0x58>
 8002b40:	2301      	movs	r3, #1
 8002b42:	4622      	mov	r2, r4
 8002b44:	4649      	mov	r1, r9
 8002b46:	4638      	mov	r0, r7
 8002b48:	47c0      	blx	r8
 8002b4a:	3001      	adds	r0, #1
 8002b4c:	d0e6      	beq.n	8002b1c <_printf_common+0xa8>
 8002b4e:	3601      	adds	r6, #1
 8002b50:	e7d9      	b.n	8002b06 <_printf_common+0x92>
	...

08002b54 <_printf_i>:
 8002b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b58:	7e0f      	ldrb	r7, [r1, #24]
 8002b5a:	4691      	mov	r9, r2
 8002b5c:	2f78      	cmp	r7, #120	; 0x78
 8002b5e:	4680      	mov	r8, r0
 8002b60:	460c      	mov	r4, r1
 8002b62:	469a      	mov	sl, r3
 8002b64:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002b6a:	d807      	bhi.n	8002b7c <_printf_i+0x28>
 8002b6c:	2f62      	cmp	r7, #98	; 0x62
 8002b6e:	d80a      	bhi.n	8002b86 <_printf_i+0x32>
 8002b70:	2f00      	cmp	r7, #0
 8002b72:	f000 80d9 	beq.w	8002d28 <_printf_i+0x1d4>
 8002b76:	2f58      	cmp	r7, #88	; 0x58
 8002b78:	f000 80a4 	beq.w	8002cc4 <_printf_i+0x170>
 8002b7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b84:	e03a      	b.n	8002bfc <_printf_i+0xa8>
 8002b86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b8a:	2b15      	cmp	r3, #21
 8002b8c:	d8f6      	bhi.n	8002b7c <_printf_i+0x28>
 8002b8e:	a101      	add	r1, pc, #4	; (adr r1, 8002b94 <_printf_i+0x40>)
 8002b90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b94:	08002bed 	.word	0x08002bed
 8002b98:	08002c01 	.word	0x08002c01
 8002b9c:	08002b7d 	.word	0x08002b7d
 8002ba0:	08002b7d 	.word	0x08002b7d
 8002ba4:	08002b7d 	.word	0x08002b7d
 8002ba8:	08002b7d 	.word	0x08002b7d
 8002bac:	08002c01 	.word	0x08002c01
 8002bb0:	08002b7d 	.word	0x08002b7d
 8002bb4:	08002b7d 	.word	0x08002b7d
 8002bb8:	08002b7d 	.word	0x08002b7d
 8002bbc:	08002b7d 	.word	0x08002b7d
 8002bc0:	08002d0f 	.word	0x08002d0f
 8002bc4:	08002c31 	.word	0x08002c31
 8002bc8:	08002cf1 	.word	0x08002cf1
 8002bcc:	08002b7d 	.word	0x08002b7d
 8002bd0:	08002b7d 	.word	0x08002b7d
 8002bd4:	08002d31 	.word	0x08002d31
 8002bd8:	08002b7d 	.word	0x08002b7d
 8002bdc:	08002c31 	.word	0x08002c31
 8002be0:	08002b7d 	.word	0x08002b7d
 8002be4:	08002b7d 	.word	0x08002b7d
 8002be8:	08002cf9 	.word	0x08002cf9
 8002bec:	682b      	ldr	r3, [r5, #0]
 8002bee:	1d1a      	adds	r2, r3, #4
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	602a      	str	r2, [r5, #0]
 8002bf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002bf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e0a4      	b.n	8002d4a <_printf_i+0x1f6>
 8002c00:	6820      	ldr	r0, [r4, #0]
 8002c02:	6829      	ldr	r1, [r5, #0]
 8002c04:	0606      	lsls	r6, r0, #24
 8002c06:	f101 0304 	add.w	r3, r1, #4
 8002c0a:	d50a      	bpl.n	8002c22 <_printf_i+0xce>
 8002c0c:	680e      	ldr	r6, [r1, #0]
 8002c0e:	602b      	str	r3, [r5, #0]
 8002c10:	2e00      	cmp	r6, #0
 8002c12:	da03      	bge.n	8002c1c <_printf_i+0xc8>
 8002c14:	232d      	movs	r3, #45	; 0x2d
 8002c16:	4276      	negs	r6, r6
 8002c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c1c:	230a      	movs	r3, #10
 8002c1e:	485e      	ldr	r0, [pc, #376]	; (8002d98 <_printf_i+0x244>)
 8002c20:	e019      	b.n	8002c56 <_printf_i+0x102>
 8002c22:	680e      	ldr	r6, [r1, #0]
 8002c24:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c28:	602b      	str	r3, [r5, #0]
 8002c2a:	bf18      	it	ne
 8002c2c:	b236      	sxthne	r6, r6
 8002c2e:	e7ef      	b.n	8002c10 <_printf_i+0xbc>
 8002c30:	682b      	ldr	r3, [r5, #0]
 8002c32:	6820      	ldr	r0, [r4, #0]
 8002c34:	1d19      	adds	r1, r3, #4
 8002c36:	6029      	str	r1, [r5, #0]
 8002c38:	0601      	lsls	r1, r0, #24
 8002c3a:	d501      	bpl.n	8002c40 <_printf_i+0xec>
 8002c3c:	681e      	ldr	r6, [r3, #0]
 8002c3e:	e002      	b.n	8002c46 <_printf_i+0xf2>
 8002c40:	0646      	lsls	r6, r0, #25
 8002c42:	d5fb      	bpl.n	8002c3c <_printf_i+0xe8>
 8002c44:	881e      	ldrh	r6, [r3, #0]
 8002c46:	2f6f      	cmp	r7, #111	; 0x6f
 8002c48:	bf0c      	ite	eq
 8002c4a:	2308      	moveq	r3, #8
 8002c4c:	230a      	movne	r3, #10
 8002c4e:	4852      	ldr	r0, [pc, #328]	; (8002d98 <_printf_i+0x244>)
 8002c50:	2100      	movs	r1, #0
 8002c52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c56:	6865      	ldr	r5, [r4, #4]
 8002c58:	2d00      	cmp	r5, #0
 8002c5a:	bfa8      	it	ge
 8002c5c:	6821      	ldrge	r1, [r4, #0]
 8002c5e:	60a5      	str	r5, [r4, #8]
 8002c60:	bfa4      	itt	ge
 8002c62:	f021 0104 	bicge.w	r1, r1, #4
 8002c66:	6021      	strge	r1, [r4, #0]
 8002c68:	b90e      	cbnz	r6, 8002c6e <_printf_i+0x11a>
 8002c6a:	2d00      	cmp	r5, #0
 8002c6c:	d04d      	beq.n	8002d0a <_printf_i+0x1b6>
 8002c6e:	4615      	mov	r5, r2
 8002c70:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c74:	fb03 6711 	mls	r7, r3, r1, r6
 8002c78:	5dc7      	ldrb	r7, [r0, r7]
 8002c7a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c7e:	4637      	mov	r7, r6
 8002c80:	42bb      	cmp	r3, r7
 8002c82:	460e      	mov	r6, r1
 8002c84:	d9f4      	bls.n	8002c70 <_printf_i+0x11c>
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d10b      	bne.n	8002ca2 <_printf_i+0x14e>
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	07de      	lsls	r6, r3, #31
 8002c8e:	d508      	bpl.n	8002ca2 <_printf_i+0x14e>
 8002c90:	6923      	ldr	r3, [r4, #16]
 8002c92:	6861      	ldr	r1, [r4, #4]
 8002c94:	4299      	cmp	r1, r3
 8002c96:	bfde      	ittt	le
 8002c98:	2330      	movle	r3, #48	; 0x30
 8002c9a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c9e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ca2:	1b52      	subs	r2, r2, r5
 8002ca4:	6122      	str	r2, [r4, #16]
 8002ca6:	464b      	mov	r3, r9
 8002ca8:	4621      	mov	r1, r4
 8002caa:	4640      	mov	r0, r8
 8002cac:	f8cd a000 	str.w	sl, [sp]
 8002cb0:	aa03      	add	r2, sp, #12
 8002cb2:	f7ff fedf 	bl	8002a74 <_printf_common>
 8002cb6:	3001      	adds	r0, #1
 8002cb8:	d14c      	bne.n	8002d54 <_printf_i+0x200>
 8002cba:	f04f 30ff 	mov.w	r0, #4294967295
 8002cbe:	b004      	add	sp, #16
 8002cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cc4:	4834      	ldr	r0, [pc, #208]	; (8002d98 <_printf_i+0x244>)
 8002cc6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002cca:	6829      	ldr	r1, [r5, #0]
 8002ccc:	6823      	ldr	r3, [r4, #0]
 8002cce:	f851 6b04 	ldr.w	r6, [r1], #4
 8002cd2:	6029      	str	r1, [r5, #0]
 8002cd4:	061d      	lsls	r5, r3, #24
 8002cd6:	d514      	bpl.n	8002d02 <_printf_i+0x1ae>
 8002cd8:	07df      	lsls	r7, r3, #31
 8002cda:	bf44      	itt	mi
 8002cdc:	f043 0320 	orrmi.w	r3, r3, #32
 8002ce0:	6023      	strmi	r3, [r4, #0]
 8002ce2:	b91e      	cbnz	r6, 8002cec <_printf_i+0x198>
 8002ce4:	6823      	ldr	r3, [r4, #0]
 8002ce6:	f023 0320 	bic.w	r3, r3, #32
 8002cea:	6023      	str	r3, [r4, #0]
 8002cec:	2310      	movs	r3, #16
 8002cee:	e7af      	b.n	8002c50 <_printf_i+0xfc>
 8002cf0:	6823      	ldr	r3, [r4, #0]
 8002cf2:	f043 0320 	orr.w	r3, r3, #32
 8002cf6:	6023      	str	r3, [r4, #0]
 8002cf8:	2378      	movs	r3, #120	; 0x78
 8002cfa:	4828      	ldr	r0, [pc, #160]	; (8002d9c <_printf_i+0x248>)
 8002cfc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002d00:	e7e3      	b.n	8002cca <_printf_i+0x176>
 8002d02:	0659      	lsls	r1, r3, #25
 8002d04:	bf48      	it	mi
 8002d06:	b2b6      	uxthmi	r6, r6
 8002d08:	e7e6      	b.n	8002cd8 <_printf_i+0x184>
 8002d0a:	4615      	mov	r5, r2
 8002d0c:	e7bb      	b.n	8002c86 <_printf_i+0x132>
 8002d0e:	682b      	ldr	r3, [r5, #0]
 8002d10:	6826      	ldr	r6, [r4, #0]
 8002d12:	1d18      	adds	r0, r3, #4
 8002d14:	6961      	ldr	r1, [r4, #20]
 8002d16:	6028      	str	r0, [r5, #0]
 8002d18:	0635      	lsls	r5, r6, #24
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	d501      	bpl.n	8002d22 <_printf_i+0x1ce>
 8002d1e:	6019      	str	r1, [r3, #0]
 8002d20:	e002      	b.n	8002d28 <_printf_i+0x1d4>
 8002d22:	0670      	lsls	r0, r6, #25
 8002d24:	d5fb      	bpl.n	8002d1e <_printf_i+0x1ca>
 8002d26:	8019      	strh	r1, [r3, #0]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	4615      	mov	r5, r2
 8002d2c:	6123      	str	r3, [r4, #16]
 8002d2e:	e7ba      	b.n	8002ca6 <_printf_i+0x152>
 8002d30:	682b      	ldr	r3, [r5, #0]
 8002d32:	2100      	movs	r1, #0
 8002d34:	1d1a      	adds	r2, r3, #4
 8002d36:	602a      	str	r2, [r5, #0]
 8002d38:	681d      	ldr	r5, [r3, #0]
 8002d3a:	6862      	ldr	r2, [r4, #4]
 8002d3c:	4628      	mov	r0, r5
 8002d3e:	f000 f82f 	bl	8002da0 <memchr>
 8002d42:	b108      	cbz	r0, 8002d48 <_printf_i+0x1f4>
 8002d44:	1b40      	subs	r0, r0, r5
 8002d46:	6060      	str	r0, [r4, #4]
 8002d48:	6863      	ldr	r3, [r4, #4]
 8002d4a:	6123      	str	r3, [r4, #16]
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d52:	e7a8      	b.n	8002ca6 <_printf_i+0x152>
 8002d54:	462a      	mov	r2, r5
 8002d56:	4649      	mov	r1, r9
 8002d58:	4640      	mov	r0, r8
 8002d5a:	6923      	ldr	r3, [r4, #16]
 8002d5c:	47d0      	blx	sl
 8002d5e:	3001      	adds	r0, #1
 8002d60:	d0ab      	beq.n	8002cba <_printf_i+0x166>
 8002d62:	6823      	ldr	r3, [r4, #0]
 8002d64:	079b      	lsls	r3, r3, #30
 8002d66:	d413      	bmi.n	8002d90 <_printf_i+0x23c>
 8002d68:	68e0      	ldr	r0, [r4, #12]
 8002d6a:	9b03      	ldr	r3, [sp, #12]
 8002d6c:	4298      	cmp	r0, r3
 8002d6e:	bfb8      	it	lt
 8002d70:	4618      	movlt	r0, r3
 8002d72:	e7a4      	b.n	8002cbe <_printf_i+0x16a>
 8002d74:	2301      	movs	r3, #1
 8002d76:	4632      	mov	r2, r6
 8002d78:	4649      	mov	r1, r9
 8002d7a:	4640      	mov	r0, r8
 8002d7c:	47d0      	blx	sl
 8002d7e:	3001      	adds	r0, #1
 8002d80:	d09b      	beq.n	8002cba <_printf_i+0x166>
 8002d82:	3501      	adds	r5, #1
 8002d84:	68e3      	ldr	r3, [r4, #12]
 8002d86:	9903      	ldr	r1, [sp, #12]
 8002d88:	1a5b      	subs	r3, r3, r1
 8002d8a:	42ab      	cmp	r3, r5
 8002d8c:	dcf2      	bgt.n	8002d74 <_printf_i+0x220>
 8002d8e:	e7eb      	b.n	8002d68 <_printf_i+0x214>
 8002d90:	2500      	movs	r5, #0
 8002d92:	f104 0619 	add.w	r6, r4, #25
 8002d96:	e7f5      	b.n	8002d84 <_printf_i+0x230>
 8002d98:	0800312f 	.word	0x0800312f
 8002d9c:	08003140 	.word	0x08003140

08002da0 <memchr>:
 8002da0:	4603      	mov	r3, r0
 8002da2:	b510      	push	{r4, lr}
 8002da4:	b2c9      	uxtb	r1, r1
 8002da6:	4402      	add	r2, r0
 8002da8:	4293      	cmp	r3, r2
 8002daa:	4618      	mov	r0, r3
 8002dac:	d101      	bne.n	8002db2 <memchr+0x12>
 8002dae:	2000      	movs	r0, #0
 8002db0:	e003      	b.n	8002dba <memchr+0x1a>
 8002db2:	7804      	ldrb	r4, [r0, #0]
 8002db4:	3301      	adds	r3, #1
 8002db6:	428c      	cmp	r4, r1
 8002db8:	d1f6      	bne.n	8002da8 <memchr+0x8>
 8002dba:	bd10      	pop	{r4, pc}

08002dbc <memcpy>:
 8002dbc:	440a      	add	r2, r1
 8002dbe:	4291      	cmp	r1, r2
 8002dc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8002dc4:	d100      	bne.n	8002dc8 <memcpy+0xc>
 8002dc6:	4770      	bx	lr
 8002dc8:	b510      	push	{r4, lr}
 8002dca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002dce:	4291      	cmp	r1, r2
 8002dd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002dd4:	d1f9      	bne.n	8002dca <memcpy+0xe>
 8002dd6:	bd10      	pop	{r4, pc}

08002dd8 <memmove>:
 8002dd8:	4288      	cmp	r0, r1
 8002dda:	b510      	push	{r4, lr}
 8002ddc:	eb01 0402 	add.w	r4, r1, r2
 8002de0:	d902      	bls.n	8002de8 <memmove+0x10>
 8002de2:	4284      	cmp	r4, r0
 8002de4:	4623      	mov	r3, r4
 8002de6:	d807      	bhi.n	8002df8 <memmove+0x20>
 8002de8:	1e43      	subs	r3, r0, #1
 8002dea:	42a1      	cmp	r1, r4
 8002dec:	d008      	beq.n	8002e00 <memmove+0x28>
 8002dee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002df2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002df6:	e7f8      	b.n	8002dea <memmove+0x12>
 8002df8:	4601      	mov	r1, r0
 8002dfa:	4402      	add	r2, r0
 8002dfc:	428a      	cmp	r2, r1
 8002dfe:	d100      	bne.n	8002e02 <memmove+0x2a>
 8002e00:	bd10      	pop	{r4, pc}
 8002e02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002e06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002e0a:	e7f7      	b.n	8002dfc <memmove+0x24>

08002e0c <_free_r>:
 8002e0c:	b538      	push	{r3, r4, r5, lr}
 8002e0e:	4605      	mov	r5, r0
 8002e10:	2900      	cmp	r1, #0
 8002e12:	d040      	beq.n	8002e96 <_free_r+0x8a>
 8002e14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e18:	1f0c      	subs	r4, r1, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	bfb8      	it	lt
 8002e1e:	18e4      	addlt	r4, r4, r3
 8002e20:	f000 f910 	bl	8003044 <__malloc_lock>
 8002e24:	4a1c      	ldr	r2, [pc, #112]	; (8002e98 <_free_r+0x8c>)
 8002e26:	6813      	ldr	r3, [r2, #0]
 8002e28:	b933      	cbnz	r3, 8002e38 <_free_r+0x2c>
 8002e2a:	6063      	str	r3, [r4, #4]
 8002e2c:	6014      	str	r4, [r2, #0]
 8002e2e:	4628      	mov	r0, r5
 8002e30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e34:	f000 b90c 	b.w	8003050 <__malloc_unlock>
 8002e38:	42a3      	cmp	r3, r4
 8002e3a:	d908      	bls.n	8002e4e <_free_r+0x42>
 8002e3c:	6820      	ldr	r0, [r4, #0]
 8002e3e:	1821      	adds	r1, r4, r0
 8002e40:	428b      	cmp	r3, r1
 8002e42:	bf01      	itttt	eq
 8002e44:	6819      	ldreq	r1, [r3, #0]
 8002e46:	685b      	ldreq	r3, [r3, #4]
 8002e48:	1809      	addeq	r1, r1, r0
 8002e4a:	6021      	streq	r1, [r4, #0]
 8002e4c:	e7ed      	b.n	8002e2a <_free_r+0x1e>
 8002e4e:	461a      	mov	r2, r3
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	b10b      	cbz	r3, 8002e58 <_free_r+0x4c>
 8002e54:	42a3      	cmp	r3, r4
 8002e56:	d9fa      	bls.n	8002e4e <_free_r+0x42>
 8002e58:	6811      	ldr	r1, [r2, #0]
 8002e5a:	1850      	adds	r0, r2, r1
 8002e5c:	42a0      	cmp	r0, r4
 8002e5e:	d10b      	bne.n	8002e78 <_free_r+0x6c>
 8002e60:	6820      	ldr	r0, [r4, #0]
 8002e62:	4401      	add	r1, r0
 8002e64:	1850      	adds	r0, r2, r1
 8002e66:	4283      	cmp	r3, r0
 8002e68:	6011      	str	r1, [r2, #0]
 8002e6a:	d1e0      	bne.n	8002e2e <_free_r+0x22>
 8002e6c:	6818      	ldr	r0, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	4401      	add	r1, r0
 8002e72:	6011      	str	r1, [r2, #0]
 8002e74:	6053      	str	r3, [r2, #4]
 8002e76:	e7da      	b.n	8002e2e <_free_r+0x22>
 8002e78:	d902      	bls.n	8002e80 <_free_r+0x74>
 8002e7a:	230c      	movs	r3, #12
 8002e7c:	602b      	str	r3, [r5, #0]
 8002e7e:	e7d6      	b.n	8002e2e <_free_r+0x22>
 8002e80:	6820      	ldr	r0, [r4, #0]
 8002e82:	1821      	adds	r1, r4, r0
 8002e84:	428b      	cmp	r3, r1
 8002e86:	bf01      	itttt	eq
 8002e88:	6819      	ldreq	r1, [r3, #0]
 8002e8a:	685b      	ldreq	r3, [r3, #4]
 8002e8c:	1809      	addeq	r1, r1, r0
 8002e8e:	6021      	streq	r1, [r4, #0]
 8002e90:	6063      	str	r3, [r4, #4]
 8002e92:	6054      	str	r4, [r2, #4]
 8002e94:	e7cb      	b.n	8002e2e <_free_r+0x22>
 8002e96:	bd38      	pop	{r3, r4, r5, pc}
 8002e98:	200001a8 	.word	0x200001a8

08002e9c <sbrk_aligned>:
 8002e9c:	b570      	push	{r4, r5, r6, lr}
 8002e9e:	4e0e      	ldr	r6, [pc, #56]	; (8002ed8 <sbrk_aligned+0x3c>)
 8002ea0:	460c      	mov	r4, r1
 8002ea2:	6831      	ldr	r1, [r6, #0]
 8002ea4:	4605      	mov	r5, r0
 8002ea6:	b911      	cbnz	r1, 8002eae <sbrk_aligned+0x12>
 8002ea8:	f000 f8bc 	bl	8003024 <_sbrk_r>
 8002eac:	6030      	str	r0, [r6, #0]
 8002eae:	4621      	mov	r1, r4
 8002eb0:	4628      	mov	r0, r5
 8002eb2:	f000 f8b7 	bl	8003024 <_sbrk_r>
 8002eb6:	1c43      	adds	r3, r0, #1
 8002eb8:	d00a      	beq.n	8002ed0 <sbrk_aligned+0x34>
 8002eba:	1cc4      	adds	r4, r0, #3
 8002ebc:	f024 0403 	bic.w	r4, r4, #3
 8002ec0:	42a0      	cmp	r0, r4
 8002ec2:	d007      	beq.n	8002ed4 <sbrk_aligned+0x38>
 8002ec4:	1a21      	subs	r1, r4, r0
 8002ec6:	4628      	mov	r0, r5
 8002ec8:	f000 f8ac 	bl	8003024 <_sbrk_r>
 8002ecc:	3001      	adds	r0, #1
 8002ece:	d101      	bne.n	8002ed4 <sbrk_aligned+0x38>
 8002ed0:	f04f 34ff 	mov.w	r4, #4294967295
 8002ed4:	4620      	mov	r0, r4
 8002ed6:	bd70      	pop	{r4, r5, r6, pc}
 8002ed8:	200001ac 	.word	0x200001ac

08002edc <_malloc_r>:
 8002edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ee0:	1ccd      	adds	r5, r1, #3
 8002ee2:	f025 0503 	bic.w	r5, r5, #3
 8002ee6:	3508      	adds	r5, #8
 8002ee8:	2d0c      	cmp	r5, #12
 8002eea:	bf38      	it	cc
 8002eec:	250c      	movcc	r5, #12
 8002eee:	2d00      	cmp	r5, #0
 8002ef0:	4607      	mov	r7, r0
 8002ef2:	db01      	blt.n	8002ef8 <_malloc_r+0x1c>
 8002ef4:	42a9      	cmp	r1, r5
 8002ef6:	d905      	bls.n	8002f04 <_malloc_r+0x28>
 8002ef8:	230c      	movs	r3, #12
 8002efa:	2600      	movs	r6, #0
 8002efc:	603b      	str	r3, [r7, #0]
 8002efe:	4630      	mov	r0, r6
 8002f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f04:	4e2e      	ldr	r6, [pc, #184]	; (8002fc0 <_malloc_r+0xe4>)
 8002f06:	f000 f89d 	bl	8003044 <__malloc_lock>
 8002f0a:	6833      	ldr	r3, [r6, #0]
 8002f0c:	461c      	mov	r4, r3
 8002f0e:	bb34      	cbnz	r4, 8002f5e <_malloc_r+0x82>
 8002f10:	4629      	mov	r1, r5
 8002f12:	4638      	mov	r0, r7
 8002f14:	f7ff ffc2 	bl	8002e9c <sbrk_aligned>
 8002f18:	1c43      	adds	r3, r0, #1
 8002f1a:	4604      	mov	r4, r0
 8002f1c:	d14d      	bne.n	8002fba <_malloc_r+0xde>
 8002f1e:	6834      	ldr	r4, [r6, #0]
 8002f20:	4626      	mov	r6, r4
 8002f22:	2e00      	cmp	r6, #0
 8002f24:	d140      	bne.n	8002fa8 <_malloc_r+0xcc>
 8002f26:	6823      	ldr	r3, [r4, #0]
 8002f28:	4631      	mov	r1, r6
 8002f2a:	4638      	mov	r0, r7
 8002f2c:	eb04 0803 	add.w	r8, r4, r3
 8002f30:	f000 f878 	bl	8003024 <_sbrk_r>
 8002f34:	4580      	cmp	r8, r0
 8002f36:	d13a      	bne.n	8002fae <_malloc_r+0xd2>
 8002f38:	6821      	ldr	r1, [r4, #0]
 8002f3a:	3503      	adds	r5, #3
 8002f3c:	1a6d      	subs	r5, r5, r1
 8002f3e:	f025 0503 	bic.w	r5, r5, #3
 8002f42:	3508      	adds	r5, #8
 8002f44:	2d0c      	cmp	r5, #12
 8002f46:	bf38      	it	cc
 8002f48:	250c      	movcc	r5, #12
 8002f4a:	4638      	mov	r0, r7
 8002f4c:	4629      	mov	r1, r5
 8002f4e:	f7ff ffa5 	bl	8002e9c <sbrk_aligned>
 8002f52:	3001      	adds	r0, #1
 8002f54:	d02b      	beq.n	8002fae <_malloc_r+0xd2>
 8002f56:	6823      	ldr	r3, [r4, #0]
 8002f58:	442b      	add	r3, r5
 8002f5a:	6023      	str	r3, [r4, #0]
 8002f5c:	e00e      	b.n	8002f7c <_malloc_r+0xa0>
 8002f5e:	6822      	ldr	r2, [r4, #0]
 8002f60:	1b52      	subs	r2, r2, r5
 8002f62:	d41e      	bmi.n	8002fa2 <_malloc_r+0xc6>
 8002f64:	2a0b      	cmp	r2, #11
 8002f66:	d916      	bls.n	8002f96 <_malloc_r+0xba>
 8002f68:	1961      	adds	r1, r4, r5
 8002f6a:	42a3      	cmp	r3, r4
 8002f6c:	6025      	str	r5, [r4, #0]
 8002f6e:	bf18      	it	ne
 8002f70:	6059      	strne	r1, [r3, #4]
 8002f72:	6863      	ldr	r3, [r4, #4]
 8002f74:	bf08      	it	eq
 8002f76:	6031      	streq	r1, [r6, #0]
 8002f78:	5162      	str	r2, [r4, r5]
 8002f7a:	604b      	str	r3, [r1, #4]
 8002f7c:	4638      	mov	r0, r7
 8002f7e:	f104 060b 	add.w	r6, r4, #11
 8002f82:	f000 f865 	bl	8003050 <__malloc_unlock>
 8002f86:	f026 0607 	bic.w	r6, r6, #7
 8002f8a:	1d23      	adds	r3, r4, #4
 8002f8c:	1af2      	subs	r2, r6, r3
 8002f8e:	d0b6      	beq.n	8002efe <_malloc_r+0x22>
 8002f90:	1b9b      	subs	r3, r3, r6
 8002f92:	50a3      	str	r3, [r4, r2]
 8002f94:	e7b3      	b.n	8002efe <_malloc_r+0x22>
 8002f96:	6862      	ldr	r2, [r4, #4]
 8002f98:	42a3      	cmp	r3, r4
 8002f9a:	bf0c      	ite	eq
 8002f9c:	6032      	streq	r2, [r6, #0]
 8002f9e:	605a      	strne	r2, [r3, #4]
 8002fa0:	e7ec      	b.n	8002f7c <_malloc_r+0xa0>
 8002fa2:	4623      	mov	r3, r4
 8002fa4:	6864      	ldr	r4, [r4, #4]
 8002fa6:	e7b2      	b.n	8002f0e <_malloc_r+0x32>
 8002fa8:	4634      	mov	r4, r6
 8002faa:	6876      	ldr	r6, [r6, #4]
 8002fac:	e7b9      	b.n	8002f22 <_malloc_r+0x46>
 8002fae:	230c      	movs	r3, #12
 8002fb0:	4638      	mov	r0, r7
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	f000 f84c 	bl	8003050 <__malloc_unlock>
 8002fb8:	e7a1      	b.n	8002efe <_malloc_r+0x22>
 8002fba:	6025      	str	r5, [r4, #0]
 8002fbc:	e7de      	b.n	8002f7c <_malloc_r+0xa0>
 8002fbe:	bf00      	nop
 8002fc0:	200001a8 	.word	0x200001a8

08002fc4 <_realloc_r>:
 8002fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fc8:	4680      	mov	r8, r0
 8002fca:	4614      	mov	r4, r2
 8002fcc:	460e      	mov	r6, r1
 8002fce:	b921      	cbnz	r1, 8002fda <_realloc_r+0x16>
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fd6:	f7ff bf81 	b.w	8002edc <_malloc_r>
 8002fda:	b92a      	cbnz	r2, 8002fe8 <_realloc_r+0x24>
 8002fdc:	f7ff ff16 	bl	8002e0c <_free_r>
 8002fe0:	4625      	mov	r5, r4
 8002fe2:	4628      	mov	r0, r5
 8002fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fe8:	f000 f838 	bl	800305c <_malloc_usable_size_r>
 8002fec:	4284      	cmp	r4, r0
 8002fee:	4607      	mov	r7, r0
 8002ff0:	d802      	bhi.n	8002ff8 <_realloc_r+0x34>
 8002ff2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002ff6:	d812      	bhi.n	800301e <_realloc_r+0x5a>
 8002ff8:	4621      	mov	r1, r4
 8002ffa:	4640      	mov	r0, r8
 8002ffc:	f7ff ff6e 	bl	8002edc <_malloc_r>
 8003000:	4605      	mov	r5, r0
 8003002:	2800      	cmp	r0, #0
 8003004:	d0ed      	beq.n	8002fe2 <_realloc_r+0x1e>
 8003006:	42bc      	cmp	r4, r7
 8003008:	4622      	mov	r2, r4
 800300a:	4631      	mov	r1, r6
 800300c:	bf28      	it	cs
 800300e:	463a      	movcs	r2, r7
 8003010:	f7ff fed4 	bl	8002dbc <memcpy>
 8003014:	4631      	mov	r1, r6
 8003016:	4640      	mov	r0, r8
 8003018:	f7ff fef8 	bl	8002e0c <_free_r>
 800301c:	e7e1      	b.n	8002fe2 <_realloc_r+0x1e>
 800301e:	4635      	mov	r5, r6
 8003020:	e7df      	b.n	8002fe2 <_realloc_r+0x1e>
	...

08003024 <_sbrk_r>:
 8003024:	b538      	push	{r3, r4, r5, lr}
 8003026:	2300      	movs	r3, #0
 8003028:	4d05      	ldr	r5, [pc, #20]	; (8003040 <_sbrk_r+0x1c>)
 800302a:	4604      	mov	r4, r0
 800302c:	4608      	mov	r0, r1
 800302e:	602b      	str	r3, [r5, #0]
 8003030:	f7fd fbe0 	bl	80007f4 <_sbrk>
 8003034:	1c43      	adds	r3, r0, #1
 8003036:	d102      	bne.n	800303e <_sbrk_r+0x1a>
 8003038:	682b      	ldr	r3, [r5, #0]
 800303a:	b103      	cbz	r3, 800303e <_sbrk_r+0x1a>
 800303c:	6023      	str	r3, [r4, #0]
 800303e:	bd38      	pop	{r3, r4, r5, pc}
 8003040:	200001b0 	.word	0x200001b0

08003044 <__malloc_lock>:
 8003044:	4801      	ldr	r0, [pc, #4]	; (800304c <__malloc_lock+0x8>)
 8003046:	f000 b811 	b.w	800306c <__retarget_lock_acquire_recursive>
 800304a:	bf00      	nop
 800304c:	200001b4 	.word	0x200001b4

08003050 <__malloc_unlock>:
 8003050:	4801      	ldr	r0, [pc, #4]	; (8003058 <__malloc_unlock+0x8>)
 8003052:	f000 b80c 	b.w	800306e <__retarget_lock_release_recursive>
 8003056:	bf00      	nop
 8003058:	200001b4 	.word	0x200001b4

0800305c <_malloc_usable_size_r>:
 800305c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003060:	1f18      	subs	r0, r3, #4
 8003062:	2b00      	cmp	r3, #0
 8003064:	bfbc      	itt	lt
 8003066:	580b      	ldrlt	r3, [r1, r0]
 8003068:	18c0      	addlt	r0, r0, r3
 800306a:	4770      	bx	lr

0800306c <__retarget_lock_acquire_recursive>:
 800306c:	4770      	bx	lr

0800306e <__retarget_lock_release_recursive>:
 800306e:	4770      	bx	lr

08003070 <_init>:
 8003070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003072:	bf00      	nop
 8003074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003076:	bc08      	pop	{r3}
 8003078:	469e      	mov	lr, r3
 800307a:	4770      	bx	lr

0800307c <_fini>:
 800307c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800307e:	bf00      	nop
 8003080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003082:	bc08      	pop	{r3}
 8003084:	469e      	mov	lr, r3
 8003086:	4770      	bx	lr
