Warning: The trip points for the library named SRAM_ss0p72v0p72vm40c_100a differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	cpu_wrapper/U1000/B2 cpu_wrapper/U1000/ZN cpu_wrapper/U1562/A1 cpu_wrapper/U1562/ZN axi/U390/A1 axi/U390/ZN axi/U320/A1 axi/U320/ZN axi/U397/I axi/U397/ZN axi/U20/A1 axi/U20/ZN axi/U377/I axi/U377/ZN axi/U345/A1 axi/U345/ZN axi/U305/A1 axi/U305/ZN axi/U469/B axi/U469/ZN axi/U187/A2 axi/U187/ZN axi/U470/I axi/U470/ZN cpu_wrapper/U1075/A1 cpu_wrapper/U1075/ZN cpu_wrapper/U1049/B1 cpu_wrapper/U1049/ZN cpu_wrapper/cpu/U6/A2 cpu_wrapper/cpu/U6/Z cpu_wrapper/cpu/controller/U108/A1 cpu_wrapper/cpu/controller/U108/ZN 
Information: Timing loop detected. (OPT-150)
	cpu_wrapper/U1081/B2 cpu_wrapper/U1081/ZN cpu_wrapper/U1563/A1 cpu_wrapper/U1563/ZN axi/U422/I axi/U422/ZN axi/U390/B1 axi/U390/ZN axi/U320/A1 axi/U320/ZN axi/U397/I axi/U397/ZN axi/U20/A1 axi/U20/ZN axi/U377/I axi/U377/ZN axi/U345/A1 axi/U345/ZN axi/U305/A1 axi/U305/ZN axi/U469/B axi/U469/ZN axi/U187/A2 axi/U187/ZN axi/U470/I axi/U470/ZN cpu_wrapper/U1075/A1 cpu_wrapper/U1075/ZN cpu_wrapper/U1049/B1 cpu_wrapper/U1049/ZN cpu_wrapper/cpu/U6/A2 cpu_wrapper/cpu/U6/Z cpu_wrapper/cpu/controller/U108/A1 cpu_wrapper/cpu/controller/U108/ZN 
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U445'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U442'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'axi/U443'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'Z' on cell 'cpu_wrapper/cpu/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'Z' on cell 'cpu_wrapper/cpu/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'Z' on cell 'cpu_wrapper/cpu/U30'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U345'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U305'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'Z' on cell 'cpu_wrapper/cpu/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'Z' on cell 'cpu_wrapper/cpu/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'Z' on cell 'cpu_wrapper/cpu/U29'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U384'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : top
Version: P-2019.03-SP1-1
Date   : Sat Oct 18 16:36:21 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

  Startpoint: rst (input port clocked by clk)
  Endpoint: IM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  IF_ID_reg          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Controller         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Decoder            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  SRAM_wrapper_1     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.2000     0.2000
  input external delay                                  0.6600     0.8600 r
  rst (in)                                              0.0029     0.8629 r
  U4/ZN (CKND2BWP16P90LVT)                              0.0061     0.8691 f
  cpu_wrapper/ARESETn (CPU_wrapper)                     0.0000     0.8691 f
  cpu_wrapper/U1011/ZN (INVD4BWP16P90LVT)               0.0065     0.8756 r
  cpu_wrapper/cpu/rst (CPU)                             0.0000     0.8756 r
  cpu_wrapper/cpu/Reg_IF_ID/rst (IF_ID_reg)             0.0000     0.8756 r
  cpu_wrapper/cpu/Reg_IF_ID/U12/ZN (INVD4BWP16P90LVT)   0.0053     0.8809 f
  cpu_wrapper/cpu/Reg_IF_ID/U80/ZN (IND2D2BWP16P90LVT)
                                                        0.0073     0.8882 r
  cpu_wrapper/cpu/Reg_IF_ID/U79/ZN (OAI22D1BWP16P90LVT)
                                                        0.0131     0.9013 f
  cpu_wrapper/cpu/Reg_IF_ID/ID_inst[5] (IF_ID_reg)      0.0000     0.9013 f
  cpu_wrapper/cpu/DEC/ID_inst[5] (Decoder)              0.0000     0.9013 f
  cpu_wrapper/cpu/DEC/U8/Z (BUFFD4BWP16P90LVT)          0.0133     0.9146 f
  cpu_wrapper/cpu/DEC/ID_op[5] (Decoder)                0.0000     0.9146 f
  cpu_wrapper/cpu/controller/ID_op[5] (Controller)      0.0000     0.9146 f
  cpu_wrapper/cpu/controller/U102/ZN (CKNR2D4BWP16P90LVT)
                                                        0.0051     0.9197 r
  cpu_wrapper/cpu/controller/U66/ZN (CKND2BWP16P90LVT)
                                                        0.0052     0.9250 f
  cpu_wrapper/cpu/controller/U103/ZN (NR3D4BWP16P90LVT)
                                                        0.0111     0.9361 r
  cpu_wrapper/cpu/controller/U13/ZN (IND3D4BWP16P90LVT)
                                                        0.0090     0.9451 f
  cpu_wrapper/cpu/controller/U8/ZN (AOI31D2BWP16P90LVT)
                                                        0.0091     0.9543 r
  cpu_wrapper/cpu/controller/U3/ZN (OAI211D2BWP16P90LVT)
                                                        0.0127     0.9670 f
  cpu_wrapper/cpu/controller/U30/ZN (OAI21D4BWP16P90LVT)
                                                        0.0085     0.9755 r
  cpu_wrapper/cpu/controller/load_use_stall (Controller)
                                                        0.0000     0.9755 r
  cpu_wrapper/cpu/U40/Z (BUFFD4BWP16P90LVT)             0.0127     0.9882 r
  cpu_wrapper/cpu/U41/Z (MUX2D1BWP16P90LVT)             0.0165     1.0048 f
  cpu_wrapper/cpu/im_pc_o[22] (CPU)                     0.0000     1.0048 f
  cpu_wrapper/U1063/ZN (IOA22D4BWP16P90LVT)             0.0152     1.0200 f
  cpu_wrapper/ARADDR_M0[22] (CPU_wrapper)               0.0000     1.0200 f
  axi/ARADDR_M0[22] (AXI)                               0.0000     1.0200 f
  axi/U246/ZN (NR4D4BWP16P90LVT)                        0.0157     1.0357 r
  axi/U237/ZN (AOI32D2BWP16P90LVT)                      0.0166     1.0523 f
  axi/AWREADY_M1 (AXI)                                  0.0000     1.0523 f
  cpu_wrapper/AWREADY_M1 (CPU_wrapper)                  0.0000     1.0523 f
  cpu_wrapper/U891/ZN (CKND2BWP16P90LVT)                0.0068     1.0591 r
  cpu_wrapper/U890/ZN (OAI21D2BWP16P90LVT)              0.0082     1.0673 f
  cpu_wrapper/WVALID_M1 (CPU_wrapper)                   0.0000     1.0673 f
  axi/WVALID_M1 (AXI)                                   0.0000     1.0673 f
  axi/U250/ZN (INR2D4BWP16P90LVT)                       0.0135     1.0807 f
  axi/WVALID_S0 (AXI)                                   0.0000     1.0807 f
  IM1/WVALID_S (SRAM_wrapper_1)                         0.0000     1.0807 f
  IM1/U243/ZN (AOI21D2BWP16P90LVT)                      0.0099     1.0907 r
  IM1/i_SRAM/CEB (TS1N16ADFPCLLLVTA512X45M4SWSHOD)      0.0000     1.0907 r
  data arrival time                                                1.0907

  clock clk (rise edge)                                 1.1000     1.1000
  clock network delay (ideal)                           0.2000     1.3000
  clock uncertainty                                    -0.0200     1.2800
  IM1/i_SRAM/CLK (TS1N16ADFPCLLLVTA512X45M4SWSHOD)      0.0000     1.2800 r
  library setup time                                   -0.1895     1.0905
  data required time                                               1.0905
  --------------------------------------------------------------------------
  data required time                                               1.0905
  data arrival time                                               -1.0907
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0001


1
