
*** Running vivado
    with args -log game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source game.tcl -notrace
Command: synth_design -top game -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5804 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 361.922 ; gain = 100.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/game.vhd:53]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/display.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'display' (1#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/display.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Mode' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/mode.vhd:33]
INFO: [Synth 8-638] synthesizing module 'MAE' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/mae.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MAE' (2#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/mae.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Tempo_Pause' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/Tempo_pause.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Tempo_Pause' (3#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/Tempo_pause.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Timer_Lost' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/Timer_Lost.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Timer_Lost' (4#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/Timer_Lost.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Mode' (5#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/mode.vhd:33]
INFO: [Synth 8-638] synthesizing module 'game_mgr' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/game_mgr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'game_mgr' (6#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/game_mgr.vhd:18]
INFO: [Synth 8-638] synthesizing module 'master_slave_mgr' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/mas_sla_mgr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'master_slave_mgr' (7#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/mas_sla_mgr.vhd:18]
WARNING: [Synth 8-3848] Net lost_game in module/entity game does not have driver. [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/game.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'game' (8#1) [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/game.vhd:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 418.820 ; gain = 157.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 418.820 ; gain = 157.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 418.820 ; gain = 157.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PRES_reg' in module 'MAE'
INFO: [Synth 8-5544] ROM "Brick_Win" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Pause" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Update_Timer_Lost" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Load_Timer_Lost" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Update_Tempo_Pause" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAZ_Tempo_Pause" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'game_mgr'
INFO: [Synth 8-5544] ROM "game_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EF" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EF" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'master_slave_mgr'
INFO: [Synth 8-5544] ROM "master_slave" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EF" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EF" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s5 |                              100 |                              101
                      s4 |                              101 |                              100
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PRES_reg' using encoding 'sequential' in module 'MAE'
WARNING: [Synth 8-327] inferring latch for variable 's_Game_Lost_reg' [C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.srcs/sources_1/new/Timer_Lost.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   brick |                               00 |                               00
           change_2_pong |                               01 |                               01
                    pong |                               10 |                               10
          change_2_brick |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'sequential' in module 'game_mgr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  master |                               00 |                               00
          change_2_slave |                               01 |                               01
                   slave |                               10 |                               10
         change_2_master |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'sequential' in module 'master_slave_mgr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.820 ; gain = 157.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	  20 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module MAE 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 6     
Module Tempo_Pause 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Timer_Lost 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module game_mgr 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module master_slave_mgr 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 573.492 ; gain = 312.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 573.492 ; gain = 312.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     7|
|4     |LUT3 |    13|
|5     |LUT4 |    11|
|6     |LUT5 |     8|
|7     |LUT6 |    17|
|8     |FDCE |    24|
|9     |LDC  |     1|
|10    |IBUF |    50|
|11    |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |   140|
|2     |  My_Mode             |Mode             |    67|
|3     |    My_MAE            |MAE              |    27|
|4     |    My_Tempo_Pause    |Tempo_Pause      |    25|
|5     |    My_Timer_Lost     |Timer_Lost       |    15|
|6     |  game_select         |game_mgr         |     4|
|7     |  master_slave_select |master_slave_mgr |     5|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 573.941 ; gain = 312.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 676.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 676.207 ; gain = 427.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 676.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zahra/Documents/01- Casse Brique/04- Tache03_MODE_Gestion de Jeu/02-VHDL/project_Test_Mode/project_Test_Mode.runs/synth_1/game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_utilization_synth.rpt -pb game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 19 19:02:44 2021...
