
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,17}                            Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S22= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S21)
	S23= ICache.Out=>IR_ID.In                                   Premise(F12)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S28)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S32= CtrlASIDIn=0                                           Premise(F20)
	S33= CtrlCP0=0                                              Premise(F21)
	S34= CP0[ASID]=pid                                          CP0-Hold(S0,S33)
	S35= CtrlEPCIn=0                                            Premise(F22)
	S36= CtrlExCodeIn=0                                         Premise(F23)
	S37= CtrlIMMU=0                                             Premise(F24)
	S38= CtrlPC=0                                               Premise(F25)
	S39= CtrlPCInc=0                                            Premise(F26)
	S40= PC[Out]=addr                                           PC-Hold(S1,S38,S39)
	S41= CtrlIAddrReg=1                                         Premise(F27)
	S42= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S41)
	S43= CtrlICache=0                                           Premise(F28)
	S44= CtrlIR_IMMU=1                                          Premise(F29)
	S45= CtrlICacheReg=1                                        Premise(F30)
	S46= CtrlIR_ID=0                                            Premise(F31)
	S47= CtrlIMem=0                                             Premise(F32)
	S48= IMem[{pid,addr}]={0,rS,0,17}                           IMem-Hold(S2,S47)
	S49= CtrlIRMux=0                                            Premise(F33)
	S50= CtrlGPR=0                                              Premise(F34)
	S51= GPR[rS]=a                                              GPR-Hold(S3,S50)
	S52= CtrlHi=0                                               Premise(F35)
	S53= CtrlIR_EX=0                                            Premise(F36)
	S54= CtrlIR_MEM=0                                           Premise(F37)
	S55= CtrlIR_DMMU1=0                                         Premise(F38)
	S56= CtrlIR_WB=0                                            Premise(F39)
	S57= CtrlIR_DMMU2=0                                         Premise(F40)

IF(IMMU)	S58= CP0.ASID=pid                                           CP0-Read-ASID(S34)
	S59= PC.Out=addr                                            PC-Out(S40)
	S60= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S42)
	S61= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S42)
	S62= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S42)
	S63= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F41)
	S64= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F42)
	S65= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F43)
	S66= IAddrReg.Out=>IMem.RAddr                               Premise(F44)
	S67= IMem.RAddr={pid,addr}                                  Path(S60,S66)
	S68= IMem.Out={0,rS,0,17}                                   IMem-Read(S67,S48)
	S69= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S67,S48)
	S70= IMem.Out=>IRMux.MemData                                Premise(F45)
	S71= IRMux.MemData={0,rS,0,17}                              Path(S68,S70)
	S72= IRMux.Out={0,rS,0,17}                                  IRMux-Select2(S71)
	S73= ICacheReg.Out=>IRMux.CacheData                         Premise(F46)
	S74= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F47)
	S75= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F48)
	S76= IRMux.Out=>IR_ID.In                                    Premise(F49)
	S77= IR_ID.In={0,rS,0,17}                                   Path(S72,S76)
	S78= IMem.MEM8WordOut=>ICache.WData                         Premise(F50)
	S79= ICache.WData=IMemGet8Word({pid,addr})                  Path(S69,S78)
	S80= PC.Out=>ICache.IEA                                     Premise(F51)
	S81= ICache.IEA=addr                                        Path(S59,S80)
	S82= ICache.Hit=ICacheHit(addr)                             ICache-Search(S81)
	S83= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F52)
	S84= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F53)
	S85= CtrlASIDIn=0                                           Premise(F54)
	S86= CtrlCP0=0                                              Premise(F55)
	S87= CP0[ASID]=pid                                          CP0-Hold(S34,S86)
	S88= CtrlEPCIn=0                                            Premise(F56)
	S89= CtrlExCodeIn=0                                         Premise(F57)
	S90= CtrlIMMU=0                                             Premise(F58)
	S91= CtrlPC=0                                               Premise(F59)
	S92= CtrlPCInc=1                                            Premise(F60)
	S93= PC[Out]=addr+4                                         PC-Inc(S40,S91,S92)
	S94= PC[CIA]=addr                                           PC-Inc(S40,S91,S92)
	S95= CtrlIAddrReg=0                                         Premise(F61)
	S96= [IAddrReg]={pid,addr}                                  IAddrReg-Hold(S42,S95)
	S97= CtrlICache=1                                           Premise(F62)
	S98= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S81,S79,S97)
	S99= CtrlIR_IMMU=0                                          Premise(F63)
	S100= CtrlICacheReg=0                                       Premise(F64)
	S101= CtrlIR_ID=1                                           Premise(F65)
	S102= [IR_ID]={0,rS,0,17}                                   IR_ID-Write(S77,S101)
	S103= CtrlIMem=0                                            Premise(F66)
	S104= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S48,S103)
	S105= CtrlIRMux=0                                           Premise(F67)
	S106= CtrlGPR=0                                             Premise(F68)
	S107= GPR[rS]=a                                             GPR-Hold(S51,S106)
	S108= CtrlHi=0                                              Premise(F69)
	S109= CtrlIR_EX=0                                           Premise(F70)
	S110= CtrlIR_MEM=0                                          Premise(F71)
	S111= CtrlIR_DMMU1=0                                        Premise(F72)
	S112= CtrlIR_WB=0                                           Premise(F73)
	S113= CtrlIR_DMMU2=0                                        Premise(F74)

ID	S114= CP0.ASID=pid                                          CP0-Read-ASID(S87)
	S115= PC.Out=addr+4                                         PC-Out(S93)
	S116= PC.CIA=addr                                           PC-Out(S94)
	S117= PC.CIA31_28=addr[31:28]                               PC-Out(S94)
	S118= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S96)
	S119= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S96)
	S120= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S96)
	S121= IR_ID.Out={0,rS,0,17}                                 IR-Out(S102)
	S122= IR_ID.Out31_26=0                                      IR-Out(S102)
	S123= IR_ID.Out25_21=rS                                     IR-Out(S102)
	S124= IR_ID.Out20_6=0                                       IR-Out(S102)
	S125= IR_ID.Out5_0=17                                       IR-Out(S102)
	S126= IR_ID.Out=>FU.IR_ID                                   Premise(F75)
	S127= FU.IR_ID={0,rS,0,17}                                  Path(S121,S126)
	S128= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F76)
	S129= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F77)
	S130= IR_ID.Out31_26=>CU_ID.Op                              Premise(F78)
	S131= CU_ID.Op=0                                            Path(S122,S130)
	S132= IR_ID.Out25_21=>GPR.RReg1                             Premise(F79)
	S133= GPR.RReg1=rS                                          Path(S123,S132)
	S134= GPR.Rdata1=a                                          GPR-Read(S133,S107)
	S135= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F80)
	S136= CU_ID.IRFunc=17                                       Path(S125,S135)
	S137= GPR.Rdata1=>FU.InID1                                  Premise(F81)
	S138= FU.InID1=a                                            Path(S134,S137)
	S139= FU.OutID1=FU(a)                                       FU-Forward(S138)
	S140= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F82)
	S141= FU.InID1_RReg=rS                                      Path(S123,S140)
	S142= FU.OutID1=>Hi.In                                      Premise(F83)
	S143= Hi.In=FU(a)                                           Path(S139,S142)
	S144= IR_ID.Out=>IR_EX.In                                   Premise(F84)
	S145= IR_EX.In={0,rS,0,17}                                  Path(S121,S144)
	S146= FU.Halt_ID=>CU_ID.Halt                                Premise(F85)
	S147= FU.Bub_ID=>CU_ID.Bub                                  Premise(F86)
	S148= FU.InID2_RReg=5'b00000                                Premise(F87)
	S149= CtrlASIDIn=0                                          Premise(F88)
	S150= CtrlCP0=0                                             Premise(F89)
	S151= CP0[ASID]=pid                                         CP0-Hold(S87,S150)
	S152= CtrlEPCIn=0                                           Premise(F90)
	S153= CtrlExCodeIn=0                                        Premise(F91)
	S154= CtrlIMMU=0                                            Premise(F92)
	S155= CtrlPC=0                                              Premise(F93)
	S156= CtrlPCInc=0                                           Premise(F94)
	S157= PC[CIA]=addr                                          PC-Hold(S94,S156)
	S158= PC[Out]=addr+4                                        PC-Hold(S93,S155,S156)
	S159= CtrlIAddrReg=0                                        Premise(F95)
	S160= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S96,S159)
	S161= CtrlICache=0                                          Premise(F96)
	S162= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S98,S161)
	S163= CtrlIR_IMMU=0                                         Premise(F97)
	S164= CtrlICacheReg=0                                       Premise(F98)
	S165= CtrlIR_ID=0                                           Premise(F99)
	S166= [IR_ID]={0,rS,0,17}                                   IR_ID-Hold(S102,S165)
	S167= CtrlIMem=0                                            Premise(F100)
	S168= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S104,S167)
	S169= CtrlIRMux=0                                           Premise(F101)
	S170= CtrlGPR=0                                             Premise(F102)
	S171= GPR[rS]=a                                             GPR-Hold(S107,S170)
	S172= CtrlHi=1                                              Premise(F103)
	S173= [Hi]=FU(a)                                            Hi-Write(S143,S172)
	S174= CtrlIR_EX=1                                           Premise(F104)
	S175= [IR_EX]={0,rS,0,17}                                   IR_EX-Write(S145,S174)
	S176= CtrlIR_MEM=0                                          Premise(F105)
	S177= CtrlIR_DMMU1=0                                        Premise(F106)
	S178= CtrlIR_WB=0                                           Premise(F107)
	S179= CtrlIR_DMMU2=0                                        Premise(F108)

EX	S180= CP0.ASID=pid                                          CP0-Read-ASID(S151)
	S181= PC.CIA=addr                                           PC-Out(S157)
	S182= PC.CIA31_28=addr[31:28]                               PC-Out(S157)
	S183= PC.Out=addr+4                                         PC-Out(S158)
	S184= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S160)
	S185= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S160)
	S186= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S160)
	S187= IR_ID.Out={0,rS,0,17}                                 IR-Out(S166)
	S188= IR_ID.Out31_26=0                                      IR-Out(S166)
	S189= IR_ID.Out25_21=rS                                     IR-Out(S166)
	S190= IR_ID.Out20_6=0                                       IR-Out(S166)
	S191= IR_ID.Out5_0=17                                       IR-Out(S166)
	S192= Hi.Out=FU(a)                                          Hi-Out(S173)
	S193= Hi.Out1_0={FU(a)}[1:0]                                Hi-Out(S173)
	S194= Hi.Out4_0={FU(a)}[4:0]                                Hi-Out(S173)
	S195= IR_EX.Out={0,rS,0,17}                                 IR_EX-Out(S175)
	S196= IR_EX.Out31_26=0                                      IR_EX-Out(S175)
	S197= IR_EX.Out25_21=rS                                     IR_EX-Out(S175)
	S198= IR_EX.Out20_6=0                                       IR_EX-Out(S175)
	S199= IR_EX.Out5_0=17                                       IR_EX-Out(S175)
	S200= IR_EX.Out=>FU.IR_EX                                   Premise(F109)
	S201= FU.IR_EX={0,rS,0,17}                                  Path(S195,S200)
	S202= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F110)
	S203= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F111)
	S204= IR_EX.Out31_26=>CU_EX.Op                              Premise(F112)
	S205= CU_EX.Op=0                                            Path(S196,S204)
	S206= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F113)
	S207= CU_EX.IRFunc=17                                       Path(S199,S206)
	S208= IR_EX.Out=>IR_MEM.In                                  Premise(F114)
	S209= IR_MEM.In={0,rS,0,17}                                 Path(S195,S208)
	S210= FU.InEX_WReg=5'b00000                                 Premise(F115)
	S211= CtrlASIDIn=0                                          Premise(F116)
	S212= CtrlCP0=0                                             Premise(F117)
	S213= CP0[ASID]=pid                                         CP0-Hold(S151,S212)
	S214= CtrlEPCIn=0                                           Premise(F118)
	S215= CtrlExCodeIn=0                                        Premise(F119)
	S216= CtrlIMMU=0                                            Premise(F120)
	S217= CtrlPC=0                                              Premise(F121)
	S218= CtrlPCInc=0                                           Premise(F122)
	S219= PC[CIA]=addr                                          PC-Hold(S157,S218)
	S220= PC[Out]=addr+4                                        PC-Hold(S158,S217,S218)
	S221= CtrlIAddrReg=0                                        Premise(F123)
	S222= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S160,S221)
	S223= CtrlICache=0                                          Premise(F124)
	S224= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S162,S223)
	S225= CtrlIR_IMMU=0                                         Premise(F125)
	S226= CtrlICacheReg=0                                       Premise(F126)
	S227= CtrlIR_ID=0                                           Premise(F127)
	S228= [IR_ID]={0,rS,0,17}                                   IR_ID-Hold(S166,S227)
	S229= CtrlIMem=0                                            Premise(F128)
	S230= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S168,S229)
	S231= CtrlIRMux=0                                           Premise(F129)
	S232= CtrlGPR=0                                             Premise(F130)
	S233= GPR[rS]=a                                             GPR-Hold(S171,S232)
	S234= CtrlHi=0                                              Premise(F131)
	S235= [Hi]=FU(a)                                            Hi-Hold(S173,S234)
	S236= CtrlIR_EX=0                                           Premise(F132)
	S237= [IR_EX]={0,rS,0,17}                                   IR_EX-Hold(S175,S236)
	S238= CtrlIR_MEM=1                                          Premise(F133)
	S239= [IR_MEM]={0,rS,0,17}                                  IR_MEM-Write(S209,S238)
	S240= CtrlIR_DMMU1=0                                        Premise(F134)
	S241= CtrlIR_WB=0                                           Premise(F135)
	S242= CtrlIR_DMMU2=0                                        Premise(F136)

MEM	S243= CP0.ASID=pid                                          CP0-Read-ASID(S213)
	S244= PC.CIA=addr                                           PC-Out(S219)
	S245= PC.CIA31_28=addr[31:28]                               PC-Out(S219)
	S246= PC.Out=addr+4                                         PC-Out(S220)
	S247= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S222)
	S248= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S222)
	S249= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S222)
	S250= IR_ID.Out={0,rS,0,17}                                 IR-Out(S228)
	S251= IR_ID.Out31_26=0                                      IR-Out(S228)
	S252= IR_ID.Out25_21=rS                                     IR-Out(S228)
	S253= IR_ID.Out20_6=0                                       IR-Out(S228)
	S254= IR_ID.Out5_0=17                                       IR-Out(S228)
	S255= Hi.Out=FU(a)                                          Hi-Out(S235)
	S256= Hi.Out1_0={FU(a)}[1:0]                                Hi-Out(S235)
	S257= Hi.Out4_0={FU(a)}[4:0]                                Hi-Out(S235)
	S258= IR_EX.Out={0,rS,0,17}                                 IR_EX-Out(S237)
	S259= IR_EX.Out31_26=0                                      IR_EX-Out(S237)
	S260= IR_EX.Out25_21=rS                                     IR_EX-Out(S237)
	S261= IR_EX.Out20_6=0                                       IR_EX-Out(S237)
	S262= IR_EX.Out5_0=17                                       IR_EX-Out(S237)
	S263= IR_MEM.Out={0,rS,0,17}                                IR_MEM-Out(S239)
	S264= IR_MEM.Out31_26=0                                     IR_MEM-Out(S239)
	S265= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S239)
	S266= IR_MEM.Out20_6=0                                      IR_MEM-Out(S239)
	S267= IR_MEM.Out5_0=17                                      IR_MEM-Out(S239)
	S268= IR_MEM.Out=>FU.IR_MEM                                 Premise(F137)
	S269= FU.IR_MEM={0,rS,0,17}                                 Path(S263,S268)
	S270= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F138)
	S271= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F139)
	S272= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F140)
	S273= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F141)
	S274= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F142)
	S275= CU_MEM.Op=0                                           Path(S264,S274)
	S276= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F143)
	S277= CU_MEM.IRFunc=17                                      Path(S267,S276)
	S278= IR_MEM.Out=>IR_DMMU1.In                               Premise(F144)
	S279= IR_DMMU1.In={0,rS,0,17}                               Path(S263,S278)
	S280= IR_MEM.Out=>IR_WB.In                                  Premise(F145)
	S281= IR_WB.In={0,rS,0,17}                                  Path(S263,S280)
	S282= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F146)
	S283= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F147)
	S284= FU.InMEM_WReg=5'b00000                                Premise(F148)
	S285= CtrlASIDIn=0                                          Premise(F149)
	S286= CtrlCP0=0                                             Premise(F150)
	S287= CP0[ASID]=pid                                         CP0-Hold(S213,S286)
	S288= CtrlEPCIn=0                                           Premise(F151)
	S289= CtrlExCodeIn=0                                        Premise(F152)
	S290= CtrlIMMU=0                                            Premise(F153)
	S291= CtrlPC=0                                              Premise(F154)
	S292= CtrlPCInc=0                                           Premise(F155)
	S293= PC[CIA]=addr                                          PC-Hold(S219,S292)
	S294= PC[Out]=addr+4                                        PC-Hold(S220,S291,S292)
	S295= CtrlIAddrReg=0                                        Premise(F156)
	S296= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S222,S295)
	S297= CtrlICache=0                                          Premise(F157)
	S298= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S224,S297)
	S299= CtrlIR_IMMU=0                                         Premise(F158)
	S300= CtrlICacheReg=0                                       Premise(F159)
	S301= CtrlIR_ID=0                                           Premise(F160)
	S302= [IR_ID]={0,rS,0,17}                                   IR_ID-Hold(S228,S301)
	S303= CtrlIMem=0                                            Premise(F161)
	S304= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S230,S303)
	S305= CtrlIRMux=0                                           Premise(F162)
	S306= CtrlGPR=0                                             Premise(F163)
	S307= GPR[rS]=a                                             GPR-Hold(S233,S306)
	S308= CtrlHi=0                                              Premise(F164)
	S309= [Hi]=FU(a)                                            Hi-Hold(S235,S308)
	S310= CtrlIR_EX=0                                           Premise(F165)
	S311= [IR_EX]={0,rS,0,17}                                   IR_EX-Hold(S237,S310)
	S312= CtrlIR_MEM=0                                          Premise(F166)
	S313= [IR_MEM]={0,rS,0,17}                                  IR_MEM-Hold(S239,S312)
	S314= CtrlIR_DMMU1=1                                        Premise(F167)
	S315= [IR_DMMU1]={0,rS,0,17}                                IR_DMMU1-Write(S279,S314)
	S316= CtrlIR_WB=1                                           Premise(F168)
	S317= [IR_WB]={0,rS,0,17}                                   IR_WB-Write(S281,S316)
	S318= CtrlIR_DMMU2=0                                        Premise(F169)

MEM(DMMU1)	S319= CP0.ASID=pid                                          CP0-Read-ASID(S287)
	S320= PC.CIA=addr                                           PC-Out(S293)
	S321= PC.CIA31_28=addr[31:28]                               PC-Out(S293)
	S322= PC.Out=addr+4                                         PC-Out(S294)
	S323= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S296)
	S324= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S296)
	S325= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S296)
	S326= IR_ID.Out={0,rS,0,17}                                 IR-Out(S302)
	S327= IR_ID.Out31_26=0                                      IR-Out(S302)
	S328= IR_ID.Out25_21=rS                                     IR-Out(S302)
	S329= IR_ID.Out20_6=0                                       IR-Out(S302)
	S330= IR_ID.Out5_0=17                                       IR-Out(S302)
	S331= Hi.Out=FU(a)                                          Hi-Out(S309)
	S332= Hi.Out1_0={FU(a)}[1:0]                                Hi-Out(S309)
	S333= Hi.Out4_0={FU(a)}[4:0]                                Hi-Out(S309)
	S334= IR_EX.Out={0,rS,0,17}                                 IR_EX-Out(S311)
	S335= IR_EX.Out31_26=0                                      IR_EX-Out(S311)
	S336= IR_EX.Out25_21=rS                                     IR_EX-Out(S311)
	S337= IR_EX.Out20_6=0                                       IR_EX-Out(S311)
	S338= IR_EX.Out5_0=17                                       IR_EX-Out(S311)
	S339= IR_MEM.Out={0,rS,0,17}                                IR_MEM-Out(S313)
	S340= IR_MEM.Out31_26=0                                     IR_MEM-Out(S313)
	S341= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S313)
	S342= IR_MEM.Out20_6=0                                      IR_MEM-Out(S313)
	S343= IR_MEM.Out5_0=17                                      IR_MEM-Out(S313)
	S344= IR_DMMU1.Out={0,rS,0,17}                              IR_DMMU1-Out(S315)
	S345= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S315)
	S346= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S315)
	S347= IR_DMMU1.Out20_6=0                                    IR_DMMU1-Out(S315)
	S348= IR_DMMU1.Out5_0=17                                    IR_DMMU1-Out(S315)
	S349= IR_WB.Out={0,rS,0,17}                                 IR-Out(S317)
	S350= IR_WB.Out31_26=0                                      IR-Out(S317)
	S351= IR_WB.Out25_21=rS                                     IR-Out(S317)
	S352= IR_WB.Out20_6=0                                       IR-Out(S317)
	S353= IR_WB.Out5_0=17                                       IR-Out(S317)
	S354= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F170)
	S355= FU.IR_DMMU1={0,rS,0,17}                               Path(S344,S354)
	S356= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F171)
	S357= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F172)
	S358= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F173)
	S359= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F174)
	S360= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F175)
	S361= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F176)
	S362= CU_DMMU1.Op=0                                         Path(S345,S361)
	S363= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F177)
	S364= CU_DMMU1.IRFunc=17                                    Path(S348,S363)
	S365= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F178)
	S366= IR_DMMU2.In={0,rS,0,17}                               Path(S344,S365)
	S367= FU.InDMMU1_WReg=5'b00000                              Premise(F179)
	S368= CtrlASIDIn=0                                          Premise(F180)
	S369= CtrlCP0=0                                             Premise(F181)
	S370= CP0[ASID]=pid                                         CP0-Hold(S287,S369)
	S371= CtrlEPCIn=0                                           Premise(F182)
	S372= CtrlExCodeIn=0                                        Premise(F183)
	S373= CtrlIMMU=0                                            Premise(F184)
	S374= CtrlPC=0                                              Premise(F185)
	S375= CtrlPCInc=0                                           Premise(F186)
	S376= PC[CIA]=addr                                          PC-Hold(S293,S375)
	S377= PC[Out]=addr+4                                        PC-Hold(S294,S374,S375)
	S378= CtrlIAddrReg=0                                        Premise(F187)
	S379= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S296,S378)
	S380= CtrlICache=0                                          Premise(F188)
	S381= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S298,S380)
	S382= CtrlIR_IMMU=0                                         Premise(F189)
	S383= CtrlICacheReg=0                                       Premise(F190)
	S384= CtrlIR_ID=0                                           Premise(F191)
	S385= [IR_ID]={0,rS,0,17}                                   IR_ID-Hold(S302,S384)
	S386= CtrlIMem=0                                            Premise(F192)
	S387= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S304,S386)
	S388= CtrlIRMux=0                                           Premise(F193)
	S389= CtrlGPR=0                                             Premise(F194)
	S390= GPR[rS]=a                                             GPR-Hold(S307,S389)
	S391= CtrlHi=0                                              Premise(F195)
	S392= [Hi]=FU(a)                                            Hi-Hold(S309,S391)
	S393= CtrlIR_EX=0                                           Premise(F196)
	S394= [IR_EX]={0,rS,0,17}                                   IR_EX-Hold(S311,S393)
	S395= CtrlIR_MEM=0                                          Premise(F197)
	S396= [IR_MEM]={0,rS,0,17}                                  IR_MEM-Hold(S313,S395)
	S397= CtrlIR_DMMU1=0                                        Premise(F198)
	S398= [IR_DMMU1]={0,rS,0,17}                                IR_DMMU1-Hold(S315,S397)
	S399= CtrlIR_WB=0                                           Premise(F199)
	S400= [IR_WB]={0,rS,0,17}                                   IR_WB-Hold(S317,S399)
	S401= CtrlIR_DMMU2=1                                        Premise(F200)
	S402= [IR_DMMU2]={0,rS,0,17}                                IR_DMMU2-Write(S366,S401)

MEM(DMMU2)	S403= CP0.ASID=pid                                          CP0-Read-ASID(S370)
	S404= PC.CIA=addr                                           PC-Out(S376)
	S405= PC.CIA31_28=addr[31:28]                               PC-Out(S376)
	S406= PC.Out=addr+4                                         PC-Out(S377)
	S407= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S379)
	S408= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S379)
	S409= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S379)
	S410= IR_ID.Out={0,rS,0,17}                                 IR-Out(S385)
	S411= IR_ID.Out31_26=0                                      IR-Out(S385)
	S412= IR_ID.Out25_21=rS                                     IR-Out(S385)
	S413= IR_ID.Out20_6=0                                       IR-Out(S385)
	S414= IR_ID.Out5_0=17                                       IR-Out(S385)
	S415= Hi.Out=FU(a)                                          Hi-Out(S392)
	S416= Hi.Out1_0={FU(a)}[1:0]                                Hi-Out(S392)
	S417= Hi.Out4_0={FU(a)}[4:0]                                Hi-Out(S392)
	S418= IR_EX.Out={0,rS,0,17}                                 IR_EX-Out(S394)
	S419= IR_EX.Out31_26=0                                      IR_EX-Out(S394)
	S420= IR_EX.Out25_21=rS                                     IR_EX-Out(S394)
	S421= IR_EX.Out20_6=0                                       IR_EX-Out(S394)
	S422= IR_EX.Out5_0=17                                       IR_EX-Out(S394)
	S423= IR_MEM.Out={0,rS,0,17}                                IR_MEM-Out(S396)
	S424= IR_MEM.Out31_26=0                                     IR_MEM-Out(S396)
	S425= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S396)
	S426= IR_MEM.Out20_6=0                                      IR_MEM-Out(S396)
	S427= IR_MEM.Out5_0=17                                      IR_MEM-Out(S396)
	S428= IR_DMMU1.Out={0,rS,0,17}                              IR_DMMU1-Out(S398)
	S429= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S398)
	S430= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S398)
	S431= IR_DMMU1.Out20_6=0                                    IR_DMMU1-Out(S398)
	S432= IR_DMMU1.Out5_0=17                                    IR_DMMU1-Out(S398)
	S433= IR_WB.Out={0,rS,0,17}                                 IR-Out(S400)
	S434= IR_WB.Out31_26=0                                      IR-Out(S400)
	S435= IR_WB.Out25_21=rS                                     IR-Out(S400)
	S436= IR_WB.Out20_6=0                                       IR-Out(S400)
	S437= IR_WB.Out5_0=17                                       IR-Out(S400)
	S438= IR_DMMU2.Out={0,rS,0,17}                              IR_DMMU2-Out(S402)
	S439= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S402)
	S440= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S402)
	S441= IR_DMMU2.Out20_6=0                                    IR_DMMU2-Out(S402)
	S442= IR_DMMU2.Out5_0=17                                    IR_DMMU2-Out(S402)
	S443= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F201)
	S444= FU.IR_DMMU2={0,rS,0,17}                               Path(S438,S443)
	S445= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F202)
	S446= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F203)
	S447= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F204)
	S448= CU_DMMU2.Op=0                                         Path(S439,S447)
	S449= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F205)
	S450= CU_DMMU2.IRFunc=17                                    Path(S442,S449)
	S451= IR_DMMU2.Out=>IR_WB.In                                Premise(F206)
	S452= IR_WB.In={0,rS,0,17}                                  Path(S438,S451)
	S453= FU.InDMMU2_WReg=5'b00000                              Premise(F207)
	S454= CtrlASIDIn=0                                          Premise(F208)
	S455= CtrlCP0=0                                             Premise(F209)
	S456= CP0[ASID]=pid                                         CP0-Hold(S370,S455)
	S457= CtrlEPCIn=0                                           Premise(F210)
	S458= CtrlExCodeIn=0                                        Premise(F211)
	S459= CtrlIMMU=0                                            Premise(F212)
	S460= CtrlPC=0                                              Premise(F213)
	S461= CtrlPCInc=0                                           Premise(F214)
	S462= PC[CIA]=addr                                          PC-Hold(S376,S461)
	S463= PC[Out]=addr+4                                        PC-Hold(S377,S460,S461)
	S464= CtrlIAddrReg=0                                        Premise(F215)
	S465= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S379,S464)
	S466= CtrlICache=0                                          Premise(F216)
	S467= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S381,S466)
	S468= CtrlIR_IMMU=0                                         Premise(F217)
	S469= CtrlICacheReg=0                                       Premise(F218)
	S470= CtrlIR_ID=0                                           Premise(F219)
	S471= [IR_ID]={0,rS,0,17}                                   IR_ID-Hold(S385,S470)
	S472= CtrlIMem=0                                            Premise(F220)
	S473= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S387,S472)
	S474= CtrlIRMux=0                                           Premise(F221)
	S475= CtrlGPR=0                                             Premise(F222)
	S476= GPR[rS]=a                                             GPR-Hold(S390,S475)
	S477= CtrlHi=0                                              Premise(F223)
	S478= [Hi]=FU(a)                                            Hi-Hold(S392,S477)
	S479= CtrlIR_EX=0                                           Premise(F224)
	S480= [IR_EX]={0,rS,0,17}                                   IR_EX-Hold(S394,S479)
	S481= CtrlIR_MEM=0                                          Premise(F225)
	S482= [IR_MEM]={0,rS,0,17}                                  IR_MEM-Hold(S396,S481)
	S483= CtrlIR_DMMU1=0                                        Premise(F226)
	S484= [IR_DMMU1]={0,rS,0,17}                                IR_DMMU1-Hold(S398,S483)
	S485= CtrlIR_WB=1                                           Premise(F227)
	S486= [IR_WB]={0,rS,0,17}                                   IR_WB-Write(S452,S485)
	S487= CtrlIR_DMMU2=0                                        Premise(F228)
	S488= [IR_DMMU2]={0,rS,0,17}                                IR_DMMU2-Hold(S402,S487)

WB	S489= CP0.ASID=pid                                          CP0-Read-ASID(S456)
	S490= PC.CIA=addr                                           PC-Out(S462)
	S491= PC.CIA31_28=addr[31:28]                               PC-Out(S462)
	S492= PC.Out=addr+4                                         PC-Out(S463)
	S493= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S465)
	S494= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S465)
	S495= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S465)
	S496= IR_ID.Out={0,rS,0,17}                                 IR-Out(S471)
	S497= IR_ID.Out31_26=0                                      IR-Out(S471)
	S498= IR_ID.Out25_21=rS                                     IR-Out(S471)
	S499= IR_ID.Out20_6=0                                       IR-Out(S471)
	S500= IR_ID.Out5_0=17                                       IR-Out(S471)
	S501= Hi.Out=FU(a)                                          Hi-Out(S478)
	S502= Hi.Out1_0={FU(a)}[1:0]                                Hi-Out(S478)
	S503= Hi.Out4_0={FU(a)}[4:0]                                Hi-Out(S478)
	S504= IR_EX.Out={0,rS,0,17}                                 IR_EX-Out(S480)
	S505= IR_EX.Out31_26=0                                      IR_EX-Out(S480)
	S506= IR_EX.Out25_21=rS                                     IR_EX-Out(S480)
	S507= IR_EX.Out20_6=0                                       IR_EX-Out(S480)
	S508= IR_EX.Out5_0=17                                       IR_EX-Out(S480)
	S509= IR_MEM.Out={0,rS,0,17}                                IR_MEM-Out(S482)
	S510= IR_MEM.Out31_26=0                                     IR_MEM-Out(S482)
	S511= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S482)
	S512= IR_MEM.Out20_6=0                                      IR_MEM-Out(S482)
	S513= IR_MEM.Out5_0=17                                      IR_MEM-Out(S482)
	S514= IR_DMMU1.Out={0,rS,0,17}                              IR_DMMU1-Out(S484)
	S515= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S484)
	S516= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S484)
	S517= IR_DMMU1.Out20_6=0                                    IR_DMMU1-Out(S484)
	S518= IR_DMMU1.Out5_0=17                                    IR_DMMU1-Out(S484)
	S519= IR_WB.Out={0,rS,0,17}                                 IR-Out(S486)
	S520= IR_WB.Out31_26=0                                      IR-Out(S486)
	S521= IR_WB.Out25_21=rS                                     IR-Out(S486)
	S522= IR_WB.Out20_6=0                                       IR-Out(S486)
	S523= IR_WB.Out5_0=17                                       IR-Out(S486)
	S524= IR_DMMU2.Out={0,rS,0,17}                              IR_DMMU2-Out(S488)
	S525= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S488)
	S526= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S488)
	S527= IR_DMMU2.Out20_6=0                                    IR_DMMU2-Out(S488)
	S528= IR_DMMU2.Out5_0=17                                    IR_DMMU2-Out(S488)
	S529= IR_WB.Out=>FU.IR_WB                                   Premise(F229)
	S530= FU.IR_WB={0,rS,0,17}                                  Path(S519,S529)
	S531= IR_WB.Out31_26=>CU_WB.Op                              Premise(F230)
	S532= CU_WB.Op=0                                            Path(S520,S531)
	S533= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F231)
	S534= CU_WB.IRFunc=17                                       Path(S523,S533)
	S535= FU.InWB_WReg=5'b00000                                 Premise(F232)
	S536= CtrlASIDIn=0                                          Premise(F233)
	S537= CtrlCP0=0                                             Premise(F234)
	S538= CP0[ASID]=pid                                         CP0-Hold(S456,S537)
	S539= CtrlEPCIn=0                                           Premise(F235)
	S540= CtrlExCodeIn=0                                        Premise(F236)
	S541= CtrlIMMU=0                                            Premise(F237)
	S542= CtrlPC=0                                              Premise(F238)
	S543= CtrlPCInc=0                                           Premise(F239)
	S544= PC[CIA]=addr                                          PC-Hold(S462,S543)
	S545= PC[Out]=addr+4                                        PC-Hold(S463,S542,S543)
	S546= CtrlIAddrReg=0                                        Premise(F240)
	S547= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S465,S546)
	S548= CtrlICache=0                                          Premise(F241)
	S549= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S467,S548)
	S550= CtrlIR_IMMU=0                                         Premise(F242)
	S551= CtrlICacheReg=0                                       Premise(F243)
	S552= CtrlIR_ID=0                                           Premise(F244)
	S553= [IR_ID]={0,rS,0,17}                                   IR_ID-Hold(S471,S552)
	S554= CtrlIMem=0                                            Premise(F245)
	S555= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S473,S554)
	S556= CtrlIRMux=0                                           Premise(F246)
	S557= CtrlGPR=0                                             Premise(F247)
	S558= GPR[rS]=a                                             GPR-Hold(S476,S557)
	S559= CtrlHi=0                                              Premise(F248)
	S560= [Hi]=FU(a)                                            Hi-Hold(S478,S559)
	S561= CtrlIR_EX=0                                           Premise(F249)
	S562= [IR_EX]={0,rS,0,17}                                   IR_EX-Hold(S480,S561)
	S563= CtrlIR_MEM=0                                          Premise(F250)
	S564= [IR_MEM]={0,rS,0,17}                                  IR_MEM-Hold(S482,S563)
	S565= CtrlIR_DMMU1=0                                        Premise(F251)
	S566= [IR_DMMU1]={0,rS,0,17}                                IR_DMMU1-Hold(S484,S565)
	S567= CtrlIR_WB=0                                           Premise(F252)
	S568= [IR_WB]={0,rS,0,17}                                   IR_WB-Hold(S486,S567)
	S569= CtrlIR_DMMU2=0                                        Premise(F253)
	S570= [IR_DMMU2]={0,rS,0,17}                                IR_DMMU2-Hold(S488,S569)

POST	S538= CP0[ASID]=pid                                         CP0-Hold(S456,S537)
	S544= PC[CIA]=addr                                          PC-Hold(S462,S543)
	S545= PC[Out]=addr+4                                        PC-Hold(S463,S542,S543)
	S547= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S465,S546)
	S549= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S467,S548)
	S553= [IR_ID]={0,rS,0,17}                                   IR_ID-Hold(S471,S552)
	S555= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S473,S554)
	S558= GPR[rS]=a                                             GPR-Hold(S476,S557)
	S560= [Hi]=FU(a)                                            Hi-Hold(S478,S559)
	S562= [IR_EX]={0,rS,0,17}                                   IR_EX-Hold(S480,S561)
	S564= [IR_MEM]={0,rS,0,17}                                  IR_MEM-Hold(S482,S563)
	S566= [IR_DMMU1]={0,rS,0,17}                                IR_DMMU1-Hold(S484,S565)
	S568= [IR_WB]={0,rS,0,17}                                   IR_WB-Hold(S486,S567)
	S570= [IR_DMMU2]={0,rS,0,17}                                IR_DMMU2-Hold(S488,S569)

