// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

//==========

VL_INLINE_OPT void Vriscv_soc___024root___sequent__TOP__2(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___sequent__TOP__2\n"); );
    // Body
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0 = 0U;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0 = 0U;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0 = 0U;
    vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state;
    vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready;
    vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr;
    vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen;
    vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0 = 0U;
    vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
        = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId 
        = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail;
}

void Vriscv_soc___024unit____Vdpiimwrap_ramCtrl_TOP____024unit(QData/*63:0*/ raddr, QData/*63:0*/ &rdata, CData/*0:0*/ rflag, QData/*63:0*/ waddr, QData/*63:0*/ wdata, QData/*63:0*/ wmask, CData/*0:0*/ wen);

VL_INLINE_OPT void Vriscv_soc___024root___sequent__TOP__3(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___sequent__TOP__3\n"); );
    // Variables
    CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___w_r_pass1_val_T;
    CData/*3:0*/ riscv_soc__DOT__core__DOT__execute__DOT__valid;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mu_exu__io_valid;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2;
    CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__chose_chancel;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
    CData/*7:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
    CData/*5:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
    CData/*3:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail;
    CData/*2:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size;
    CData/*1:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0;
    CData/*1:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0;
    CData/*1:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0;
    CData/*0:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v0;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v1;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v2;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v3;
    CData/*1:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v4;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v4;
    CData/*1:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v5;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v5;
    CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0;
    CData/*2:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0;
    CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0;
    CData/*1:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0;
    CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en;
    CData/*6:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
    CData/*6:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w;
    CData/*6:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
    VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN;
    VlWide<4>/*127:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata;
    VlWide<4>/*127:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata;
    IData/*31:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0;
    VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0;
    VlWide<3>/*64:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor;
    VlWide<3>/*65:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend;
    VlWide<3>/*64:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem;
    VlWide<3>/*65:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q;
    VlWide<3>/*66:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2;
    VlWide<5>/*129:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1;
    VlWide<5>/*129:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result;
    VlWide<4>/*127:0*/ __Vtemp19;
    VlWide<4>/*127:0*/ __Vtemp20;
    VlWide<4>/*127:0*/ __Vtemp29;
    VlWide<4>/*127:0*/ __Vtemp30;
    VlWide<5>/*159:0*/ __Vtemp47;
    VlWide<5>/*159:0*/ __Vtemp48;
    VlWide<5>/*159:0*/ __Vtemp49;
    VlWide<9>/*287:0*/ __Vtemp50;
    VlWide<5>/*159:0*/ __Vtemp52;
    VlWide<5>/*159:0*/ __Vtemp53;
    VlWide<5>/*159:0*/ __Vtemp57;
    VlWide<5>/*159:0*/ __Vtemp58;
    VlWide<5>/*159:0*/ __Vtemp59;
    VlWide<13>/*415:0*/ __Vtemp68;
    VlWide<13>/*415:0*/ __Vtemp69;
    VlWide<5>/*159:0*/ __Vtemp76;
    VlWide<5>/*159:0*/ __Vtemp77;
    VlWide<3>/*95:0*/ __Vtemp100;
    VlWide<3>/*95:0*/ __Vtemp101;
    VlWide<3>/*95:0*/ __Vtemp135;
    VlWide<3>/*95:0*/ __Vtemp136;
    VlWide<3>/*95:0*/ __Vtemp137;
    VlWide<5>/*159:0*/ __Vtemp141;
    VlWide<5>/*159:0*/ __Vtemp147;
    VlWide<5>/*159:0*/ __Vtemp148;
    VlWide<3>/*95:0*/ __Vtemp154;
    VlWide<3>/*95:0*/ __Vtemp155;
    VlWide<3>/*95:0*/ __Vtemp164;
    VlWide<3>/*95:0*/ __Vtemp165;
    VlWide<3>/*95:0*/ __Vtemp166;
    VlWide<3>/*95:0*/ __Vtemp167;
    VlWide<3>/*95:0*/ __Vtemp168;
    VlWide<3>/*95:0*/ __Vtemp184;
    VlWide<3>/*95:0*/ __Vtemp185;
    VlWide<3>/*95:0*/ __Vtemp186;
    VlWide<3>/*95:0*/ __Vtemp187;
    VlWide<3>/*95:0*/ __Vtemp192;
    VlWide<3>/*95:0*/ __Vtemp196;
    VlWide<3>/*95:0*/ __Vtemp197;
    VlWide<4>/*127:0*/ __Vtemp215;
    VlWide<4>/*127:0*/ __Vtemp218;
    VlWide<4>/*127:0*/ __Vtemp230;
    VlWide<3>/*95:0*/ __Vtemp232;
    VlWide<16>/*511:0*/ __Vtemp257;
    VlWide<4>/*127:0*/ __Vtemp290;
    VlWide<4>/*127:0*/ __Vtemp291;
    VlWide<4>/*127:0*/ __Vtemp292;
    VlWide<4>/*127:0*/ __Vtemp293;
    VlWide<3>/*95:0*/ __Vtemp296;
    VlWide<3>/*95:0*/ __Vtemp297;
    VlWide<3>/*95:0*/ __Vtemp298;
    VlWide<3>/*95:0*/ __Vtemp299;
    VlWide<3>/*95:0*/ __Vtemp300;
    VlWide<64>/*2047:0*/ __Vtemp316;
    VlWide<68>/*2175:0*/ __Vtemp317;
    VlWide<72>/*2303:0*/ __Vtemp318;
    VlWide<76>/*2431:0*/ __Vtemp319;
    VlWide<80>/*2559:0*/ __Vtemp320;
    VlWide<84>/*2687:0*/ __Vtemp321;
    VlWide<88>/*2815:0*/ __Vtemp322;
    VlWide<92>/*2943:0*/ __Vtemp323;
    VlWide<96>/*3071:0*/ __Vtemp324;
    VlWide<100>/*3199:0*/ __Vtemp325;
    VlWide<104>/*3327:0*/ __Vtemp326;
    VlWide<108>/*3455:0*/ __Vtemp327;
    VlWide<112>/*3583:0*/ __Vtemp328;
    VlWide<116>/*3711:0*/ __Vtemp329;
    VlWide<120>/*3839:0*/ __Vtemp330;
    VlWide<124>/*3967:0*/ __Vtemp331;
    VlWide<128>/*4095:0*/ __Vtemp332;
    VlWide<132>/*4223:0*/ __Vtemp333;
    VlWide<136>/*4351:0*/ __Vtemp334;
    VlWide<140>/*4479:0*/ __Vtemp335;
    VlWide<144>/*4607:0*/ __Vtemp336;
    VlWide<148>/*4735:0*/ __Vtemp337;
    VlWide<152>/*4863:0*/ __Vtemp338;
    VlWide<156>/*4991:0*/ __Vtemp339;
    VlWide<160>/*5119:0*/ __Vtemp340;
    VlWide<164>/*5247:0*/ __Vtemp341;
    VlWide<168>/*5375:0*/ __Vtemp342;
    VlWide<172>/*5503:0*/ __Vtemp343;
    VlWide<176>/*5631:0*/ __Vtemp344;
    VlWide<180>/*5759:0*/ __Vtemp345;
    VlWide<184>/*5887:0*/ __Vtemp346;
    VlWide<188>/*6015:0*/ __Vtemp347;
    VlWide<192>/*6143:0*/ __Vtemp348;
    VlWide<196>/*6271:0*/ __Vtemp349;
    VlWide<200>/*6399:0*/ __Vtemp350;
    VlWide<204>/*6527:0*/ __Vtemp351;
    VlWide<208>/*6655:0*/ __Vtemp352;
    VlWide<212>/*6783:0*/ __Vtemp353;
    VlWide<216>/*6911:0*/ __Vtemp354;
    VlWide<220>/*7039:0*/ __Vtemp355;
    VlWide<224>/*7167:0*/ __Vtemp356;
    VlWide<228>/*7295:0*/ __Vtemp357;
    VlWide<232>/*7423:0*/ __Vtemp358;
    VlWide<236>/*7551:0*/ __Vtemp359;
    VlWide<240>/*7679:0*/ __Vtemp360;
    VlWide<244>/*7807:0*/ __Vtemp361;
    VlWide<248>/*7935:0*/ __Vtemp362;
    VlWide<252>/*8063:0*/ __Vtemp363;
    VlWide<256>/*8191:0*/ __Vtemp364;
    VlWide<64>/*2047:0*/ __Vtemp380;
    VlWide<68>/*2175:0*/ __Vtemp381;
    VlWide<72>/*2303:0*/ __Vtemp382;
    VlWide<76>/*2431:0*/ __Vtemp383;
    VlWide<80>/*2559:0*/ __Vtemp384;
    VlWide<84>/*2687:0*/ __Vtemp385;
    VlWide<88>/*2815:0*/ __Vtemp386;
    VlWide<92>/*2943:0*/ __Vtemp387;
    VlWide<96>/*3071:0*/ __Vtemp388;
    VlWide<100>/*3199:0*/ __Vtemp389;
    VlWide<104>/*3327:0*/ __Vtemp390;
    VlWide<108>/*3455:0*/ __Vtemp391;
    VlWide<112>/*3583:0*/ __Vtemp392;
    VlWide<116>/*3711:0*/ __Vtemp393;
    VlWide<120>/*3839:0*/ __Vtemp394;
    VlWide<124>/*3967:0*/ __Vtemp395;
    VlWide<128>/*4095:0*/ __Vtemp396;
    VlWide<132>/*4223:0*/ __Vtemp397;
    VlWide<136>/*4351:0*/ __Vtemp398;
    VlWide<140>/*4479:0*/ __Vtemp399;
    VlWide<144>/*4607:0*/ __Vtemp400;
    VlWide<148>/*4735:0*/ __Vtemp401;
    VlWide<152>/*4863:0*/ __Vtemp402;
    VlWide<156>/*4991:0*/ __Vtemp403;
    VlWide<160>/*5119:0*/ __Vtemp404;
    VlWide<164>/*5247:0*/ __Vtemp405;
    VlWide<168>/*5375:0*/ __Vtemp406;
    VlWide<172>/*5503:0*/ __Vtemp407;
    VlWide<176>/*5631:0*/ __Vtemp408;
    VlWide<180>/*5759:0*/ __Vtemp409;
    VlWide<184>/*5887:0*/ __Vtemp410;
    VlWide<188>/*6015:0*/ __Vtemp411;
    VlWide<192>/*6143:0*/ __Vtemp412;
    VlWide<196>/*6271:0*/ __Vtemp413;
    VlWide<200>/*6399:0*/ __Vtemp414;
    VlWide<204>/*6527:0*/ __Vtemp415;
    VlWide<208>/*6655:0*/ __Vtemp416;
    VlWide<212>/*6783:0*/ __Vtemp417;
    VlWide<216>/*6911:0*/ __Vtemp418;
    VlWide<220>/*7039:0*/ __Vtemp419;
    VlWide<224>/*7167:0*/ __Vtemp420;
    VlWide<228>/*7295:0*/ __Vtemp421;
    VlWide<232>/*7423:0*/ __Vtemp422;
    VlWide<236>/*7551:0*/ __Vtemp423;
    VlWide<240>/*7679:0*/ __Vtemp424;
    VlWide<244>/*7807:0*/ __Vtemp425;
    VlWide<248>/*7935:0*/ __Vtemp426;
    VlWide<252>/*8063:0*/ __Vtemp427;
    VlWide<256>/*8191:0*/ __Vtemp428;
    VlWide<64>/*2047:0*/ __Vtemp444;
    VlWide<68>/*2175:0*/ __Vtemp445;
    VlWide<72>/*2303:0*/ __Vtemp446;
    VlWide<76>/*2431:0*/ __Vtemp447;
    VlWide<80>/*2559:0*/ __Vtemp448;
    VlWide<84>/*2687:0*/ __Vtemp449;
    VlWide<88>/*2815:0*/ __Vtemp450;
    VlWide<92>/*2943:0*/ __Vtemp451;
    VlWide<96>/*3071:0*/ __Vtemp452;
    VlWide<100>/*3199:0*/ __Vtemp453;
    VlWide<104>/*3327:0*/ __Vtemp454;
    VlWide<108>/*3455:0*/ __Vtemp455;
    VlWide<112>/*3583:0*/ __Vtemp456;
    VlWide<116>/*3711:0*/ __Vtemp457;
    VlWide<120>/*3839:0*/ __Vtemp458;
    VlWide<124>/*3967:0*/ __Vtemp459;
    VlWide<128>/*4095:0*/ __Vtemp460;
    VlWide<132>/*4223:0*/ __Vtemp461;
    VlWide<136>/*4351:0*/ __Vtemp462;
    VlWide<140>/*4479:0*/ __Vtemp463;
    VlWide<144>/*4607:0*/ __Vtemp464;
    VlWide<148>/*4735:0*/ __Vtemp465;
    VlWide<152>/*4863:0*/ __Vtemp466;
    VlWide<156>/*4991:0*/ __Vtemp467;
    VlWide<160>/*5119:0*/ __Vtemp468;
    VlWide<164>/*5247:0*/ __Vtemp469;
    VlWide<168>/*5375:0*/ __Vtemp470;
    VlWide<172>/*5503:0*/ __Vtemp471;
    VlWide<176>/*5631:0*/ __Vtemp472;
    VlWide<180>/*5759:0*/ __Vtemp473;
    VlWide<184>/*5887:0*/ __Vtemp474;
    VlWide<188>/*6015:0*/ __Vtemp475;
    VlWide<192>/*6143:0*/ __Vtemp476;
    VlWide<196>/*6271:0*/ __Vtemp477;
    VlWide<200>/*6399:0*/ __Vtemp478;
    VlWide<204>/*6527:0*/ __Vtemp479;
    VlWide<208>/*6655:0*/ __Vtemp480;
    VlWide<212>/*6783:0*/ __Vtemp481;
    VlWide<216>/*6911:0*/ __Vtemp482;
    VlWide<220>/*7039:0*/ __Vtemp483;
    VlWide<224>/*7167:0*/ __Vtemp484;
    VlWide<228>/*7295:0*/ __Vtemp485;
    VlWide<232>/*7423:0*/ __Vtemp486;
    VlWide<236>/*7551:0*/ __Vtemp487;
    VlWide<240>/*7679:0*/ __Vtemp488;
    VlWide<244>/*7807:0*/ __Vtemp489;
    VlWide<248>/*7935:0*/ __Vtemp490;
    VlWide<252>/*8063:0*/ __Vtemp491;
    VlWide<256>/*8191:0*/ __Vtemp492;
    VlWide<64>/*2047:0*/ __Vtemp508;
    VlWide<68>/*2175:0*/ __Vtemp509;
    VlWide<72>/*2303:0*/ __Vtemp510;
    VlWide<76>/*2431:0*/ __Vtemp511;
    VlWide<80>/*2559:0*/ __Vtemp512;
    VlWide<84>/*2687:0*/ __Vtemp513;
    VlWide<88>/*2815:0*/ __Vtemp514;
    VlWide<92>/*2943:0*/ __Vtemp515;
    VlWide<96>/*3071:0*/ __Vtemp516;
    VlWide<100>/*3199:0*/ __Vtemp517;
    VlWide<104>/*3327:0*/ __Vtemp518;
    VlWide<108>/*3455:0*/ __Vtemp519;
    VlWide<112>/*3583:0*/ __Vtemp520;
    VlWide<116>/*3711:0*/ __Vtemp521;
    VlWide<120>/*3839:0*/ __Vtemp522;
    VlWide<124>/*3967:0*/ __Vtemp523;
    VlWide<128>/*4095:0*/ __Vtemp524;
    VlWide<132>/*4223:0*/ __Vtemp525;
    VlWide<136>/*4351:0*/ __Vtemp526;
    VlWide<140>/*4479:0*/ __Vtemp527;
    VlWide<144>/*4607:0*/ __Vtemp528;
    VlWide<148>/*4735:0*/ __Vtemp529;
    VlWide<152>/*4863:0*/ __Vtemp530;
    VlWide<156>/*4991:0*/ __Vtemp531;
    VlWide<160>/*5119:0*/ __Vtemp532;
    VlWide<164>/*5247:0*/ __Vtemp533;
    VlWide<168>/*5375:0*/ __Vtemp534;
    VlWide<172>/*5503:0*/ __Vtemp535;
    VlWide<176>/*5631:0*/ __Vtemp536;
    VlWide<180>/*5759:0*/ __Vtemp537;
    VlWide<184>/*5887:0*/ __Vtemp538;
    VlWide<188>/*6015:0*/ __Vtemp539;
    VlWide<192>/*6143:0*/ __Vtemp540;
    VlWide<196>/*6271:0*/ __Vtemp541;
    VlWide<200>/*6399:0*/ __Vtemp542;
    VlWide<204>/*6527:0*/ __Vtemp543;
    VlWide<208>/*6655:0*/ __Vtemp544;
    VlWide<212>/*6783:0*/ __Vtemp545;
    VlWide<216>/*6911:0*/ __Vtemp546;
    VlWide<220>/*7039:0*/ __Vtemp547;
    VlWide<224>/*7167:0*/ __Vtemp548;
    VlWide<228>/*7295:0*/ __Vtemp549;
    VlWide<232>/*7423:0*/ __Vtemp550;
    VlWide<236>/*7551:0*/ __Vtemp551;
    VlWide<240>/*7679:0*/ __Vtemp552;
    VlWide<244>/*7807:0*/ __Vtemp553;
    VlWide<248>/*7935:0*/ __Vtemp554;
    VlWide<252>/*8063:0*/ __Vtemp555;
    VlWide<256>/*8191:0*/ __Vtemp556;
    VlWide<4>/*127:0*/ __Vtemp559;
    VlWide<4>/*127:0*/ __Vtemp560;
    VlWide<4>/*127:0*/ __Vtemp563;
    VlWide<4>/*127:0*/ __Vtemp564;
    VlWide<4>/*127:0*/ __Vtemp572;
    VlWide<4>/*127:0*/ __Vtemp573;
    VlWide<16>/*511:0*/ __Vtemp576;
    VlWide<3>/*95:0*/ __Vtemp579;
    VlWide<3>/*95:0*/ __Vtemp582;
    VlWide<3>/*95:0*/ __Vtemp586;
    VlWide<3>/*95:0*/ __Vtemp590;
    VlWide<3>/*95:0*/ __Vtemp597;
    VlWide<3>/*95:0*/ __Vtemp601;
    VlWide<5>/*159:0*/ __Vtemp603;
    VlWide<5>/*159:0*/ __Vtemp604;
    VlWide<17>/*543:0*/ __Vtemp606;
    VlWide<3>/*95:0*/ __Vtemp610;
    VlWide<64>/*2047:0*/ __Vtemp629;
    VlWide<68>/*2175:0*/ __Vtemp630;
    VlWide<72>/*2303:0*/ __Vtemp631;
    VlWide<76>/*2431:0*/ __Vtemp632;
    VlWide<80>/*2559:0*/ __Vtemp633;
    VlWide<84>/*2687:0*/ __Vtemp634;
    VlWide<88>/*2815:0*/ __Vtemp635;
    VlWide<92>/*2943:0*/ __Vtemp636;
    VlWide<96>/*3071:0*/ __Vtemp637;
    VlWide<100>/*3199:0*/ __Vtemp638;
    VlWide<104>/*3327:0*/ __Vtemp639;
    VlWide<108>/*3455:0*/ __Vtemp640;
    VlWide<112>/*3583:0*/ __Vtemp641;
    VlWide<116>/*3711:0*/ __Vtemp642;
    VlWide<120>/*3839:0*/ __Vtemp643;
    VlWide<124>/*3967:0*/ __Vtemp644;
    VlWide<128>/*4095:0*/ __Vtemp645;
    VlWide<132>/*4223:0*/ __Vtemp646;
    VlWide<136>/*4351:0*/ __Vtemp647;
    VlWide<140>/*4479:0*/ __Vtemp648;
    VlWide<144>/*4607:0*/ __Vtemp649;
    VlWide<148>/*4735:0*/ __Vtemp650;
    VlWide<152>/*4863:0*/ __Vtemp651;
    VlWide<156>/*4991:0*/ __Vtemp652;
    VlWide<160>/*5119:0*/ __Vtemp653;
    VlWide<164>/*5247:0*/ __Vtemp654;
    VlWide<168>/*5375:0*/ __Vtemp655;
    VlWide<172>/*5503:0*/ __Vtemp656;
    VlWide<176>/*5631:0*/ __Vtemp657;
    VlWide<180>/*5759:0*/ __Vtemp658;
    VlWide<184>/*5887:0*/ __Vtemp659;
    VlWide<188>/*6015:0*/ __Vtemp660;
    VlWide<192>/*6143:0*/ __Vtemp661;
    VlWide<196>/*6271:0*/ __Vtemp662;
    VlWide<200>/*6399:0*/ __Vtemp663;
    VlWide<204>/*6527:0*/ __Vtemp664;
    VlWide<208>/*6655:0*/ __Vtemp665;
    VlWide<212>/*6783:0*/ __Vtemp666;
    VlWide<216>/*6911:0*/ __Vtemp667;
    VlWide<220>/*7039:0*/ __Vtemp668;
    VlWide<224>/*7167:0*/ __Vtemp669;
    VlWide<228>/*7295:0*/ __Vtemp670;
    VlWide<232>/*7423:0*/ __Vtemp671;
    VlWide<236>/*7551:0*/ __Vtemp672;
    VlWide<240>/*7679:0*/ __Vtemp673;
    VlWide<244>/*7807:0*/ __Vtemp674;
    VlWide<248>/*7935:0*/ __Vtemp675;
    VlWide<252>/*8063:0*/ __Vtemp676;
    VlWide<256>/*8191:0*/ __Vtemp677;
    VlWide<64>/*2047:0*/ __Vtemp693;
    VlWide<68>/*2175:0*/ __Vtemp694;
    VlWide<72>/*2303:0*/ __Vtemp695;
    VlWide<76>/*2431:0*/ __Vtemp696;
    VlWide<80>/*2559:0*/ __Vtemp697;
    VlWide<84>/*2687:0*/ __Vtemp698;
    VlWide<88>/*2815:0*/ __Vtemp699;
    VlWide<92>/*2943:0*/ __Vtemp700;
    VlWide<96>/*3071:0*/ __Vtemp701;
    VlWide<100>/*3199:0*/ __Vtemp702;
    VlWide<104>/*3327:0*/ __Vtemp703;
    VlWide<108>/*3455:0*/ __Vtemp704;
    VlWide<112>/*3583:0*/ __Vtemp705;
    VlWide<116>/*3711:0*/ __Vtemp706;
    VlWide<120>/*3839:0*/ __Vtemp707;
    VlWide<124>/*3967:0*/ __Vtemp708;
    VlWide<128>/*4095:0*/ __Vtemp709;
    VlWide<132>/*4223:0*/ __Vtemp710;
    VlWide<136>/*4351:0*/ __Vtemp711;
    VlWide<140>/*4479:0*/ __Vtemp712;
    VlWide<144>/*4607:0*/ __Vtemp713;
    VlWide<148>/*4735:0*/ __Vtemp714;
    VlWide<152>/*4863:0*/ __Vtemp715;
    VlWide<156>/*4991:0*/ __Vtemp716;
    VlWide<160>/*5119:0*/ __Vtemp717;
    VlWide<164>/*5247:0*/ __Vtemp718;
    VlWide<168>/*5375:0*/ __Vtemp719;
    VlWide<172>/*5503:0*/ __Vtemp720;
    VlWide<176>/*5631:0*/ __Vtemp721;
    VlWide<180>/*5759:0*/ __Vtemp722;
    VlWide<184>/*5887:0*/ __Vtemp723;
    VlWide<188>/*6015:0*/ __Vtemp724;
    VlWide<192>/*6143:0*/ __Vtemp725;
    VlWide<196>/*6271:0*/ __Vtemp726;
    VlWide<200>/*6399:0*/ __Vtemp727;
    VlWide<204>/*6527:0*/ __Vtemp728;
    VlWide<208>/*6655:0*/ __Vtemp729;
    VlWide<212>/*6783:0*/ __Vtemp730;
    VlWide<216>/*6911:0*/ __Vtemp731;
    VlWide<220>/*7039:0*/ __Vtemp732;
    VlWide<224>/*7167:0*/ __Vtemp733;
    VlWide<228>/*7295:0*/ __Vtemp734;
    VlWide<232>/*7423:0*/ __Vtemp735;
    VlWide<236>/*7551:0*/ __Vtemp736;
    VlWide<240>/*7679:0*/ __Vtemp737;
    VlWide<244>/*7807:0*/ __Vtemp738;
    VlWide<248>/*7935:0*/ __Vtemp739;
    VlWide<252>/*8063:0*/ __Vtemp740;
    VlWide<256>/*8191:0*/ __Vtemp741;
    VlWide<64>/*2047:0*/ __Vtemp757;
    VlWide<68>/*2175:0*/ __Vtemp758;
    VlWide<72>/*2303:0*/ __Vtemp759;
    VlWide<76>/*2431:0*/ __Vtemp760;
    VlWide<80>/*2559:0*/ __Vtemp761;
    VlWide<84>/*2687:0*/ __Vtemp762;
    VlWide<88>/*2815:0*/ __Vtemp763;
    VlWide<92>/*2943:0*/ __Vtemp764;
    VlWide<96>/*3071:0*/ __Vtemp765;
    VlWide<100>/*3199:0*/ __Vtemp766;
    VlWide<104>/*3327:0*/ __Vtemp767;
    VlWide<108>/*3455:0*/ __Vtemp768;
    VlWide<112>/*3583:0*/ __Vtemp769;
    VlWide<116>/*3711:0*/ __Vtemp770;
    VlWide<120>/*3839:0*/ __Vtemp771;
    VlWide<124>/*3967:0*/ __Vtemp772;
    VlWide<128>/*4095:0*/ __Vtemp773;
    VlWide<132>/*4223:0*/ __Vtemp774;
    VlWide<136>/*4351:0*/ __Vtemp775;
    VlWide<140>/*4479:0*/ __Vtemp776;
    VlWide<144>/*4607:0*/ __Vtemp777;
    VlWide<148>/*4735:0*/ __Vtemp778;
    VlWide<152>/*4863:0*/ __Vtemp779;
    VlWide<156>/*4991:0*/ __Vtemp780;
    VlWide<160>/*5119:0*/ __Vtemp781;
    VlWide<164>/*5247:0*/ __Vtemp782;
    VlWide<168>/*5375:0*/ __Vtemp783;
    VlWide<172>/*5503:0*/ __Vtemp784;
    VlWide<176>/*5631:0*/ __Vtemp785;
    VlWide<180>/*5759:0*/ __Vtemp786;
    VlWide<184>/*5887:0*/ __Vtemp787;
    VlWide<188>/*6015:0*/ __Vtemp788;
    VlWide<192>/*6143:0*/ __Vtemp789;
    VlWide<196>/*6271:0*/ __Vtemp790;
    VlWide<200>/*6399:0*/ __Vtemp791;
    VlWide<204>/*6527:0*/ __Vtemp792;
    VlWide<208>/*6655:0*/ __Vtemp793;
    VlWide<212>/*6783:0*/ __Vtemp794;
    VlWide<216>/*6911:0*/ __Vtemp795;
    VlWide<220>/*7039:0*/ __Vtemp796;
    VlWide<224>/*7167:0*/ __Vtemp797;
    VlWide<228>/*7295:0*/ __Vtemp798;
    VlWide<232>/*7423:0*/ __Vtemp799;
    VlWide<236>/*7551:0*/ __Vtemp800;
    VlWide<240>/*7679:0*/ __Vtemp801;
    VlWide<244>/*7807:0*/ __Vtemp802;
    VlWide<248>/*7935:0*/ __Vtemp803;
    VlWide<252>/*8063:0*/ __Vtemp804;
    VlWide<256>/*8191:0*/ __Vtemp805;
    VlWide<64>/*2047:0*/ __Vtemp821;
    VlWide<68>/*2175:0*/ __Vtemp822;
    VlWide<72>/*2303:0*/ __Vtemp823;
    VlWide<76>/*2431:0*/ __Vtemp824;
    VlWide<80>/*2559:0*/ __Vtemp825;
    VlWide<84>/*2687:0*/ __Vtemp826;
    VlWide<88>/*2815:0*/ __Vtemp827;
    VlWide<92>/*2943:0*/ __Vtemp828;
    VlWide<96>/*3071:0*/ __Vtemp829;
    VlWide<100>/*3199:0*/ __Vtemp830;
    VlWide<104>/*3327:0*/ __Vtemp831;
    VlWide<108>/*3455:0*/ __Vtemp832;
    VlWide<112>/*3583:0*/ __Vtemp833;
    VlWide<116>/*3711:0*/ __Vtemp834;
    VlWide<120>/*3839:0*/ __Vtemp835;
    VlWide<124>/*3967:0*/ __Vtemp836;
    VlWide<128>/*4095:0*/ __Vtemp837;
    VlWide<132>/*4223:0*/ __Vtemp838;
    VlWide<136>/*4351:0*/ __Vtemp839;
    VlWide<140>/*4479:0*/ __Vtemp840;
    VlWide<144>/*4607:0*/ __Vtemp841;
    VlWide<148>/*4735:0*/ __Vtemp842;
    VlWide<152>/*4863:0*/ __Vtemp843;
    VlWide<156>/*4991:0*/ __Vtemp844;
    VlWide<160>/*5119:0*/ __Vtemp845;
    VlWide<164>/*5247:0*/ __Vtemp846;
    VlWide<168>/*5375:0*/ __Vtemp847;
    VlWide<172>/*5503:0*/ __Vtemp848;
    VlWide<176>/*5631:0*/ __Vtemp849;
    VlWide<180>/*5759:0*/ __Vtemp850;
    VlWide<184>/*5887:0*/ __Vtemp851;
    VlWide<188>/*6015:0*/ __Vtemp852;
    VlWide<192>/*6143:0*/ __Vtemp853;
    VlWide<196>/*6271:0*/ __Vtemp854;
    VlWide<200>/*6399:0*/ __Vtemp855;
    VlWide<204>/*6527:0*/ __Vtemp856;
    VlWide<208>/*6655:0*/ __Vtemp857;
    VlWide<212>/*6783:0*/ __Vtemp858;
    VlWide<216>/*6911:0*/ __Vtemp859;
    VlWide<220>/*7039:0*/ __Vtemp860;
    VlWide<224>/*7167:0*/ __Vtemp861;
    VlWide<228>/*7295:0*/ __Vtemp862;
    VlWide<232>/*7423:0*/ __Vtemp863;
    VlWide<236>/*7551:0*/ __Vtemp864;
    VlWide<240>/*7679:0*/ __Vtemp865;
    VlWide<244>/*7807:0*/ __Vtemp866;
    VlWide<248>/*7935:0*/ __Vtemp867;
    VlWide<252>/*8063:0*/ __Vtemp868;
    VlWide<256>/*8191:0*/ __Vtemp869;
    VlWide<8>/*255:0*/ __Vtemp873;
    VlWide<8>/*255:0*/ __Vtemp876;
    QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1;
    QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2;
    QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data;
    QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data;
    QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1;
    QData/*63:0*/ __Vtask_ramCtrl__0__rdata;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
    QData/*53:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc;
    QData/*63:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0;
    QData/*63:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
    // Body
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v0 = 0U;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v1 = 0U;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v2 = 0U;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v3 = 0U;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v4 = 0U;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v5 = 0U;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0 = 0U;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w;
    __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0 = 0U;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
        = vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid;
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
        = vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush;
    Vriscv_soc___024unit____Vdpiimwrap_ramCtrl_TOP____024unit(
                                                              ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid)
                                                                ? vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr
                                                                : vlSelf->riscv_soc__DOT___core_io_axi_bus_ar_bits_araddr), __Vtask_ramCtrl__0__rdata, (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_2), vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr, 
                                                              ((0U 
                                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))
                                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata
                                                                : 
                                                               ((1U 
                                                                 == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))
                                                                 ? vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata
                                                                 : 0ULL)), 
                                                              (((QData)((IData)(
                                                                                (((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb) 
                                                                                >> 7U)))) 
                                                                                << 0x18U) 
                                                                                | ((0xff0000U 
                                                                                & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb) 
                                                                                >> 6U)))) 
                                                                                << 0x10U)) 
                                                                                | ((0xff00U 
                                                                                & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb) 
                                                                                >> 5U)))) 
                                                                                << 8U)) 
                                                                                | (0xffU 
                                                                                & (- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb) 
                                                                                >> 4U)))))))))) 
                                                                << 0x20U) 
                                                               | (QData)((IData)(
                                                                                (((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb) 
                                                                                >> 3U)))) 
                                                                                << 0x18U) 
                                                                                | ((0xff0000U 
                                                                                & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb) 
                                                                                >> 2U)))) 
                                                                                << 0x10U)) 
                                                                                | ((0xff00U 
                                                                                & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb) 
                                                                                >> 1U)))) 
                                                                                << 8U)) 
                                                                                | (0xffU 
                                                                                & (- (IData)(
                                                                                (1U 
                                                                                & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb))))))))))), 
                                                              ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w) 
                                                               & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_valid)));
    vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata 
        = __Vtask_ramCtrl__0__rdata;
    if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN) {
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0 
            = vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_pc;
        vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0 = 1U;
        __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN) {
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0 
            = (1U & ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3) 
                       << 3U) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2) 
                                  << 2U) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1) 
                                             << 1U) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0)))) 
                     >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail)));
        vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0 = 1U;
        __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_except 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_is_except));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok 
        = ((~ (IData)(vlSelf->reset)) & ((~ (IData)(vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rlast)) 
                                         & (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready) 
                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_2)) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok))));
    if (vlSelf->reset) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid) {
        if ((2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[0U]))) {
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
                = (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                         - (IData)(1U)));
        } else if ((1U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[0U]))) {
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
                = (7U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)));
        }
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN) {
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0 
            = ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_pc 
                              >> 2U))) ? (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_data 
                                                  >> 0x20U))
                : (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_data));
        vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0 = 1U;
        __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[3U]);
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[3U]);
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[3U]);
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[3U]);
    }
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok 
        = ((~ (IData)(vlSelf->reset)) & ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid)) 
                                         & (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready) 
                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_AXI_Bus_aw_valid_T_9)) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok))));
    if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid) 
          & (2U != (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[0U]))) 
         & (1U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[0U])))) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT____Vlvbound1 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        if ((5U >= (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))) {
            __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT____Vlvbound1;
            vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0 = 1U;
            __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head;
        }
    }
    if (vlSelf->reset) {
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr = 0ULL;
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen = 0U;
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready = 1U;
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid = 0U;
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state = 0U;
    } else if (vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state) {
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state)) 
                       | (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid))) 
                      | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4))))) {
            vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr 
                = (8ULL + vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr);
            vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen 
                = (0xfU & ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen) 
                           - (IData)(1U)));
        }
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
            = ((((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state) 
                 & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid)) 
                & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4)) 
               | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready));
        if (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state) 
             & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid))) {
            vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4)));
        }
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state 
            = ((((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state)) 
                 | (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid))) 
                | (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4))) 
               & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state));
    } else {
        vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_2));
        if (vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1) {
            vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr 
                = (8ULL + vlSelf->riscv_soc__DOT___core_io_axi_bus_ar_bits_araddr);
            vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen 
                = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0))
                    ? 1U : (0xfU & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0))));
        }
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1)) 
               & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready));
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1) 
               | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
        vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1) 
               | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state));
    }
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_r_index 
        = ((IData)(vlSelf->reset) ? 0U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_tag_valid_index));
    if (vlSelf->reset) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk1__DOT___T_3 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w));
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk1__DOT___T_3));
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)
                ? 0U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk1__DOT___T_3));
    }
    if (vlSelf->reset) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail 
            = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail)));
    }
    if (vlSelf->reset) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt = 0U;
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_7) {
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid) {
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_ICache_bus_r_ready_T_1)
                    ? 1U : 2U);
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 0U;
        } else if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid) {
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_DCache_bus_r_ready_T_1)
                    ? 1U : 2U);
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 1U;
        } else if (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid) {
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus1_ready_T_1)));
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 2U;
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk2__DOT___T_9 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid) 
                   & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w)));
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk2__DOT___T_9)
                    ? (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus2_ready_T_4)))
                    : 0U);
            vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId 
                = (3U & (- (IData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk2__DOT___T_9))));
        }
    } else if ((((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_ICache_bus_r_ready_T_1))) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                     - (IData)(1U)));
    } else if ((((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_DCache_bus_r_ready_T_1))) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                     - (IData)(1U)));
    } else if ((((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus1_ready_T_1))) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                     - (IData)(1U)));
    } else if (((((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid)) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus2_ready_T_4)) 
                & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w)))) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                     - (IData)(1U)));
    }
    if (vlSelf->reset) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail = 0U;
    } else if (((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_valid))) {
        vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail 
            = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail)));
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[3U] = 0U;
    } else {
        VL_EXTEND_WQ(128,54, __Vtemp19, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag);
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = __Vtemp19[0U];
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = __Vtemp19[1U];
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = __Vtemp19[2U];
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = __Vtemp19[3U];
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[3U] = 0U;
    } else {
        VL_EXTEND_WQ(128,54, __Vtemp20, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag);
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = __Vtemp20[0U];
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = __Vtemp20[1U];
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = __Vtemp20[2U];
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = __Vtemp20[3U];
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[0U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])));
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[1U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])));
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[2U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])));
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[3U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])));
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[0U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])));
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[1U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])));
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[2U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])));
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[3U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])));
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A)))))) {
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[3U] = 0U;
    } else {
        VL_EXTEND_WQ(128,54, __Vtemp29, (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                         >> 0xaU));
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = __Vtemp29[0U];
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = __Vtemp29[1U];
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = __Vtemp29[2U];
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = __Vtemp29[3U];
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[3U] = 0U;
    } else {
        VL_EXTEND_WQ(128,54, __Vtemp30, (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                         >> 0xaU));
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = __Vtemp30[0U];
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = __Vtemp30[1U];
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = __Vtemp30[2U];
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = __Vtemp30[3U];
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_valid = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_valid 
            = (((0U != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                        >> 0x1fU)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid)) 
               & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)));
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp = 0xffffffffffffffffULL;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state = 0U;
    } else {
        if ((1U & (~ ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid))) 
                       | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w))) 
                      | (0U != (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr))))))) {
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip 
                = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata));
        }
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime 
            = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime);
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) 
                      | (~ (((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w)) 
                            & (0x4000U == (0xffffU 
                                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr))))))))) {
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata;
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) {
            vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__unnamedblk1__DOT___GEN 
                = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state)) 
                         | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready)))));
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__unnamedblk1__DOT___GEN) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready));
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__unnamedblk1__DOT___GEN) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready));
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state));
        }
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid)))))) {
            vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata 
                = ((0xbff8U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr)))
                    ? vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime
                    : ((0x4000U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr)))
                        ? vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp
                        : ((0U != (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr)))
                            ? 0ULL : (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip)))));
        }
    }
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready 
        = (1U & ((IData)(vlSelf->reset) | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) 
                                           | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__valid)
                                               ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram))
                                               : (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready)))));
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr = 0ULL;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w = 0U;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready = 1U;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready = 0U;
    } else {
        vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_AXI_Bus_aw_valid_T_9));
        vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready) 
               & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_valid));
        vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___GEN 
            = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6)) 
                     | (~ (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast))));
        if (vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5) {
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
                = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr
                    : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))
                        ? vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr
                        : 0ULL));
        } else if (vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6) {
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
                = (8ULL + vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr);
        }
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5) 
               | ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___GEN) 
                  & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w)));
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5)) 
               & (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6) 
                   & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast)) 
                  | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready)));
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5) 
               | ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___GEN) 
                  & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)));
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) {
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head 
            = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head)));
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) {
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq) {
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail 
            = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail)));
    }
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size 
        = ((IData)(vlSelf->reset) ? 0U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)
                                           ? 0U : (7U 
                                                   & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size) 
                                                       + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size)) 
                                                      - (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq)))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data 
            = vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_rd_csr_data;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_is_pre = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_is_pre 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory
            [vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail];
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_commit = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_commit 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid;
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) {
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v0 = 1U;
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) {
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v1 = 1U;
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) {
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v2 = 1U;
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) {
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v3 = 1U;
    }
    if (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)) 
         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq))) {
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v4 = 1U;
        __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v4 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail;
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN) {
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v5 = 1U;
        __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v5 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    }
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_valid 
        = ((~ (IData)(vlSelf->reset)) & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)) 
                                         & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready)
                                             ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory
                                            [vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail]
                                             : (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_valid))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_27 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x1bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_27 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x1aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x19U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x18U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x17U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x16U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (7U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (9U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (6U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0xaU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (8U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_28 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x1cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_28 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_29 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x1dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_29 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_30 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x1eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_30 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_31 = 0ULL;
    } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
                & (0x1fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_31 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_is_w 
        = ((~ (IData)(vlSelf->reset)) & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2) 
                                         & ((0U != 
                                             (7U & 
                                              ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                               >> 2U))) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_wdata 
        = ((IData)(vlSelf->reset) ? 0ULL : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2)
                                             ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data
                                             : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2)
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                                                  ? 
                                                 (((QData)((IData)(
                                                                   (- (IData)(
                                                                              (1U 
                                                                               & (IData)(
                                                                                (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data 
                                                                                >> 0x1fU))))))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data)))
                                                  : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data)
                                                 : 0ULL)));
    if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) {
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                      ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___PHT_ext_R1_data))
                          ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___PHT_ext_R1_data)
                          : ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___PHT_ext_R1_data)))
                      : ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___PHT_ext_R1_data))
                          ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___PHT_ext_R1_data)
                          : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___PHT_ext_R1_data) 
                             - (IData)(1U)))));
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0 = 1U;
        __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                >> 3U)));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_w_valid 
        = ((~ (IData)(vlSelf->reset)) & (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2)) 
                                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_is_reg)) 
                                          & (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_addr))) 
                                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready)));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)
                ? ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
                    ? 8U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___GEN))
                : 0U);
    }
    if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict))) {
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[0U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc) 
               << 2U);
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[1U] 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc) 
                >> 0x1eU) | ((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc 
                                      >> 0x20U)) << 2U));
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[2U] 
            = (((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                         >> 9U)) << 3U) | ((4U & ((IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                           >> 2U)) 
                                                  << 2U)) 
                                           | ((IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc 
                                                       >> 0x20U)) 
                                              >> 0x1eU)));
        __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[3U] 
            = (0x4000000U | (((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 9U)) >> 0x1dU) 
                             | ((IData)(((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 9U) >> 0x20U)) 
                                << 3U)));
        __Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0 = 1U;
        __Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                >> 3U)));
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state = 0U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___T_2 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_valid_T) 
               & ((0U != (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                          >> 0x1fU)) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready)
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint)
                       ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus2_ready_T_4)
                       : (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___T_2));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1 
                = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state)) 
                         | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___T_2))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0U] 
                    = (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata);
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[1U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[2U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 8U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[3U] 
                    = (IData)(((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                >> 8U) >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[4U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 0x10U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[5U] 
                    = (IData)(((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                >> 0x10U) >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[6U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 0x18U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[7U] 
                    = (IData)(((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                >> 0x18U) >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[8U] 
                    = (IData)((QData)((IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                               >> 0x20U))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[9U] 
                    = (IData)(((QData)((IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                >> 0x20U))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xaU] 
                    = (IData)((QData)((IData)((0xffffffU 
                                               & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                          >> 0x28U))))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xbU] 
                    = (IData)(((QData)((IData)((0xffffffU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                           >> 0x28U))))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xcU] 
                    = (IData)((QData)((IData)((0xffffU 
                                               & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                          >> 0x30U))))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xdU] 
                    = (IData)(((QData)((IData)((0xffffU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                           >> 0x30U))))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xeU] 
                    = (IData)((QData)((IData)((0xffU 
                                               & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                          >> 0x38U))))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xfU] 
                    = (IData)(((QData)((IData)((0xffU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                           >> 0x38U))))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                    = (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[
                                        (((IData)(0x3fU) 
                                          + (0x1c0U 
                                             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr) 
                                                << 6U))) 
                                         >> 5U)])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[
                                                    (0xeU 
                                                     & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr) 
                                                        << 1U))])));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data 
                    = ((0x18U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                        ? (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data))
                        : ((8U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                            ? (((QData)((IData)((- (IData)(
                                                           (1U 
                                                            & (IData)(
                                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                                                                       >> 0x1fU))))))) 
                                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data)))
                            : ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                ? (QData)((IData)((0xffffU 
                                                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data))))
                                : ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                    ? (((- (QData)((IData)(
                                                           (1U 
                                                            & (IData)(
                                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                                                                       >> 0xfU)))))) 
                                        << 0x10U) | (QData)((IData)(
                                                                    (0xffffU 
                                                                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data)))))
                                    : ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                        ? (QData)((IData)(
                                                          (0xffU 
                                                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data))))
                                        : ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                            ? (((- (QData)((IData)(
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                                                                               >> 7U)))))) 
                                                << 8U) 
                                               | (QData)((IData)(
                                                                 (0xffU 
                                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data)))))
                                            : ((0xcU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data
                                                : 0ULL)))))));
            }
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid)));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid) {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata 
                    = (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[0U])));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___GEN;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType;
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__w_mem_en));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data = 0ULL;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid;
        }
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0)
                   ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w))
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en)));
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt = 0U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[0U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[1U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[2U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[3U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[4U] 
            = (3U & (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U]));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T_1 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state));
        __Vtemp47[0U] = 1U;
        __Vtemp47[1U] = 0U;
        __Vtemp47[2U] = 0U;
        __Vtemp47[3U] = 0U;
        __Vtemp47[4U] = 0U;
        VL_ADD_W(5, __Vtemp48, __Vtemp47, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9);
        __Vtemp49[0U] = __Vtemp48[0U];
        __Vtemp49[1U] = __Vtemp48[1U];
        __Vtemp49[2U] = __Vtemp48[2U];
        __Vtemp49[3U] = __Vtemp48[3U];
        __Vtemp49[4U] = (3U & __Vtemp48[4U]);
        VL_EXTEND_WW(260,130, __Vtemp50, __Vtemp49);
        __Vtemp52[0U] = 1U;
        __Vtemp52[1U] = 0U;
        __Vtemp52[2U] = 0U;
        __Vtemp52[3U] = 0U;
        __Vtemp52[4U] = 0U;
        VL_ADD_W(5, __Vtemp53, __Vtemp52, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9);
        __Vtemp57[0U] = 1U;
        __Vtemp57[1U] = 0U;
        __Vtemp57[2U] = 0U;
        __Vtemp57[3U] = 0U;
        __Vtemp57[4U] = 0U;
        __Vtemp58[0U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[0U];
        __Vtemp58[1U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[1U];
        __Vtemp58[2U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[2U];
        __Vtemp58[3U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[3U];
        __Vtemp58[4U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[4U];
        VL_ADD_W(5, __Vtemp59, __Vtemp57, __Vtemp58);
        __Vtemp68[0U] = 0U;
        __Vtemp68[1U] = 0U;
        __Vtemp68[2U] = 0U;
        __Vtemp68[3U] = 0U;
        __Vtemp68[4U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                         << 2U);
        __Vtemp68[5U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                          >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                                       << 2U));
        __Vtemp68[6U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                          >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                                       << 2U));
        __Vtemp68[7U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                          >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                                       << 2U));
        __Vtemp68[8U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                          << 4U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                                     >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                                                  << 2U)));
        __Vtemp68[9U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                          >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                                       << 4U));
        __Vtemp68[0xaU] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                            >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                                         << 4U));
        __Vtemp68[0xbU] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                            >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                                         << 4U));
        __Vtemp68[0xcU] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                            >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                                         << 4U));
        VL_EXTEND_WW(391,390, __Vtemp69, __Vtemp68);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0U] 
            = __Vtemp69[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[1U] 
            = __Vtemp69[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[2U] 
            = __Vtemp69[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[3U] 
            = __Vtemp69[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[4U] 
            = __Vtemp69[4U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[5U] 
            = __Vtemp69[5U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[6U] 
            = __Vtemp69[6U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[7U] 
            = __Vtemp69[7U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[8U] 
            = __Vtemp69[8U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[9U] 
            = __Vtemp69[9U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xaU] 
            = __Vtemp69[0xaU];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xbU] 
            = __Vtemp69[0xbU];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xcU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                << 7U) | __Vtemp69[0xcU]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xdU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                >> 0x19U) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                             << 7U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xeU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                >> 0x19U) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                             << 7U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xfU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                >> 0x19U) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                             << 7U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x10U] 
            = ((__Vtemp59[0U] << 9U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                                         >> 0x19U) 
                                        | (0x80U & 
                                           (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                                            << 7U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x11U] 
            = ((0xffU & (__Vtemp59[0U] >> 0x17U)) | 
               ((0x100U & (__Vtemp59[0U] >> 0x17U)) 
                | (__Vtemp59[1U] << 9U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x12U] 
            = ((0xffU & (__Vtemp59[1U] >> 0x17U)) | 
               ((0x100U & (__Vtemp59[1U] >> 0x17U)) 
                | (__Vtemp59[2U] << 9U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x13U] 
            = ((0xffU & (__Vtemp59[2U] >> 0x17U)) | 
               ((0x100U & (__Vtemp59[2U] >> 0x17U)) 
                | (__Vtemp59[3U] << 9U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x14U] 
            = ((0xffU & (__Vtemp59[3U] >> 0x17U)) | 
               ((__Vtemp53[0U] << 0xaU) | ((0x100U 
                                            & (__Vtemp59[3U] 
                                               >> 0x17U)) 
                                           | (0x200U 
                                              & (__Vtemp59[4U] 
                                                 << 9U)))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x15U] 
            = ((0xffU & (__Vtemp53[0U] >> 0x16U)) | 
               ((0x300U & (__Vtemp53[0U] >> 0x16U)) 
                | (__Vtemp53[1U] << 0xaU)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x16U] 
            = ((0xffU & (__Vtemp53[1U] >> 0x16U)) | 
               ((0x300U & (__Vtemp53[1U] >> 0x16U)) 
                | (__Vtemp53[2U] << 0xaU)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x17U] 
            = ((0xffU & (__Vtemp53[2U] >> 0x16U)) | 
               ((0x300U & (__Vtemp53[2U] >> 0x16U)) 
                | (__Vtemp53[3U] << 0xaU)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x18U] 
            = ((0xffU & (__Vtemp53[3U] >> 0x16U)) | 
               ((0x300U & (__Vtemp53[3U] >> 0x16U)) 
                | ((__Vtemp50[0U] << 0xcU) | (0xc00U 
                                              & (__Vtemp53[4U] 
                                                 << 0xaU)))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x19U] 
            = ((0xffU & (__Vtemp50[0U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[0U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[0U] >> 0x14U)) 
                   | (__Vtemp50[1U] << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1aU] 
            = ((0xffU & (__Vtemp50[1U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[1U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[1U] >> 0x14U)) 
                   | (__Vtemp50[2U] << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1bU] 
            = ((0xffU & (__Vtemp50[2U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[2U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[2U] >> 0x14U)) 
                   | (__Vtemp50[3U] << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1cU] 
            = ((0xffU & (__Vtemp50[3U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[3U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[3U] >> 0x14U)) 
                   | (__Vtemp50[4U] << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1dU] 
            = ((0xffU & (__Vtemp50[4U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[4U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[4U] >> 0x14U)) 
                   | (__Vtemp50[5U] << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1eU] 
            = ((0xffU & (__Vtemp50[5U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[5U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[5U] >> 0x14U)) 
                   | (__Vtemp50[6U] << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1fU] 
            = ((0xffU & (__Vtemp50[6U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[6U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[6U] >> 0x14U)) 
                   | (__Vtemp50[7U] << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x20U] 
            = ((0xffU & (__Vtemp50[7U] >> 0x14U)) | 
               ((0x300U & (__Vtemp50[7U] >> 0x14U)) 
                | ((0xc00U & (__Vtemp50[7U] >> 0x14U)) 
                   | (__Vtemp50[8U] << 0xcU))));
        if ((0x40fU >= (0x7ffU & ((IData)(0x82U) * 
                                  (7U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))) {
            __Vtemp76[0U] = (((0U == (0x1fU & ((IData)(0x82U) 
                                               * (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                               ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                       ((IData)(1U) 
                                        + (0x3fU & 
                                           (((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x82U) 
                                                 * 
                                                 (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                (0x3fU & (((IData)(0x82U) 
                                           * (7U & 
                                              vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                          >> 5U))] 
                                >> (0x1fU & ((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp76[1U] = (((0U == (0x1fU & ((IData)(0x82U) 
                                               * (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                               ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                       ((IData)(2U) 
                                        + (0x3fU & 
                                           (((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x82U) 
                                                 * 
                                                 (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                ((IData)(1U) + (0x3fU 
                                                & (((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                   >> 5U)))] 
                                >> (0x1fU & ((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp76[2U] = (((0U == (0x1fU & ((IData)(0x82U) 
                                               * (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                               ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                       ((IData)(3U) 
                                        + (0x3fU & 
                                           (((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x82U) 
                                                 * 
                                                 (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                ((IData)(2U) + (0x3fU 
                                                & (((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                   >> 5U)))] 
                                >> (0x1fU & ((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp76[3U] = (((0U == (0x1fU & ((IData)(0x82U) 
                                               * (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                               ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                       ((IData)(4U) 
                                        + (0x3fU & 
                                           (((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x82U) 
                                                 * 
                                                 (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                ((IData)(3U) + (0x3fU 
                                                & (((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                   >> 5U)))] 
                                >> (0x1fU & ((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp76[4U] = (((0U == (0x1fU & ((IData)(0x82U) 
                                               * (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                               ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                       ((IData)(5U) 
                                        + (0x3fU & 
                                           (((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                            >> 5U)))] 
                                       << ((IData)(0x20U) 
                                           - (0x1fU 
                                              & ((IData)(0x82U) 
                                                 * 
                                                 (7U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                ((IData)(4U) + (0x3fU 
                                                & (((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                   >> 5U)))] 
                                >> (0x1fU & ((IData)(0x82U) 
                                             * (7U 
                                                & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
        } else {
            __Vtemp76[0U] = 0U;
            __Vtemp76[1U] = 0U;
            __Vtemp76[2U] = 0U;
            __Vtemp76[3U] = 0U;
            __Vtemp76[4U] = 0U;
        }
        VL_ADD_W(5, __Vtemp77, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result, __Vtemp76);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
            = __Vtemp77[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
            = __Vtemp77[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
            = __Vtemp77[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
            = __Vtemp77[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[4U] 
            = (3U & __Vtemp77[4U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_1 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T_1)) 
               & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__mul__io_valid)));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__mul__io_valid) {
                if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                        = (IData)((0x1ffffffffULL & 
                                   (- (QData)((IData)(
                                                      (1U 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                  >> 0x1fU))))))));
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                        = (IData)(((0x1ffffffffULL 
                                    & (- (QData)((IData)(
                                                         (1U 
                                                          & (IData)(
                                                                    (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                     >> 0x1fU))))))) 
                                   >> 0x20U));
                } else {
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                   >> 0x20U));
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                        = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                 & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                            >> 0x3fU))));
                }
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
                    = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                       << 1U);
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                        >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                                     << 1U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                    = ((4U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                              << 2U)) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                                          >> 0x1fU) 
                                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                                            << 1U)));
                if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                        = (- (IData)((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                    >> 0x1fU)))));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                        = (- (IData)((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                    >> 0x1fU)))));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                        = (- (IData)((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                    >> 0x1fU)))));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                        = (3U & (- (IData)((1U & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                          >> 0x1fU))))));
                } else {
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                   >> 0x20U));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                        = ((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                            ? (- (IData)((1U & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                        >> 0x3fU)))))
                            : 0U);
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                        = ((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                            ? (- (IData)((1U & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                        >> 0x3fU)))))
                            : 0U);
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                        = ((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                            ? (3U & (- (IData)((1U 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                           >> 0x3fU))))))
                            : 0U);
                }
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType;
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType = 0U;
            }
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T_1) {
                __Vtemp100[0U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                                   << 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
                                                >> 2U));
                __Vtemp100[1U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                                   << 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                                                >> 2U));
                __Vtemp100[2U] = (1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                                        >> 2U));
                VL_EXTEND_WW(67,65, __Vtemp101, __Vtemp100);
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
                    = __Vtemp101[0U];
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                    = __Vtemp101[1U];
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                    = __Vtemp101[2U];
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                    = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                       << 2U);
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                        >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                                     << 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                        >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                                     << 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                        >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                                     << 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                    = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                       >> 0x1eU);
            }
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_2 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state) 
                << 6U) | ((((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt))
                             ? 2U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                           << 2U) | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__mul__io_valid)));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_2) 
                     >> (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state) 
                               << 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[4U] 
            = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
               << 2U);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[5U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[6U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[7U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[8U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
                << 4U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                           >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[4U] 
                                        << 2U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[9U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xaU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xbU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xcU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
                << 6U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                           >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[4U] 
                                        << 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xdU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xeU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xfU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0x10U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
                             << 6U));
        if ((0x207U >= (0x3ffU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(1U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      (0x1fU & (((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                >> 5U))] >> (0x1fU 
                                             & ((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(2U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(1U) + (0x1fU & (((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                               >> 5U)))] 
                      >> (0x1fU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(3U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(2U) + (0x1fU & (((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                               >> 5U)))] 
                      >> (0x1fU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(4U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(3U) + (0x1fU & (((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                               >> 5U)))] 
                      >> (0x1fU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
                = (3U & (((0U == (0x1fU & ((IData)(0x82U) 
                                           * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                           ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                                   ((IData)(5U) + (0x1fU 
                                                   & (((IData)(0x82U) 
                                                       * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x82U) 
                                                   * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                            ((IData)(4U) + (0x1fU & 
                                            (((IData)(0x82U) 
                                              * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x82U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] = 0U;
        }
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_1) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_4 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt) 
                << 0x15U) | (0x3f80U & (((IData)(1U) 
                                         + (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt)) 
                                        << 7U)));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt 
            = ((0x1bU >= (0x1fU & ((IData)(7U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                ? (0x7fU & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_4 
                            >> (0x1fU & ((IData)(7U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))
                : 0U);
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready = 1U;
    } else {
        if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
                = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                = (IData)(((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                            ? 0ULL : (0x1ffffffffULL 
                                      & (- (QData)((IData)(
                                                           (1U 
                                                            & (IData)(
                                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                                       >> 0x1fU)))))))));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U] 
                = (IData)((((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                             ? 0ULL : (0x1ffffffffULL 
                                       & (- (QData)((IData)(
                                                            (1U 
                                                             & (IData)(
                                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                                        >> 0x1fU)))))))) 
                           >> 0x20U));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[0U] 
                = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                    ? 0U : (- (IData)((1U & (IData)(
                                                    (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                     >> 0x1fU))))));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[1U] 
                = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                    ? 0U : (- (IData)((1U & (IData)(
                                                    (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                     >> 0x1fU))))));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[2U] 
                = (1U & ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                          ? 0U : (- (IData)((1U & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                           >> 0x1fU)))))));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
                = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                           >> 0x20U));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U] 
                = (1U & ((~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U)) & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                >> 0x3fU))));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[0U] 
                = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                    ? 0U : (- (IData)((1U & (IData)(
                                                    (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                     >> 0x3fU))))));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[1U] 
                = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                    ? 0U : (- (IData)((1U & (IData)(
                                                    (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                     >> 0x3fU))))));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[2U] 
                = (1U & ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                          ? 0U : (- (IData)((1U & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                           >> 0x3fU)))))));
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[1U] 
            = (IData)(((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                        ? 0ULL : (0x1ffffffffULL & 
                                  (- (QData)((IData)(
                                                     (1U 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                 >> 0x1fU)))))))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[2U] 
            = (IData)((((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                         ? 0ULL : (0x1ffffffffULL & 
                                   (- (QData)((IData)(
                                                      (1U 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                  >> 0x1fU)))))))) 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[1U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[2U] 
            = (1U & ((~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                         >> 2U)) & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                            >> 0x3fU))));
        if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[0U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[1U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[2U];
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[0U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[1U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[2U];
        }
        __Vtemp135[0U] = 1U;
        __Vtemp135[1U] = 0U;
        __Vtemp135[2U] = 0U;
        __Vtemp136[0U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U]);
        __Vtemp136[1U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U]);
        __Vtemp136[2U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U]);
        VL_ADD_W(3, __Vtemp137, __Vtemp135, __Vtemp136);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U] 
            = __Vtemp137[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U] 
            = __Vtemp137[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[2U] 
            = (1U & __Vtemp137[2U]);
        __Vtemp141[0U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                          << 1U);
        __Vtemp141[1U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                           >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                                        << 1U));
        __Vtemp141[2U] = (((IData)((((QData)((IData)(
                                                     vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U])))) 
                           << 3U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                                      >> 0x1fU) | (
                                                   vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
                                                   << 1U)));
        __Vtemp141[3U] = (((IData)((((QData)((IData)(
                                                     vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U])))) 
                           >> 0x1dU) | ((IData)(((((QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]))) 
                                                 >> 0x20U)) 
                                        << 3U));
        __Vtemp141[4U] = ((IData)(((((QData)((IData)(
                                                     vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]))) 
                                   >> 0x20U)) >> 0x1dU);
        __Vtemp147[0U] = ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                                 ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U]))
                           ? 0U : 1U);
        __Vtemp147[1U] = 0U;
        if ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                   ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U]))) {
            __Vtemp147[2U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                              << 2U);
            __Vtemp147[3U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                               >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                                            << 2U));
            __Vtemp147[4U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                               >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
                                            << 2U));
        } else {
            __Vtemp147[2U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U] 
                              << 2U);
            __Vtemp147[3U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U] 
                               >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U] 
                                            << 2U));
            __Vtemp147[4U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U] 
                               >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[2U] 
                                            << 2U));
        }
        VL_ADD_W(5, __Vtemp148, __Vtemp141, __Vtemp147);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[0U] 
            = __Vtemp148[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[1U] 
            = __Vtemp148[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[2U] 
            = __Vtemp148[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
            = __Vtemp148[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
            = (7U & __Vtemp148[4U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[0U] 
            = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
               << 1U);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[1U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
                >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                             << 1U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U] 
                             << 1U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2 
            = (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6 
            = (1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                     ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0 
            = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
               & ((((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                     ^ (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
                        >> 1U)) & (0U != ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                                           | vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U]) 
                                          | vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U]))) 
                   | (0U == (((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                               ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U]) 
                              | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                                 ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U])) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                                ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[2U])))) 
                  | (0U == (((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                              ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U]) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                                ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U])) 
                            | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                               ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U])))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_1 
            = (((1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2))) 
               & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T) {
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid) {
                if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[0U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[1U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[2U];
                } else {
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[0U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[1U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[2U];
                }
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[0U];
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[1U];
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[2U];
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType;
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready));
        }
        VL_ADD_W(3, __Vtemp154, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor);
        VL_ADD_W(3, __Vtemp155, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor);
        VL_ADD_W(3, __Vtemp164, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor);
        __Vtemp165[0U] = 1U;
        __Vtemp165[1U] = 0U;
        __Vtemp165[2U] = 0U;
        __Vtemp166[0U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[0U]);
        __Vtemp166[1U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[1U]);
        __Vtemp166[2U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U]);
        VL_ADD_W(3, __Vtemp167, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem, __Vtemp166);
        VL_ADD_W(3, __Vtemp168, __Vtemp165, __Vtemp167);
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[0U] 
                = ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                          ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U]))
                    ? __Vtemp164[0U] : __Vtemp168[0U]);
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[1U] 
                = ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                          ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U]))
                    ? __Vtemp164[1U] : __Vtemp168[1U]);
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[0U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[1U] = 0U;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[2U] 
            = (((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
                 << 0x1fU) | (0x7ffffffeU & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[2U] 
                                             >> 1U))) 
               | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)
                   ? (1U & ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                                   ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U]))
                             ? __Vtemp164[2U] : __Vtemp168[2U]))
                   : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[3U] 
            = ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
                      >> 1U)) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
                                  << 0x1fU) | (0x7ffffffeU 
                                               & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
                                                  >> 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[4U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                << 2U) | ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
                                 >> 1U)) | (2U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
                                                  >> 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[5U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[6U] 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                  ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]
                  : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp154[0U] : __Vtemp155[0U])) 
                << 3U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                           >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                                        << 2U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[7U] 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                  ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]
                  : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp154[0U] : __Vtemp155[0U])) 
                >> 0x1dU) | (((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                                     | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U]
                               : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                                   ? __Vtemp154[1U]
                                   : __Vtemp155[1U])) 
                             << 3U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[8U] 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                  ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U]
                  : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp154[1U] : __Vtemp155[1U])) 
                >> 0x1dU) | (8U & (((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                                           | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                                     ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U]
                                     : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                                         ? __Vtemp154[2U]
                                         : __Vtemp155[2U])) 
                                   << 3U)));
        if ((0x103U >= (0x1ffU & ((IData)(0x41U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                = (((0U == (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x41U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x41U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                      (0xfU & (((IData)(0x41U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x41U) 
                                             * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                = (((0U == (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x41U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x41U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                      ((IData)(1U) + (0xfU & (((IData)(0x41U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                      >> (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                           * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                           ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                                   ((IData)(3U) + (0xfU 
                                                   & (((IData)(0x41U) 
                                                       * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x41U) 
                                                   * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                            ((IData)(2U) + (0xfU & 
                                            (((IData)(0x41U) 
                                              * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x41U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] = 0U;
        }
        __Vtemp184[0U] = 1U;
        __Vtemp184[1U] = 0U;
        __Vtemp184[2U] = 0U;
        VL_SUB_W(3, __Vtemp185, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q, __Vtemp184);
        __Vtemp186[0U] = 1U;
        __Vtemp186[1U] = 0U;
        __Vtemp186[2U] = 0U;
        VL_ADD_W(3, __Vtemp187, __Vtemp186, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q);
        __Vtemp192[0U] = 1U;
        __Vtemp192[1U] = 0U;
        __Vtemp192[2U] = 0U;
        __Vtemp196[0U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                          << 1U);
        __Vtemp196[1U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                           >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                                        << 1U));
        __Vtemp196[2U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                           >> 0x1fU) | (2U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
                                              << 1U)));
        VL_ADD_W(3, __Vtemp197, __Vtemp192, __Vtemp196);
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[0U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[1U];
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[0U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[1U] = 0U;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[0U] 
                << 2U) | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)
                           ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[2U]
                           : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[3U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[0U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[1U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[4U] 
            = ((__Vtemp197[0U] << 4U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[1U] 
                                          >> 0x1eU) 
                                         | (0xcU & 
                                            (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[2U] 
                                             << 2U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[5U] 
            = ((__Vtemp197[0U] >> 0x1cU) | (__Vtemp197[1U] 
                                            << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[6U] 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp185[0U] : __Vtemp187[0U])
                  : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U]) 
                << 6U) | ((__Vtemp197[1U] >> 0x1cU) 
                          | (0x30U & (__Vtemp197[2U] 
                                      << 4U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[7U] 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp185[0U] : __Vtemp187[0U])
                  : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U]) 
                >> 0x1aU) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                               ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                                   ? __Vtemp185[1U]
                                   : __Vtemp187[1U])
                               : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U]) 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[8U] 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp185[1U] : __Vtemp187[1U])
                  : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U]) 
                >> 0x1aU) | (0xc0U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                                        ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                                            ? __Vtemp185[2U]
                                            : __Vtemp187[2U])
                                        : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U]) 
                                      << 6U)));
        if ((0x107U >= (0x1ffU & ((IData)(0x42U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                = (((0U == (0x1fU & ((IData)(0x42U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x42U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x42U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                      (0xfU & (((IData)(0x42U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x42U) 
                                             * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                = (((0U == (0x1fU & ((IData)(0x42U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x42U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x42U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(1U) + (0xfU & (((IData)(0x42U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                      >> (0x1fU & ((IData)(0x42U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
                = (3U & (((0U == (0x1fU & ((IData)(0x42U) 
                                           * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                           ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                                   ((IData)(3U) + (0xfU 
                                                   & (((IData)(0x42U) 
                                                       * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x42U) 
                                                   * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                            ((IData)(2U) + (0xfU & 
                                            (((IData)(0x42U) 
                                              * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x42U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] = 0U;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_4 
            = (0x30U | ((((0x40U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt))
                           ? 2U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                         << 2U) | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_4) 
                     >> (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state) 
                               << 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_5 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))))
                  ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt)
                  : 0U) << 0x15U) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt) 
                                      << 0xeU) | (0x3f80U 
                                                  & (((IData)(1U) 
                                                      + (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt)) 
                                                     << 7U))));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt 
            = ((0x1bU >= (0x1fU & ((IData)(7U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                ? (0x7fU & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_5 
                            >> (0x1fU & ((IData)(7U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))
                : 0U);
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_1) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w)));
    }
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle 
        = ((IData)(vlSelf->reset) ? 0ULL : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T)
                                             ? ((0xb00U 
                                                 == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))
                                                 ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
                                                 : 
                                                (1ULL 
                                                 + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle))
                                             : (1ULL 
                                                + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle)));
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) {
        if ((0xb02U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))) {
            __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        } else if (vlSelf->riscv_soc__DOT__core__DOT___execute_io_commit) {
            __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
                = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret);
        }
    } else if (vlSelf->riscv_soc__DOT__core__DOT___execute_io_commit) {
        __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
            = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret);
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready = 1U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state = 0U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_valid) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready)) 
                & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T))) 
               & (3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN 
            = (QData)((IData)((0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                                >> 4U)))));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___LRU_1_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_4 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_1_hit));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_7 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit) 
                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid))) 
               | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_1_hit) 
                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid))));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_4) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_7));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_9 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_10 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_ICache_bus_r_ready_T_1));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_9) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast));
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) 
                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_4)
                       ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit))
                       : ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) 
                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid)) 
                           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid)))
                           ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___LRU_1_T)
                           : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid)))));
            if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) 
                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_4)) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_7))) {
                vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit)
                        ? ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                          >> 3U))) ? 
                           (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[2U])))
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[0U]))))
                        : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                          >> 3U))) ? 
                           (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[2U])))
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[0U])))));
            }
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
                    = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0;
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_4)
                        ? (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_7)))
                        : 1U);
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
                    = ((3U <= (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
                = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0)));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) 
                   & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_4)) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_7))));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_2 
                = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_9) 
                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_10)) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready));
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_2) {
                vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata 
                    = ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                      >> 3U))) ? vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata
                        : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))));
            }
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1) {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_2) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
                = ((((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_9)) 
                     | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_10))) 
                    | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast))) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid));
        }
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3)) 
                       | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid))) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0))))) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr 
                = (0xfffffffffffffff0ULL & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr);
        }
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_9) 
                            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_10))))))) {
            VL_EXTEND_WQ(128,64, __Vtemp215, vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata);
            if (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast) {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
                    = (IData)((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
                    = (IData)(((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))) 
                               >> 0x20U));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
                    = (IData)(vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata);
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
                    = (IData)((vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata 
                               >> 0x20U));
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
                    = __Vtemp215[0U];
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
                    = __Vtemp215[1U];
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
                    = __Vtemp215[2U];
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
                    = __Vtemp215[3U];
            }
        }
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write)));
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) 
             & (3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)))) {
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid))) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit 
                = VL_SHIFTL_QQQ(64,64,64, 1ULL, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN);
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit)
                    ? (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                       | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit)
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_1_hit)
                        ? (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                           & (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit))
                        : ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) 
                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid)) 
                            & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val) 
                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid)))
                            ? ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___LRU_1_T))
                                ? (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                                   & (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit))
                                : (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                                   | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit))
                            : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) 
                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid))
                                ? (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                                   & (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit))
                                : (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                                   | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit)))));
        }
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 = 0x80000000ULL;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3 = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 = 0U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_addr_ready) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush)
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc
                        : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc
                            : (4ULL + vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0))));
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
                = ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
                = ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
        }
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush)));
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)))))) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc;
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0 = 0ULL;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1 = 0ULL;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2 = 0ULL;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3 = 0ULL;
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head = 0U;
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid));
            if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) {
                __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head 
                    = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)));
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) {
                __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head 
                    = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)));
            }
        }
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0)));
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1)));
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2)));
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3)));
    }
    if (vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory__v0;
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head;
    if (vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory__v0;
    }
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state 
        = vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr 
        = vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
        = vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen 
        = vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
        = vlSelf->__Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid;
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail;
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId;
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail;
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready 
        = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
        = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w 
        = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w;
    if (vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_ext__DOT__Memory__v0;
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v0) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory[0U] = 0U;
    }
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v1) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory[1U] = 0U;
    }
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v2) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory[2U] = 0U;
    }
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v3) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory[3U] = 0U;
    }
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v4) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v4] = 0U;
    }
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v5) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory__v5] = 1U;
    }
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory__v0;
    }
    if (__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0][0U] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[0U];
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0][1U] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[1U];
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0][2U] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[2U];
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0][3U] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory__v0[3U];
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType;
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready;
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
        = __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush;
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4 = (0U 
                                                  == (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen));
    vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rlast 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_7 
        = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt));
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish = 1U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0 
            = (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit 
            = VL_SHIFTL_QQQ(64,64,64, 1ULL, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0 
            = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
               == (0x3fffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U])))));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2 
            = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
               == (0x3fffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U])))));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T)) 
               | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2) 
                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_1 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_7 
            = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_2_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_0_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11 
            = (1U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_0_T) 
                      & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))) 
                     | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_2_T) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_2 
            = (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_7)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_3 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_7) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12 
            = (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_13 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_DCache_bus_r_ready_T_1));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_14 
            = (((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
                & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_15 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_19 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready) 
               & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
                  & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_21 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_19) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4 
            = (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_5 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_21)
                  ? 3U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state)) 
                << 4U) | ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3)
                             ? (2U | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6))
                             : 2U) << 2U) | (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_DCache_valid)));
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_5) 
                     >> (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state) 
                               << 1U))));
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_DCache_valid))) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata;
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wstrb;
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w;
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
                = (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                   >> 0xaU);
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index 
                = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                                    >> 4U)));
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
                = (0xfU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)
                       ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_21) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready)))));
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_DCache_valid) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[0U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[1U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[2U] 
                = (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata);
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[3U] 
                = (IData)((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
                           >> 0x20U));
            VL_EXTEND_WQ(128,64, __Vtemp218, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata);
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[0U] 
                = __Vtemp218[0U];
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[1U] 
                = __Vtemp218[1U];
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[2U] 
                = __Vtemp218[2U];
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[3U] 
                = __Vtemp218[3U];
            if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2) {
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_6 
                    = (1U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3) 
                              | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_7))) 
                             | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11))));
                if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3)) 
                               | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6))) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w))))) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata 
                        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0)
                            ? ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                ? (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U]))))
                            : ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                ? (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U])))));
                }
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb 
                    = ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                        ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb) 
                           << 8U) : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb));
                if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_1) {
                    if ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))) {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[0U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[1U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[2U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[3U];
                    } else {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[0U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[1U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[2U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[3U];
                    }
                }
                if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3) 
                              | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_3)))))) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata 
                        = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))
                            ? (((QData)((IData)(vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U])))
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U]))));
                    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt = 1U;
                }
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_6) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast));
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
                    = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6)) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish));
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_6) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish));
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___GEN_7 
                    = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_13)) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast));
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___T_16 
                    = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt));
                if ((1U & (~ ((((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)) 
                                | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_13))) 
                               | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast))) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w))))) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata 
                        = ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                            ? vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))));
                }
                if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___GEN_7) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb = 0xffffU;
                }
                if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_13))) {
                    VL_EXTEND_WQ(128,64, __Vtemp230, vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata);
                    if (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast) {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                                ? ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[0U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[0U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
                                   | ((IData)((((QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U])))) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])))
                                : (IData)((((QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U])))));
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                                ? ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[1U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[1U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
                                   | ((IData)(((((QData)((IData)(
                                                                 vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))) 
                                               >> 0x20U)) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])))
                                : (IData)(((((QData)((IData)(
                                                             vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))) 
                                           >> 0x20U)));
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                                ? ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[2U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[2U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
                                   | ((IData)(vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])))
                                : (IData)(vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata));
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                                ? ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[3U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[3U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
                                   | ((IData)((vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata 
                                               >> 0x20U)) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])))
                                : (IData)((vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata 
                                           >> 0x20U)));
                    } else {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                            = __Vtemp230[0U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                            = __Vtemp230[1U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                            = __Vtemp230[2U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                            = __Vtemp230[3U];
                    }
                }
                if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)) 
                               | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_14))) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_15))))) {
                    if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___T_16) {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
                            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt) 
                                     - (IData)(1U)));
                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata 
                            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag)
                                ? (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U]))));
                    } else {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
                            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt) 
                                     - (IData)(1U)));
                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata 
                            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag)
                                ? (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U]))));
                    }
                }
                if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_14))) {
                    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
                        = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_15)) 
                           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___T_16) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast)));
                }
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___GEN_7) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish));
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
                    = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_19)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish));
            }
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
                = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_1) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)
                       ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_21) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write)))));
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)))))) {
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk5__DOT___GEN_8 
                = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
                    << 0xaU) | (QData)((IData)(((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index) 
                                                << 4U))));
            if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3) {
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
                    = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0)));
                if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6)))) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr 
                        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk5__DOT___GEN_8;
                }
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
                    = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_7)
                              ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T)
                              : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T)));
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr 
                    = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk5__DOT___GEN_8;
            }
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
            = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write))) 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit) 
               | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid);
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
                       | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)
                    : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
                       & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
            = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write))) 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit) 
               | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid);
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
                       | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)
                    : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
                       & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid 
            = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
                     & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                         ? (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3)) 
                             | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_6))) 
                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid))
                         : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)
                             ? (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_13)) 
                                 | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast))) 
                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid))
                             : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid))))));
        if ((1U & (~ ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2))) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3)) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_3)))))) {
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr 
                = ((((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))
                      ? (((QData)((IData)(vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U])) 
                          << 0x20U) | (QData)((IData)(
                                                      vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U])))
                      : (((QData)((IData)(vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U])) 
                          << 0x20U) | (QData)((IData)(
                                                      vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U])))) 
                    << 0xaU) | (QData)((IData)(((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index) 
                                                << 4U))));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_2) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)
                       ? (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_14)) 
                           | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_15))) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)))));
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_2) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)
                       ? ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_19)) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready)))));
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0)
                    ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                       | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2)
                        ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                           & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                        : ((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T) 
                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T)))
                            ? ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))
                                ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                                : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                            : ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T))
                                ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                                : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)))));
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc = 0ULL;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___T 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___T) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___T) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T;
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken 
                    = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[2U] 
                       & 1U);
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken = 0U;
            }
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_target_next_pc_T;
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_valid = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_valid 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__valid;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr;
    }
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid = 0U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___GEN 
            = (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_tag_valid_index));
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_fence_i) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready))) {
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid = 0ULL;
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid = 0ULL;
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__chose_bit 
                = (1ULL << (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                             >> 4U))));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
                = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write))) 
                    & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__chose_bit) 
                   | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid);
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
                = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write))) 
                    & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__chose_bit) 
                   | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid);
        }
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram0_valid_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid 
            = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram0_valid_T));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram1_valid_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid 
            = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram1_valid_T));
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_time_irq = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_soft_irq = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid_next_pc = 0U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__time_irq 
            = (((vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
                 <= vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime) 
                & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus 
                           >> 3U))) & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mie 
                                               >> 7U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__soft_irq 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip) 
                & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus 
                           >> 3U))) & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mie 
                                               >> 3U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___reg_valid_next_pc_T 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__time_irq) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__soft_irq)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_is_except));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_time_irq 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__time_irq;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_soft_irq 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__soft_irq;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___reg_valid_next_pc_T)
                ? (0xfffffffffffffffcULL & (((0x305U 
                                              == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T))
                                             ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
                                             : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec))
                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T)
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_target_next_pc_T
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_next_pc)
                        ? vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mepc
                        : 0ULL)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid_next_pc 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___reg_valid_next_pc_T) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_next_pc));
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready 
        = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index 
        = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
        = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp;
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime;
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip;
    __Vtemp232[1U] = (IData)((((QData)((IData)((((- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                >> 0xfU)))) 
                                                 << 0x18U) 
                                                | ((0xff0000U 
                                                    & ((- (IData)(
                                                                  (1U 
                                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                      >> 0xeU)))) 
                                                       << 0x10U)) 
                                                   | ((0xff00U 
                                                       & ((- (IData)(
                                                                     (1U 
                                                                      & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                         >> 0xdU)))) 
                                                          << 8U)) 
                                                      | (0xffU 
                                                         & (- (IData)(
                                                                      (1U 
                                                                       & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                          >> 0xcU)))))))))) 
                               << 0x20U) | (QData)((IData)(
                                                           (((- (IData)(
                                                                        (1U 
                                                                         & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                            >> 0xbU)))) 
                                                             << 0x18U) 
                                                            | ((0xff0000U 
                                                                & ((- (IData)(
                                                                              (1U 
                                                                               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 0xaU)))) 
                                                                   << 0x10U)) 
                                                               | ((0xff00U 
                                                                   & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 9U)))) 
                                                                      << 8U)) 
                                                                  | (0xffU 
                                                                     & (- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 8U))))))))))));
    __Vtemp232[2U] = (IData)(((((QData)((IData)((((- (IData)(
                                                             (1U 
                                                              & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                 >> 0xfU)))) 
                                                  << 0x18U) 
                                                 | ((0xff0000U 
                                                     & ((- (IData)(
                                                                   (1U 
                                                                    & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                       >> 0xeU)))) 
                                                        << 0x10U)) 
                                                    | ((0xff00U 
                                                        & ((- (IData)(
                                                                      (1U 
                                                                       & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                          >> 0xdU)))) 
                                                           << 8U)) 
                                                       | (0xffU 
                                                          & (- (IData)(
                                                                       (1U 
                                                                        & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                           >> 0xcU)))))))))) 
                                << 0x20U) | (QData)((IData)(
                                                            (((- (IData)(
                                                                         (1U 
                                                                          & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                             >> 0xbU)))) 
                                                              << 0x18U) 
                                                             | ((0xff0000U 
                                                                 & ((- (IData)(
                                                                               (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 0xaU)))) 
                                                                    << 0x10U)) 
                                                                | ((0xff00U 
                                                                    & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 9U)))) 
                                                                       << 8U)) 
                                                                   | (0xffU 
                                                                      & (- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 8U))))))))))) 
                              >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U] 
        = (((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                              >> 3U)))) << 0x18U) | 
           ((0xff0000U & ((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                            >> 2U)))) 
                          << 0x10U)) | ((0xff00U & 
                                         ((- (IData)(
                                                     (1U 
                                                      & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                         >> 1U)))) 
                                          << 8U)) | 
                                        (0xffU & (- (IData)(
                                                            (1U 
                                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))))))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U] 
        = (((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                              >> 7U)))) << 0x18U) | 
           ((0xff0000U & ((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                            >> 6U)))) 
                          << 0x10U)) | ((0xff00U & 
                                         ((- (IData)(
                                                     (1U 
                                                      & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                         >> 5U)))) 
                                          << 8U)) | 
                                        (0xffU & (- (IData)(
                                                            (1U 
                                                             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                >> 4U))))))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U] 
        = __Vtemp232[1U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U] 
        = __Vtemp232[2U];
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[3U]);
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[3U]);
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[3U]);
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[0U]);
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[1U]);
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[2U]);
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U] = 
            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)
              ? 0U : vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[3U]);
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___PHT_ext_R1_data 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory
        [(0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                           >> 3U)))];
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
    }
    riscv_soc__DOT__core__DOT__i_cache__DOT___w_r_pass1_val_T 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_r_index) 
           == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                >> 4U))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_fence_i 
        = ((~ (IData)(vlSelf->reset)) & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid) 
                                          & (6U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))) 
                                         & (5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))));
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mscratch = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval = 0ULL;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_time_irq) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_soft_irq));
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2 
            = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq)) 
                     & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except))));
        if (vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except) {
            __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                = (0x1800ULL | ((0xffffffffffffff77ULL 
                                 & vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus) 
                                | (QData)((IData)((0x80U 
                                                   & ((IData)(
                                                              (vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                                                               >> 3U)) 
                                                      << 7U))))));
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc;
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause 
                = (QData)((IData)((0x1fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_exception))));
        } else if (vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq) {
            __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                = (0x1800ULL | ((0xffffffffffffff77ULL 
                                 & vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus) 
                                | (QData)((IData)((0x80U 
                                                   & ((IData)(
                                                              (vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                                                               >> 3U)) 
                                                      << 7U))))));
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except)
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc
                    : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc);
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause 
                = (0x8000000000000000ULL | (QData)((IData)(
                                                           (3U 
                                                            | ((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_time_irq) 
                                                               << 2U)))));
        } else {
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                 & (0x300U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
                __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                 & (0x341U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
                vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                 & (0x342U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
                vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            }
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2)) 
             & (0x304U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2)) 
             & (0x305U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2)) 
             & (0x340U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mscratch 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except) 
             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval = 0ULL;
        } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                    & (0x343U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready) 
              & (3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size))));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
        = __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus;
    if ((0U != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                >> 0x1fU))) {
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_pc 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_data 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_pc 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_data 
            = vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata;
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory
        [(0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                           >> 3U)))][0U];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory
        [(0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                           >> 3U)))][1U];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory
        [(0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                           >> 3U)))][2U];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_ext__DOT__Memory
        [(0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                           >> 3U)))][3U];
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid 
        = ((~ (IData)((0U != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                              >> 0x1fU)))) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_tag_valid_index 
        = (0x3fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready)
                     ? (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr 
                                >> 4U)) : (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                                   >> 4U))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_next_pc) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc 
                = vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mepc;
        } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_target_next_pc_T;
        }
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr 
        = ((IData)(vlSelf->reset) ? 0U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret)
                                           ? 0x300U
                                           : (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr)));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc 
            = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc;
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_exception 
        = ((IData)(vlSelf->reset) ? 0U : ((0U == (0x1fU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                     >> 2U)))
                                           ? 0xbU : 
                                          (3U & (- (IData)(
                                                           (8U 
                                                            == 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                                >> 2U))))))));
    __Vtemp257[0U] = 0U;
    __Vtemp257[1U] = 0U;
    __Vtemp257[2U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data);
    __Vtemp257[3U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data 
                              >> 0x20U));
    __Vtemp257[4U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result);
    __Vtemp257[5U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result 
                              >> 0x20U));
    __Vtemp257[6U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result);
    __Vtemp257[7U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result 
                              >> 0x20U));
    __Vtemp257[8U] = 0U;
    __Vtemp257[9U] = 0U;
    __Vtemp257[0xaU] = (IData)(((0xffffffffffffffe0ULL 
                                 & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data) 
                                | (QData)((IData)((0x1fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm)))));
    __Vtemp257[0xbU] = (IData)((((0xffffffffffffffe0ULL 
                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data) 
                                 | (QData)((IData)(
                                                   (0x1fU 
                                                    & vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm)))) 
                                >> 0x20U));
    __Vtemp257[0xcU] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result);
    __Vtemp257[0xdU] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result 
                                >> 0x20U));
    __Vtemp257[0xeU] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result);
    __Vtemp257[0xfU] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result 
                                >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data 
        = ((IData)(vlSelf->reset) ? 0ULL : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret)
                                             ? (0x80ULL 
                                                | ((0xffffffffffffff77ULL 
                                                    & vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus) 
                                                   | (QData)((IData)(
                                                                     (8U 
                                                                      & ((IData)(
                                                                                (vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus 
                                                                                >> 7U)) 
                                                                         << 3U))))))
                                             : (((QData)((IData)(
                                                                 __Vtemp257[
                                                                 (((IData)(0x3fU) 
                                                                   + 
                                                                   (0x1c0U 
                                                                    & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                                       << 4U))) 
                                                                  >> 5U)])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  __Vtemp257[
                                                                  (0xeU 
                                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                                      >> 1U))])))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid 
        = (((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[3U] 
             >> 0x1aU) & ((0xffffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[3U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[2U])) 
                                                     >> 2U))) 
                          == ((0xfffffffffffffeULL 
                               & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                  >> 8U)) | (QData)((IData)(
                                                            (1U 
                                                             & (IData)(
                                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                        >> 2U)))))))) 
           & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_ext__DOT__Memory
              [(0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                 >> 3U)))] >> 1U));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
            ? ((2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[0U]))
                ? ((5U >= (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_ext__DOT__Memory
                   [vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head]
                    : 0ULL) : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[2U])) 
                                << 0x3eU) | (((QData)((IData)(
                                                              vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[1U])) 
                                              << 0x1eU) 
                                             | ((QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___BTB_ext_R0_data[0U])) 
                                                >> 2U))))
            : 0ULL);
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr 
            = (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
               >> 0x14U);
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory
            [vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail];
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_is_reg = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN 
            = ((0x1fc00U & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                            >> 0xfU)) | ((0x380U & 
                                          (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                           >> 5U)) 
                                         | (0x7fU & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst)));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_1 
            = (0x33U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0 
            = ((0x380U & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                          >> 5U)) | (0x7fU & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_1 
            = ((0xfc00U & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                           >> 0x10U)) | ((0x380U & 
                                          (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                           >> 5U)) 
                                         | (0x7fU & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst)));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_3 
            = (0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_5 
            = (0x1bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_7 
            = (0x3bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_9 
            = (0x3b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_11 
            = (0x393U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_13 
            = (0x17U == (0x7fU & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_15 
            = (0x63U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_17 
            = (0x2e3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_19 
            = (0x3e3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_21 
            = (0x263U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_23 
            = (0x363U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_25 
            = (0xe3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_27 
            = (0x1f3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_29 
            = (0x3f3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_31 
            = (0x173U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_33 
            = (0x373U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_35 
            = (0xf3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_37 
            = (0x2f3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_39 
            = (0x183U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_41 
            = (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_43 
            = (0x203U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_45 
            = (0x83U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_47 
            = (0x283U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_49 
            = (0x37U == (0x7fU & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_51 
            = (0x103U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_53 
            = (0x303U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_55 
            = (0x1a3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_57 
            = (0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_59 
            = (0xa3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_61 
            = (0xb3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_63 
            = (0x93U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_1));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_65 
            = (0x9bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_67 
            = (0xbbU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_69 
            = (0x133U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_71 
            = (0x113U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_73 
            = (0x193U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_75 
            = (0x1b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_77 
            = (0x82b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_79 
            = (0x4293U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_1));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_81 
            = (0x829bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_83 
            = (0x82bbU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_85 
            = (0x2b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_87 
            = (0x293U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_1));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_89 
            = (0x29bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_91 
            = (0x2bbU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_93 
            = (0x8033U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_95 
            = (0x803bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_97 
            = (0x123U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_99 
            = (0x333U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_101 
            = (0x313U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_103 
            = (0x233U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_105 
            = (0x213U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_107 
            = (0x633U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_109 
            = (0x6b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_111 
            = (0x6bbU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_113 
            = (0x63bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_115 
            = (0x433U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_117 
            = (0x4b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_119 
            = (0x533U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_121 
            = (0x5b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_123 
            = (0x43bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_125 
            = (0x733U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_127 
            = (0x7b3U == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_129 
            = (0x7bbU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_131 
            = (0x73bU == vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_133 
            = (0x6fU == (0x7fU & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_135 
            = (0x67U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_137 
            = (0x100073U == vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_139 
            = (0x30200073U == vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_141 
            = (0x73U == vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_143 
            = (0x10200073U == vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_145 
            = (0xfU == ((0xf00000U & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                      >> 8U)) | (0xfffffU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst)));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_147 
            = (0x100fU == vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst);
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_149 
            = (0x48073U == ((0x3f8000U & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                          >> 0xaU)) 
                            | (0x7fffU & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst)));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_2 
            = (((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_107) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_109)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_111)) 
                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_113)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_115)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_117)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_119)) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_121)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_123)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_125)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_127)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_129)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_131));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_3 
            = (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_39) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_41)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_43)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_45)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_47));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_4 
            = ((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_27) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_29)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_31)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_33)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_35)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_37));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_5 
            = ((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_15) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_17)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_19)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_21)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_23)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_25));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_6 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_87) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_89));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_7 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_83) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_85));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_8 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_79) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_81));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_9 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_75) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_77));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_10 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_71) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_73));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_11 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_67) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_69));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_12 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_63) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_65));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_13 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_55) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_57)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_59));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_14 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_7) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_9));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_15 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_3) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_5));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_1)
                ? 6U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_15)
                         ? 0xcU : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_14)
                                    ? 6U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_11)
                                             ? 0xcU
                                             : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_13)
                                                 ? 1U
                                                 : 
                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_5)
                                                  ? 7U
                                                  : 
                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_4)
                                                   ? 5U
                                                   : 
                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_3)
                                                    ? 0xcU
                                                    : 
                                                   ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_49)
                                                     ? 1U
                                                     : 
                                                    (((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_51) 
                                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_53))
                                                      ? 0xcU
                                                      : 
                                                     ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_13)
                                                       ? 3U
                                                       : 
                                                      ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_61)
                                                        ? 6U
                                                        : 
                                                       ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_12)
                                                         ? 4U
                                                         : 
                                                        ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_11)
                                                          ? 6U
                                                          : 
                                                         ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_10)
                                                           ? 0xcU
                                                           : 
                                                          ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_9)
                                                            ? 6U
                                                            : 
                                                           ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_8)
                                                             ? 4U
                                                             : 
                                                            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_7)
                                                              ? 6U
                                                              : 
                                                             ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_6)
                                                               ? 4U
                                                               : 
                                                              ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_91) 
                                                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_93)) 
                                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_95))
                                                                ? 6U
                                                                : 
                                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_97)
                                                                 ? 3U
                                                                 : 
                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_99)
                                                                  ? 6U
                                                                  : 
                                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_101)
                                                                   ? 0xcU
                                                                   : 
                                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_103)
                                                                    ? 6U
                                                                    : 
                                                                   ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_105)
                                                                     ? 0xcU
                                                                     : 
                                                                    ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_2)
                                                                      ? 6U
                                                                      : 
                                                                     ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_133)
                                                                       ? 2U
                                                                       : 
                                                                      ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_135)
                                                                        ? 0xcU
                                                                        : 0U))))))))))))))))))))))))))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType 
            = ((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_1) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_3)) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_5)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_7)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_9)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_11)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_13))
                ? 2U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_5)
                         ? 1U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_4)
                                  ? 4U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_3)
                                           ? 5U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_49)
                                                    ? 2U
                                                    : 
                                                   ((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_51) 
                                                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_53)) 
                                                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_55)) 
                                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_57)) 
                                                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_59))
                                                     ? 5U
                                                     : 
                                                    (((((((((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_61) 
                                                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_63)) 
                                                                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_65)) 
                                                                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_67)) 
                                                                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_69)) 
                                                                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_71)) 
                                                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_73)) 
                                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_75)) 
                                                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_77)) 
                                                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_79)) 
                                                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_81)) 
                                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_83)) 
                                                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_85)) 
                                                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_87)) 
                                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_89)) 
                                                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_91)) 
                                                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_93)) 
                                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_95))
                                                      ? 2U
                                                      : 
                                                     ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_97)
                                                       ? 5U
                                                       : 
                                                      (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_99) 
                                                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_101)) 
                                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_103)) 
                                                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_105))
                                                        ? 2U
                                                        : 
                                                       ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_2)
                                                         ? 3U
                                                         : 
                                                        (((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_133) 
                                                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_135))
                                                          ? 1U
                                                          : 
                                                         (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_137) 
                                                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_139)) 
                                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_141)) 
                                                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_143))
                                                           ? 4U
                                                           : 
                                                          ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_145) 
                                                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_147)) 
                                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_149))
                                                            ? 6U
                                                            : 0U)))))))))))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_1)
                ? 2U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_3)
                         ? 0U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_5)
                                  ? 1U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_7)
                                           ? 3U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_9)
                                                    ? 0x1eU
                                                    : 
                                                   ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_11)
                                                     ? 0x1cU
                                                     : 
                                                    ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_13)
                                                      ? 0x60U
                                                      : 
                                                     ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_15)
                                                       ? 0x22U
                                                       : 
                                                      ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_17)
                                                        ? 0x36U
                                                        : 
                                                       ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_19)
                                                         ? 0x3eU
                                                         : 
                                                        ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_21)
                                                          ? 0x32U
                                                          : 
                                                         ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_23)
                                                           ? 0x3aU
                                                           : 
                                                          ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_25)
                                                            ? 0x26U
                                                            : 
                                                           ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_27)
                                                             ? 0xeU
                                                             : 
                                                            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_29)
                                                              ? 0x1eU
                                                              : 
                                                             ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_31)
                                                               ? 0xaU
                                                               : 
                                                              ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_33)
                                                                ? 0x1aU
                                                                : 
                                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_35)
                                                                 ? 6U
                                                                 : 
                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_37)
                                                                  ? 0x16U
                                                                  : 
                                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_39)
                                                                   ? 0xcU
                                                                   : 
                                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_41)
                                                                    ? 0U
                                                                    : 
                                                                   ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_43)
                                                                     ? 0x10U
                                                                     : 
                                                                    ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_45)
                                                                      ? 4U
                                                                      : 
                                                                     ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_47)
                                                                       ? 0x14U
                                                                       : 
                                                                      ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_49)
                                                                        ? 0x40U
                                                                        : 
                                                                       ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_51)
                                                                         ? 8U
                                                                         : 
                                                                        ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_53)
                                                                          ? 0x18U
                                                                          : 
                                                                         ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_55)
                                                                           ? 0xeU
                                                                           : 
                                                                          ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_57)
                                                                            ? 2U
                                                                            : 
                                                                           (((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_59) 
                                                                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_61))
                                                                             ? 6U
                                                                             : 
                                                                            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_63)
                                                                              ? 4U
                                                                              : 
                                                                             ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_65)
                                                                               ? 5U
                                                                               : 
                                                                              ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_67)
                                                                                ? 7U
                                                                                : 
                                                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_69)
                                                                                 ? 0x2aU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_71)
                                                                                 ? 0x28U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_73)
                                                                                 ? 0x2cU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_75)
                                                                                 ? 0x2eU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_77)
                                                                                 ? 0x36U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_79)
                                                                                 ? 0x34U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_81)
                                                                                 ? 0x35U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_83)
                                                                                 ? 0x37U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_85)
                                                                                 ? 0x16U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_87)
                                                                                 ? 0x14U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_89)
                                                                                 ? 0x15U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_91)
                                                                                 ? 0x17U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_93)
                                                                                 ? 0x22U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_95)
                                                                                 ? 0x23U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_97)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_99)
                                                                                 ? 0x1aU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_101)
                                                                                 ? 0x18U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_103)
                                                                                 ? 0x12U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_105)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_107)
                                                                                 ? 0x12U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_109)
                                                                                 ? 0x16U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_111)
                                                                                 ? 0x17U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_113)
                                                                                 ? 0x13U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_115)
                                                                                 ? 2U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_117)
                                                                                 ? 6U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_119)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_121)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_123)
                                                                                 ? 3U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_125)
                                                                                 ? 0x1aU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_127)
                                                                                 ? 0x1eU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_129)
                                                                                 ? 0x1fU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_131)
                                                                                 ? 0x1bU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_133)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_135)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_137)
                                                                                 ? 0x22U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_139)
                                                                                 ? 0x42U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_141)
                                                                                 ? 2U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_143)
                                                                                 ? 0x62U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_145)
                                                                                 ? 1U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_147)
                                                                                 ? 5U
                                                                                 : 
                                                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_149) 
                                                                                << 1U))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_16 
            = ((((((((((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_51) 
                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_53)) 
                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_55)) 
                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_57)) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_59)) 
                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_61)) 
                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_63)) 
                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_65)) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_67)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_69)) 
                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_71)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_73)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_75)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_77)) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_79)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_81)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_83)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_85)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_87)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_89));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_18 
            = (((((((((((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_91) 
                                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_93)) 
                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_95)) 
                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_97)) 
                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_99)) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_101)) 
                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_103)) 
                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_105)) 
                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_107)) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_109)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_111)) 
                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_113)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_115)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_117)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_119)) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_121)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_123)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_125)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_127)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_129)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_131));
        if ((1U == (((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_1) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_3)) 
                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_5)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_7)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_9)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_11))
                     ? 1U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_13)
                              ? 0U : ((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_15) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_17)) 
                                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_19)) 
                                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_21)) 
                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_23)) 
                                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_25)) 
                                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_27))
                                       ? 1U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_29)
                                                ? 0U
                                                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_31)
                                                    ? 1U
                                                    : 
                                                   ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_33)
                                                     ? 0U
                                                     : 
                                                    ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_35)
                                                      ? 1U
                                                      : 
                                                     ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_37)
                                                       ? 0U
                                                       : 
                                                      ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_3)
                                                        ? 1U
                                                        : 
                                                       ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_49)
                                                         ? 0U
                                                         : 
                                                        (((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_16) 
                                                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_18))
                                                          ? 1U
                                                          : 
                                                         ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_133)
                                                           ? 0U
                                                           : (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_135))))))))))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr 
                = (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                            >> 0xfU));
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data 
                = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
                     == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                  >> 0xfU))) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2))
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3
                    : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[
                                        (((IData)(0x3fU) 
                                          + (0x7c0U 
                                             & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                >> 9U))) 
                                         >> 5U)])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[
                                                    (0x3eU 
                                                     & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                        >> 0xeU))]))));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data = 0ULL;
        }
        if ((1U == ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_1)
                     ? 1U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_15)
                              ? 0U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_14)
                                       ? 1U : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_11) 
                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_13))
                                                ? 0U
                                                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_5)
                                                    ? 1U
                                                    : 
                                                   (((((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_27) 
                                                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_29)) 
                                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_31)) 
                                                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_33)) 
                                                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_35)) 
                                                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_37)) 
                                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_39)) 
                                                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_41)) 
                                                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_43)) 
                                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_45)) 
                                                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_47)) 
                                                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_49)) 
                                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_51)) 
                                                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_53))
                                                     ? 0U
                                                     : 
                                                    (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_55) 
                                                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_57)) 
                                                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_59)) 
                                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_61))
                                                      ? 1U
                                                      : 
                                                     ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_12)
                                                       ? 0U
                                                       : 
                                                      ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_11)
                                                        ? 1U
                                                        : 
                                                       ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_10)
                                                         ? 0U
                                                         : 
                                                        ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_9)
                                                          ? 1U
                                                          : 
                                                         ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_8)
                                                           ? 0U
                                                           : 
                                                          ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_7)
                                                            ? 1U
                                                            : 
                                                           ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_6)
                                                             ? 0U
                                                             : 
                                                            ((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_91) 
                                                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_93)) 
                                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_95)) 
                                                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_97)) 
                                                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_99))
                                                              ? 1U
                                                              : 
                                                             ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_101)
                                                               ? 0U
                                                               : 
                                                              ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_103)
                                                                ? 1U
                                                                : 
                                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_105)
                                                                 ? 0U
                                                                 : 
                                                                (((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_107) 
                                                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_109)) 
                                                                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_111)) 
                                                                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_113)) 
                                                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_115)) 
                                                                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_117)) 
                                                                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_119)) 
                                                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_121)) 
                                                                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_123)) 
                                                                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_125)) 
                                                                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_127)) 
                                                                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_129))
                                                                  ? 1U
                                                                  : (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_131)))))))))))))))))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr 
                = (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                            >> 0x14U));
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data 
                = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
                     == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                  >> 0x14U))) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2))
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3
                    : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[
                                        (((IData)(0x3fU) 
                                          + (0x7c0U 
                                             & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                >> 0xeU))) 
                                         >> 5U)])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[
                                                    (0x3eU 
                                                     & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                        >> 0x13U))]))));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data = 0ULL;
        }
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm 
            = ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType))
                ? (0x3fU & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                            >> 0x14U)) : ((5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType))
                                           ? (0x1fU 
                                              & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                 >> 0xfU))
                                           : ((7U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType))
                                               ? ((
                                                   (- (IData)(
                                                              (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                               >> 0x1fU))) 
                                                   << 0xcU) 
                                                  | ((0x800U 
                                                      & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                         << 4U)) 
                                                     | ((0x7e0U 
                                                         & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                            >> 0x14U)) 
                                                        | (0x1eU 
                                                           & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                              >> 7U)))))
                                               : ((2U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType))
                                                   ? 
                                                  (((- (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                                >> 0x1fU))) 
                                                    << 0x14U) 
                                                   | ((0xff000U 
                                                       & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst) 
                                                      | ((0x800U 
                                                          & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                             >> 9U)) 
                                                         | (0x7feU 
                                                            & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                               >> 0x14U)))))
                                                   : 
                                                  ((3U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType))
                                                    ? 
                                                   (((- (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                                 >> 0x1fU))) 
                                                     << 0xcU) 
                                                    | ((0xfe0U 
                                                        & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                           >> 0x14U)) 
                                                       | (0x1fU 
                                                          & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                             >> 7U))))
                                                    : 
                                                   ((1U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType))
                                                     ? 
                                                    (0xfffff000U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst)
                                                     : 
                                                    ((0xcU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT__instType))
                                                      ? 
                                                     (((- (IData)(
                                                                  (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                                   >> 0x1fU))) 
                                                       << 0xcU) 
                                                      | (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                         >> 0x14U))
                                                      : 0U)))))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_20 
            = (((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_61) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_63)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_65)) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_67)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_69)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_71)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_73)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_75)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_77));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_22 
            = ((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_79) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_81)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_83)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_85)) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_87)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_89)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_91)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_93)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_95)) 
               | ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_97)) 
                  & (((((((((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_99) 
                                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_101)) 
                                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_103)) 
                                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_105)) 
                                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_107)) 
                                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_109)) 
                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_111)) 
                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_113)) 
                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_115)) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_117)) 
                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_119)) 
                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_121)) 
                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_123)) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_125)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_127)) 
                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_129)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_131)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_133)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_135))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_is_reg 
            = ((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_1) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_3)) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_5)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_7)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_9)) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_11)) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_13)) 
               | ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_5)) 
                  & (((((((((((((((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_27) 
                                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_29)) 
                                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_31)) 
                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_33)) 
                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_35)) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_37)) 
                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_39)) 
                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_41)) 
                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_43)) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_45)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_47)) 
                        | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_49)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_51)) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___T_53)) 
                     | ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_13)) 
                        & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_20) 
                           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__unnamedblk1__DOT___GEN_22))))));
    }
    if (vlSelf->__Vdlyvset__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory[__Vdlyvdim0__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0] 
            = __Vdlyvval__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_ext__DOT__Memory__v0;
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail;
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[1U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[2U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[3U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[4U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[5U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[6U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[7U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[8U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[9U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0xaU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0xbU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0xcU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0xdU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0xeU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0xfU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x10U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x11U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x12U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x13U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x14U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x15U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x16U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x17U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x18U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x19U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x1aU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x1bU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x1cU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x1dU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x1eU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x1fU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x20U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x21U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x22U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x23U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x24U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x25U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x26U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x27U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x28U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x29U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x2aU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x2bU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x2cU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x2dU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x2eU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x2fU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x30U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x31U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x32U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x33U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x34U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x35U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x36U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_27);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x37U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_27 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x38U] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_28);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x39U] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_28 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x3aU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_29);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x3bU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_29 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x3cU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_30);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x3dU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_30 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x3eU] 
        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_31);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN[0x3fU] 
        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_31 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3 
        = ((IData)((0U != (9U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid))))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_wdata
            : ((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid))
                ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data
                : ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid))
                    ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w)
                        ? ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType))
                            ? ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType))
                                ? (((QData)((IData)(
                                                    (- (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                                                                >> 0x1fU))))) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]))))
                            : ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType))
                                ? (((QData)((IData)(
                                                    (- (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                                                                >> 0x1fU))))) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U])))))
                        : ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType))
                            ? (((QData)((IData)((- (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
                                                            >> 0x1fU))))) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U])))
                            : ((0U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType) 
                                             >> 2U)))
                                ? (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U]))))))
                    : 0ULL)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret 
        = ((0x10U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                               >> 2U))) | (0x18U == 
                                           (0x1fU & 
                                            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                             >> 2U))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___GEN 
        = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
            ? 4U : (((6U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType)) 
                     | (5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType)))
                     ? 2U : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType)) 
                             | (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType)))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_addr;
    }
    riscv_soc__DOT__core__DOT__execute__DOT__valid 
        = ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
            ? 8U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___GEN));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_addr = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_addr 
            = (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                        >> 7U));
    }
    vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_ext__DOT__Memory
        [vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready));
    vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_except) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_time_irq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_time_irq) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_soft_irq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_soft_irq) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT___execute_io_commit 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_commit) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) 
           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_ext__DOT__Memory
           [vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail]);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_is_w) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2 
        = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_w_valid) 
             | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w))) 
            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid_next_pc) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mepc 
        = (((0x341U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc);
    vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus 
        = (((0x300U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus);
    vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mie 
        = (((0x304U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie);
    vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_rd_csr_data 
        = ((((vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
              >> 0x14U) == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : ((0xb02U == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                           >> 0x14U)) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret
                : ((0xb00U == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                               >> 0x14U)) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle
                    : ((0x344U == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                   >> 0x14U)) ? 0ULL
                        : ((0x343U == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                       >> 0x14U)) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval
                            : ((0x342U == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                           >> 0x14U))
                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause
                                : ((0x341U == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                               >> 0x14U))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc
                                    : ((0x340U == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                   >> 0x14U))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mscratch
                                        : ((0x306U 
                                            == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                >> 0x14U))
                                            ? 0ULL : 
                                           ((0x305U 
                                             == (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                 >> 0x14U))
                                             ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec
                                             : ((0x304U 
                                                 == 
                                                 (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                  >> 0x14U))
                                                 ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie
                                                 : 
                                                (((((0x303U 
                                                     == 
                                                     (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                      >> 0x14U)) 
                                                    | (0x302U 
                                                       == 
                                                       (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                        >> 0x14U))) 
                                                   | (0x301U 
                                                      == 
                                                      (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                       >> 0x14U))) 
                                                  | (0x300U 
                                                     != 
                                                     (vlSelf->riscv_soc__DOT__core__DOT___fetch_io_put_pc_bits_inst 
                                                      >> 0x14U)))
                                                  ? 0ULL
                                                  : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus))))))))))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
            & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr) 
               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr)))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
            & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr)))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3
            : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
            & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr)))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3
            : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_valid) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)));
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2 
        = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? (((QData)((IData)((- (IData)((1U & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                          >> 0x1fU))))))) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data)))
            : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data 
        = ((0x10U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? (((QData)((IData)((- (IData)((vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm 
                                            >> 0x1fU))))) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm)))
            : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
        = (((2U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                          >> 2U))) ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data
             : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc) 
           + (((QData)((IData)((- (IData)((vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm 
                                           >> 0x1fU))))) 
               << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm))));
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
        = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? (((QData)((IData)((- (IData)((1U & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                          >> 0x1fU))))))) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data)))
            : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr 
        = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
           + (((QData)((IData)((- (IData)((vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm 
                                           >> 0x1fU))))) 
               << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__valid 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_valid) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2 
        = ((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__valid) 
             >> 3U) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mu_exu__io_valid 
        = ((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__valid) 
             >> 2U) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2 
        = (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__valid) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid 
        = (((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__valid) 
              >> 1U) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
            & (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data 
        = ((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2
            : (((QData)((IData)((- (IData)((vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm 
                                            >> 0x1fU))))) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result 
        = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data 
           | vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result 
        = ((~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data) 
           & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data);
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq 
        = (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
           == riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2);
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data 
        = ((3U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                         >> 5U))) ? vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc
            : riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1);
    VL_EXTEND_WQ(127,64, __Vtemp290, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
    VL_EXTEND_WI(124,3, __Vtemp291, (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr)));
    __Vtemp292[0U] = (__Vtemp291[0U] << 3U);
    __Vtemp292[1U] = ((__Vtemp291[0U] >> 0x1dU) | (
                                                   __Vtemp291[1U] 
                                                   << 3U));
    __Vtemp292[2U] = ((__Vtemp291[1U] >> 0x1dU) | (
                                                   __Vtemp291[2U] 
                                                   << 3U));
    __Vtemp292[3U] = ((__Vtemp291[2U] >> 0x1dU) | (
                                                   __Vtemp291[3U] 
                                                   << 3U));
    VL_SHIFTL_WWW(127,127,127, __Vtemp293, __Vtemp290, __Vtemp292);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[0U] 
        = __Vtemp293[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[1U] 
        = __Vtemp293[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[2U] 
        = __Vtemp293[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[3U] 
        = (0x7fffffffU & __Vtemp293[3U]);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___GEN 
        = (0xffU & ((0xaU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                     ? (0x7ffU & ((IData)(0xfU) << 
                                  (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr))))
                     : ((6U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                         ? (0x1ffU & ((IData)(3U) << 
                                      (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr))))
                         : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                             ? (0x7fffU & ((IData)(0xffU) 
                                           << (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr))))
                             : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                                 ? ((IData)(1U) << 
                                    (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr)))
                                 : 0U)))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag)));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr 
        = (0x3fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram)
                     ? (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                >> 4U)) : (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_tag_valid_index)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_is_except 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U))) | (8U == (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 2U)))) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_next_pc 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid 
        = ((IData)(riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mu_exu__io_valid) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
              >> 4U));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__mul__io_valid 
        = ((IData)(riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mu_exu__io_valid) 
           & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                 >> 4U)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_is_pre) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__w_mem_en 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
              >> 1U));
    riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__chose_chancel 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state)));
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data 
        = (0x3fU & ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                     ? (0x1fU & (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data))
                     : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data)));
    VL_EXTEND_WQ(65,64, __Vtemp296, riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data);
    VL_EXTEND_WQ(65,64, __Vtemp297, ((- (QData)((IData)(
                                                        (1U 
                                                         == 
                                                         (3U 
                                                          & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                             >> 5U)))))) 
                                     ^ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data));
    VL_ADD_W(3, __Vtemp298, __Vtemp296, __Vtemp297);
    VL_EXTEND_WI(65,1, __Vtemp299, (1U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                 >> 5U))));
    VL_ADD_W(3, __Vtemp300, __Vtemp298, __Vtemp299);
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[0U] 
        = __Vtemp300[0U];
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[1U] 
        = __Vtemp300[1U];
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U] 
        = (1U & __Vtemp300[2U]);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write) 
           & (IData)(riscv_soc__DOT__core__DOT__i_cache__DOT___w_r_pass1_val_T));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write) 
           & (IData)(riscv_soc__DOT__core__DOT__i_cache__DOT___w_r_pass1_val_T));
    __Vtemp316[0U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[0U];
    __Vtemp316[1U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[1U];
    __Vtemp316[2U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[2U];
    __Vtemp316[3U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[3U];
    __Vtemp316[4U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[0U];
    __Vtemp316[5U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[1U];
    __Vtemp316[6U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[2U];
    __Vtemp316[7U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[3U];
    __Vtemp316[8U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[0U];
    __Vtemp316[9U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[1U];
    __Vtemp316[0xaU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[2U];
    __Vtemp316[0xbU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[3U];
    __Vtemp316[0xcU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[0U];
    __Vtemp316[0xdU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[1U];
    __Vtemp316[0xeU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[2U];
    __Vtemp316[0xfU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[3U];
    __Vtemp316[0x10U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[0U];
    __Vtemp316[0x11U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[1U];
    __Vtemp316[0x12U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[2U];
    __Vtemp316[0x13U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[3U];
    __Vtemp316[0x14U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[0U];
    __Vtemp316[0x15U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[1U];
    __Vtemp316[0x16U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[2U];
    __Vtemp316[0x17U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[3U];
    __Vtemp316[0x18U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[0U];
    __Vtemp316[0x19U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[1U];
    __Vtemp316[0x1aU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[2U];
    __Vtemp316[0x1bU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[3U];
    __Vtemp316[0x1cU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[0U];
    __Vtemp316[0x1dU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[1U];
    __Vtemp316[0x1eU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[2U];
    __Vtemp316[0x1fU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[3U];
    __Vtemp316[0x20U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[0U];
    __Vtemp316[0x21U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[1U];
    __Vtemp316[0x22U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[2U];
    __Vtemp316[0x23U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[3U];
    __Vtemp316[0x24U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[0U];
    __Vtemp316[0x25U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[1U];
    __Vtemp316[0x26U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[2U];
    __Vtemp316[0x27U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[3U];
    __Vtemp316[0x28U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[0U];
    __Vtemp316[0x29U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[1U];
    __Vtemp316[0x2aU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[2U];
    __Vtemp316[0x2bU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[3U];
    __Vtemp316[0x2cU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[0U];
    __Vtemp316[0x2dU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[1U];
    __Vtemp316[0x2eU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[2U];
    __Vtemp316[0x2fU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[3U];
    __Vtemp316[0x30U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[0U];
    __Vtemp316[0x31U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[1U];
    __Vtemp316[0x32U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[2U];
    __Vtemp316[0x33U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[3U];
    __Vtemp316[0x34U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[0U];
    __Vtemp316[0x35U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[1U];
    __Vtemp316[0x36U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[2U];
    __Vtemp316[0x37U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[3U];
    __Vtemp316[0x38U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[0U];
    __Vtemp316[0x39U] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[1U];
    __Vtemp316[0x3aU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[2U];
    __Vtemp316[0x3bU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[3U];
    __Vtemp316[0x3cU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[0U];
    __Vtemp316[0x3dU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[1U];
    __Vtemp316[0x3eU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[2U];
    __Vtemp316[0x3fU] = vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp317, __Vtemp316, vlSelf->riscv_soc__DOT__sram0__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp318, __Vtemp317, vlSelf->riscv_soc__DOT__sram0__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp319, __Vtemp318, vlSelf->riscv_soc__DOT__sram0__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp320, __Vtemp319, vlSelf->riscv_soc__DOT__sram0__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp321, __Vtemp320, vlSelf->riscv_soc__DOT__sram0__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp322, __Vtemp321, vlSelf->riscv_soc__DOT__sram0__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp323, __Vtemp322, vlSelf->riscv_soc__DOT__sram0__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp324, __Vtemp323, vlSelf->riscv_soc__DOT__sram0__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp325, __Vtemp324, vlSelf->riscv_soc__DOT__sram0__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp326, __Vtemp325, vlSelf->riscv_soc__DOT__sram0__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp327, __Vtemp326, vlSelf->riscv_soc__DOT__sram0__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp328, __Vtemp327, vlSelf->riscv_soc__DOT__sram0__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp329, __Vtemp328, vlSelf->riscv_soc__DOT__sram0__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp330, __Vtemp329, vlSelf->riscv_soc__DOT__sram0__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp331, __Vtemp330, vlSelf->riscv_soc__DOT__sram0__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp332, __Vtemp331, vlSelf->riscv_soc__DOT__sram0__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp333, __Vtemp332, vlSelf->riscv_soc__DOT__sram0__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp334, __Vtemp333, vlSelf->riscv_soc__DOT__sram0__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp335, __Vtemp334, vlSelf->riscv_soc__DOT__sram0__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp336, __Vtemp335, vlSelf->riscv_soc__DOT__sram0__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp337, __Vtemp336, vlSelf->riscv_soc__DOT__sram0__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp338, __Vtemp337, vlSelf->riscv_soc__DOT__sram0__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp339, __Vtemp338, vlSelf->riscv_soc__DOT__sram0__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp340, __Vtemp339, vlSelf->riscv_soc__DOT__sram0__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp341, __Vtemp340, vlSelf->riscv_soc__DOT__sram0__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp342, __Vtemp341, vlSelf->riscv_soc__DOT__sram0__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp343, __Vtemp342, vlSelf->riscv_soc__DOT__sram0__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp344, __Vtemp343, vlSelf->riscv_soc__DOT__sram0__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp345, __Vtemp344, vlSelf->riscv_soc__DOT__sram0__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp346, __Vtemp345, vlSelf->riscv_soc__DOT__sram0__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp347, __Vtemp346, vlSelf->riscv_soc__DOT__sram0__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp348, __Vtemp347, vlSelf->riscv_soc__DOT__sram0__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp349, __Vtemp348, vlSelf->riscv_soc__DOT__sram0__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp350, __Vtemp349, vlSelf->riscv_soc__DOT__sram0__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp351, __Vtemp350, vlSelf->riscv_soc__DOT__sram0__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp352, __Vtemp351, vlSelf->riscv_soc__DOT__sram0__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp353, __Vtemp352, vlSelf->riscv_soc__DOT__sram0__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp354, __Vtemp353, vlSelf->riscv_soc__DOT__sram0__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp355, __Vtemp354, vlSelf->riscv_soc__DOT__sram0__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp356, __Vtemp355, vlSelf->riscv_soc__DOT__sram0__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp357, __Vtemp356, vlSelf->riscv_soc__DOT__sram0__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp358, __Vtemp357, vlSelf->riscv_soc__DOT__sram0__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp359, __Vtemp358, vlSelf->riscv_soc__DOT__sram0__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp360, __Vtemp359, vlSelf->riscv_soc__DOT__sram0__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp361, __Vtemp360, vlSelf->riscv_soc__DOT__sram0__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp362, __Vtemp361, vlSelf->riscv_soc__DOT__sram0__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp363, __Vtemp362, vlSelf->riscv_soc__DOT__sram0__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp364, __Vtemp363, vlSelf->riscv_soc__DOT__sram0__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp364[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp364[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp364[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp364[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp364[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp364[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram0__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp364[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp364[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    __Vtemp380[0U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[0U];
    __Vtemp380[1U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[1U];
    __Vtemp380[2U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[2U];
    __Vtemp380[3U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[3U];
    __Vtemp380[4U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[0U];
    __Vtemp380[5U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[1U];
    __Vtemp380[6U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[2U];
    __Vtemp380[7U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[3U];
    __Vtemp380[8U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[0U];
    __Vtemp380[9U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[1U];
    __Vtemp380[0xaU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[2U];
    __Vtemp380[0xbU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[3U];
    __Vtemp380[0xcU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[0U];
    __Vtemp380[0xdU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[1U];
    __Vtemp380[0xeU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[2U];
    __Vtemp380[0xfU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[3U];
    __Vtemp380[0x10U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[0U];
    __Vtemp380[0x11U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[1U];
    __Vtemp380[0x12U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[2U];
    __Vtemp380[0x13U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[3U];
    __Vtemp380[0x14U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[0U];
    __Vtemp380[0x15U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[1U];
    __Vtemp380[0x16U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[2U];
    __Vtemp380[0x17U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[3U];
    __Vtemp380[0x18U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[0U];
    __Vtemp380[0x19U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[1U];
    __Vtemp380[0x1aU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[2U];
    __Vtemp380[0x1bU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[3U];
    __Vtemp380[0x1cU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[0U];
    __Vtemp380[0x1dU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[1U];
    __Vtemp380[0x1eU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[2U];
    __Vtemp380[0x1fU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[3U];
    __Vtemp380[0x20U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[0U];
    __Vtemp380[0x21U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[1U];
    __Vtemp380[0x22U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[2U];
    __Vtemp380[0x23U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[3U];
    __Vtemp380[0x24U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[0U];
    __Vtemp380[0x25U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[1U];
    __Vtemp380[0x26U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[2U];
    __Vtemp380[0x27U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[3U];
    __Vtemp380[0x28U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[0U];
    __Vtemp380[0x29U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[1U];
    __Vtemp380[0x2aU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[2U];
    __Vtemp380[0x2bU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[3U];
    __Vtemp380[0x2cU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[0U];
    __Vtemp380[0x2dU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[1U];
    __Vtemp380[0x2eU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[2U];
    __Vtemp380[0x2fU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[3U];
    __Vtemp380[0x30U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[0U];
    __Vtemp380[0x31U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[1U];
    __Vtemp380[0x32U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[2U];
    __Vtemp380[0x33U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[3U];
    __Vtemp380[0x34U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[0U];
    __Vtemp380[0x35U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[1U];
    __Vtemp380[0x36U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[2U];
    __Vtemp380[0x37U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[3U];
    __Vtemp380[0x38U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[0U];
    __Vtemp380[0x39U] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[1U];
    __Vtemp380[0x3aU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[2U];
    __Vtemp380[0x3bU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[3U];
    __Vtemp380[0x3cU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[0U];
    __Vtemp380[0x3dU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[1U];
    __Vtemp380[0x3eU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[2U];
    __Vtemp380[0x3fU] = vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp381, __Vtemp380, vlSelf->riscv_soc__DOT__sram1__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp382, __Vtemp381, vlSelf->riscv_soc__DOT__sram1__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp383, __Vtemp382, vlSelf->riscv_soc__DOT__sram1__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp384, __Vtemp383, vlSelf->riscv_soc__DOT__sram1__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp385, __Vtemp384, vlSelf->riscv_soc__DOT__sram1__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp386, __Vtemp385, vlSelf->riscv_soc__DOT__sram1__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp387, __Vtemp386, vlSelf->riscv_soc__DOT__sram1__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp388, __Vtemp387, vlSelf->riscv_soc__DOT__sram1__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp389, __Vtemp388, vlSelf->riscv_soc__DOT__sram1__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp390, __Vtemp389, vlSelf->riscv_soc__DOT__sram1__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp391, __Vtemp390, vlSelf->riscv_soc__DOT__sram1__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp392, __Vtemp391, vlSelf->riscv_soc__DOT__sram1__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp393, __Vtemp392, vlSelf->riscv_soc__DOT__sram1__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp394, __Vtemp393, vlSelf->riscv_soc__DOT__sram1__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp395, __Vtemp394, vlSelf->riscv_soc__DOT__sram1__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp396, __Vtemp395, vlSelf->riscv_soc__DOT__sram1__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp397, __Vtemp396, vlSelf->riscv_soc__DOT__sram1__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp398, __Vtemp397, vlSelf->riscv_soc__DOT__sram1__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp399, __Vtemp398, vlSelf->riscv_soc__DOT__sram1__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp400, __Vtemp399, vlSelf->riscv_soc__DOT__sram1__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp401, __Vtemp400, vlSelf->riscv_soc__DOT__sram1__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp402, __Vtemp401, vlSelf->riscv_soc__DOT__sram1__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp403, __Vtemp402, vlSelf->riscv_soc__DOT__sram1__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp404, __Vtemp403, vlSelf->riscv_soc__DOT__sram1__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp405, __Vtemp404, vlSelf->riscv_soc__DOT__sram1__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp406, __Vtemp405, vlSelf->riscv_soc__DOT__sram1__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp407, __Vtemp406, vlSelf->riscv_soc__DOT__sram1__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp408, __Vtemp407, vlSelf->riscv_soc__DOT__sram1__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp409, __Vtemp408, vlSelf->riscv_soc__DOT__sram1__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp410, __Vtemp409, vlSelf->riscv_soc__DOT__sram1__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp411, __Vtemp410, vlSelf->riscv_soc__DOT__sram1__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp412, __Vtemp411, vlSelf->riscv_soc__DOT__sram1__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp413, __Vtemp412, vlSelf->riscv_soc__DOT__sram1__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp414, __Vtemp413, vlSelf->riscv_soc__DOT__sram1__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp415, __Vtemp414, vlSelf->riscv_soc__DOT__sram1__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp416, __Vtemp415, vlSelf->riscv_soc__DOT__sram1__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp417, __Vtemp416, vlSelf->riscv_soc__DOT__sram1__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp418, __Vtemp417, vlSelf->riscv_soc__DOT__sram1__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp419, __Vtemp418, vlSelf->riscv_soc__DOT__sram1__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp420, __Vtemp419, vlSelf->riscv_soc__DOT__sram1__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp421, __Vtemp420, vlSelf->riscv_soc__DOT__sram1__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp422, __Vtemp421, vlSelf->riscv_soc__DOT__sram1__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp423, __Vtemp422, vlSelf->riscv_soc__DOT__sram1__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp424, __Vtemp423, vlSelf->riscv_soc__DOT__sram1__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp425, __Vtemp424, vlSelf->riscv_soc__DOT__sram1__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp426, __Vtemp425, vlSelf->riscv_soc__DOT__sram1__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp427, __Vtemp426, vlSelf->riscv_soc__DOT__sram1__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp428, __Vtemp427, vlSelf->riscv_soc__DOT__sram1__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp428[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp428[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp428[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp428[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp428[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp428[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram1__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp428[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp428[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    __Vtemp444[0U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[0U];
    __Vtemp444[1U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[1U];
    __Vtemp444[2U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[2U];
    __Vtemp444[3U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[3U];
    __Vtemp444[4U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[0U];
    __Vtemp444[5U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[1U];
    __Vtemp444[6U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[2U];
    __Vtemp444[7U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[3U];
    __Vtemp444[8U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[0U];
    __Vtemp444[9U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[1U];
    __Vtemp444[0xaU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[2U];
    __Vtemp444[0xbU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[3U];
    __Vtemp444[0xcU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[0U];
    __Vtemp444[0xdU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[1U];
    __Vtemp444[0xeU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[2U];
    __Vtemp444[0xfU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[3U];
    __Vtemp444[0x10U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[0U];
    __Vtemp444[0x11U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[1U];
    __Vtemp444[0x12U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[2U];
    __Vtemp444[0x13U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[3U];
    __Vtemp444[0x14U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[0U];
    __Vtemp444[0x15U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[1U];
    __Vtemp444[0x16U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[2U];
    __Vtemp444[0x17U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[3U];
    __Vtemp444[0x18U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[0U];
    __Vtemp444[0x19U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[1U];
    __Vtemp444[0x1aU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[2U];
    __Vtemp444[0x1bU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[3U];
    __Vtemp444[0x1cU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[0U];
    __Vtemp444[0x1dU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[1U];
    __Vtemp444[0x1eU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[2U];
    __Vtemp444[0x1fU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[3U];
    __Vtemp444[0x20U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[0U];
    __Vtemp444[0x21U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[1U];
    __Vtemp444[0x22U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[2U];
    __Vtemp444[0x23U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[3U];
    __Vtemp444[0x24U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[0U];
    __Vtemp444[0x25U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[1U];
    __Vtemp444[0x26U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[2U];
    __Vtemp444[0x27U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[3U];
    __Vtemp444[0x28U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[0U];
    __Vtemp444[0x29U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[1U];
    __Vtemp444[0x2aU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[2U];
    __Vtemp444[0x2bU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[3U];
    __Vtemp444[0x2cU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[0U];
    __Vtemp444[0x2dU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[1U];
    __Vtemp444[0x2eU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[2U];
    __Vtemp444[0x2fU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[3U];
    __Vtemp444[0x30U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[0U];
    __Vtemp444[0x31U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[1U];
    __Vtemp444[0x32U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[2U];
    __Vtemp444[0x33U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[3U];
    __Vtemp444[0x34U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[0U];
    __Vtemp444[0x35U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[1U];
    __Vtemp444[0x36U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[2U];
    __Vtemp444[0x37U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[3U];
    __Vtemp444[0x38U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[0U];
    __Vtemp444[0x39U] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[1U];
    __Vtemp444[0x3aU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[2U];
    __Vtemp444[0x3bU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[3U];
    __Vtemp444[0x3cU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[0U];
    __Vtemp444[0x3dU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[1U];
    __Vtemp444[0x3eU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[2U];
    __Vtemp444[0x3fU] = vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp445, __Vtemp444, vlSelf->riscv_soc__DOT__sram2__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp446, __Vtemp445, vlSelf->riscv_soc__DOT__sram2__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp447, __Vtemp446, vlSelf->riscv_soc__DOT__sram2__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp448, __Vtemp447, vlSelf->riscv_soc__DOT__sram2__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp449, __Vtemp448, vlSelf->riscv_soc__DOT__sram2__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp450, __Vtemp449, vlSelf->riscv_soc__DOT__sram2__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp451, __Vtemp450, vlSelf->riscv_soc__DOT__sram2__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp452, __Vtemp451, vlSelf->riscv_soc__DOT__sram2__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp453, __Vtemp452, vlSelf->riscv_soc__DOT__sram2__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp454, __Vtemp453, vlSelf->riscv_soc__DOT__sram2__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp455, __Vtemp454, vlSelf->riscv_soc__DOT__sram2__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp456, __Vtemp455, vlSelf->riscv_soc__DOT__sram2__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp457, __Vtemp456, vlSelf->riscv_soc__DOT__sram2__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp458, __Vtemp457, vlSelf->riscv_soc__DOT__sram2__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp459, __Vtemp458, vlSelf->riscv_soc__DOT__sram2__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp460, __Vtemp459, vlSelf->riscv_soc__DOT__sram2__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp461, __Vtemp460, vlSelf->riscv_soc__DOT__sram2__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp462, __Vtemp461, vlSelf->riscv_soc__DOT__sram2__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp463, __Vtemp462, vlSelf->riscv_soc__DOT__sram2__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp464, __Vtemp463, vlSelf->riscv_soc__DOT__sram2__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp465, __Vtemp464, vlSelf->riscv_soc__DOT__sram2__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp466, __Vtemp465, vlSelf->riscv_soc__DOT__sram2__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp467, __Vtemp466, vlSelf->riscv_soc__DOT__sram2__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp468, __Vtemp467, vlSelf->riscv_soc__DOT__sram2__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp469, __Vtemp468, vlSelf->riscv_soc__DOT__sram2__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp470, __Vtemp469, vlSelf->riscv_soc__DOT__sram2__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp471, __Vtemp470, vlSelf->riscv_soc__DOT__sram2__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp472, __Vtemp471, vlSelf->riscv_soc__DOT__sram2__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp473, __Vtemp472, vlSelf->riscv_soc__DOT__sram2__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp474, __Vtemp473, vlSelf->riscv_soc__DOT__sram2__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp475, __Vtemp474, vlSelf->riscv_soc__DOT__sram2__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp476, __Vtemp475, vlSelf->riscv_soc__DOT__sram2__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp477, __Vtemp476, vlSelf->riscv_soc__DOT__sram2__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp478, __Vtemp477, vlSelf->riscv_soc__DOT__sram2__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp479, __Vtemp478, vlSelf->riscv_soc__DOT__sram2__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp480, __Vtemp479, vlSelf->riscv_soc__DOT__sram2__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp481, __Vtemp480, vlSelf->riscv_soc__DOT__sram2__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp482, __Vtemp481, vlSelf->riscv_soc__DOT__sram2__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp483, __Vtemp482, vlSelf->riscv_soc__DOT__sram2__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp484, __Vtemp483, vlSelf->riscv_soc__DOT__sram2__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp485, __Vtemp484, vlSelf->riscv_soc__DOT__sram2__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp486, __Vtemp485, vlSelf->riscv_soc__DOT__sram2__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp487, __Vtemp486, vlSelf->riscv_soc__DOT__sram2__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp488, __Vtemp487, vlSelf->riscv_soc__DOT__sram2__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp489, __Vtemp488, vlSelf->riscv_soc__DOT__sram2__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp490, __Vtemp489, vlSelf->riscv_soc__DOT__sram2__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp491, __Vtemp490, vlSelf->riscv_soc__DOT__sram2__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp492, __Vtemp491, vlSelf->riscv_soc__DOT__sram2__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp492[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp492[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp492[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp492[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp492[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp492[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram2__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp492[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp492[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    __Vtemp508[0U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[0U];
    __Vtemp508[1U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[1U];
    __Vtemp508[2U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[2U];
    __Vtemp508[3U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[3U];
    __Vtemp508[4U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[0U];
    __Vtemp508[5U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[1U];
    __Vtemp508[6U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[2U];
    __Vtemp508[7U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[3U];
    __Vtemp508[8U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[0U];
    __Vtemp508[9U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[1U];
    __Vtemp508[0xaU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[2U];
    __Vtemp508[0xbU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[3U];
    __Vtemp508[0xcU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[0U];
    __Vtemp508[0xdU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[1U];
    __Vtemp508[0xeU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[2U];
    __Vtemp508[0xfU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[3U];
    __Vtemp508[0x10U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[0U];
    __Vtemp508[0x11U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[1U];
    __Vtemp508[0x12U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[2U];
    __Vtemp508[0x13U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[3U];
    __Vtemp508[0x14U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[0U];
    __Vtemp508[0x15U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[1U];
    __Vtemp508[0x16U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[2U];
    __Vtemp508[0x17U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[3U];
    __Vtemp508[0x18U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[0U];
    __Vtemp508[0x19U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[1U];
    __Vtemp508[0x1aU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[2U];
    __Vtemp508[0x1bU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[3U];
    __Vtemp508[0x1cU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[0U];
    __Vtemp508[0x1dU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[1U];
    __Vtemp508[0x1eU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[2U];
    __Vtemp508[0x1fU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[3U];
    __Vtemp508[0x20U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[0U];
    __Vtemp508[0x21U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[1U];
    __Vtemp508[0x22U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[2U];
    __Vtemp508[0x23U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[3U];
    __Vtemp508[0x24U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[0U];
    __Vtemp508[0x25U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[1U];
    __Vtemp508[0x26U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[2U];
    __Vtemp508[0x27U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[3U];
    __Vtemp508[0x28U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[0U];
    __Vtemp508[0x29U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[1U];
    __Vtemp508[0x2aU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[2U];
    __Vtemp508[0x2bU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[3U];
    __Vtemp508[0x2cU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[0U];
    __Vtemp508[0x2dU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[1U];
    __Vtemp508[0x2eU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[2U];
    __Vtemp508[0x2fU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[3U];
    __Vtemp508[0x30U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[0U];
    __Vtemp508[0x31U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[1U];
    __Vtemp508[0x32U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[2U];
    __Vtemp508[0x33U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[3U];
    __Vtemp508[0x34U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[0U];
    __Vtemp508[0x35U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[1U];
    __Vtemp508[0x36U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[2U];
    __Vtemp508[0x37U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[3U];
    __Vtemp508[0x38U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[0U];
    __Vtemp508[0x39U] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[1U];
    __Vtemp508[0x3aU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[2U];
    __Vtemp508[0x3bU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[3U];
    __Vtemp508[0x3cU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[0U];
    __Vtemp508[0x3dU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[1U];
    __Vtemp508[0x3eU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[2U];
    __Vtemp508[0x3fU] = vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp509, __Vtemp508, vlSelf->riscv_soc__DOT__sram3__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp510, __Vtemp509, vlSelf->riscv_soc__DOT__sram3__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp511, __Vtemp510, vlSelf->riscv_soc__DOT__sram3__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp512, __Vtemp511, vlSelf->riscv_soc__DOT__sram3__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp513, __Vtemp512, vlSelf->riscv_soc__DOT__sram3__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp514, __Vtemp513, vlSelf->riscv_soc__DOT__sram3__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp515, __Vtemp514, vlSelf->riscv_soc__DOT__sram3__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp516, __Vtemp515, vlSelf->riscv_soc__DOT__sram3__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp517, __Vtemp516, vlSelf->riscv_soc__DOT__sram3__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp518, __Vtemp517, vlSelf->riscv_soc__DOT__sram3__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp519, __Vtemp518, vlSelf->riscv_soc__DOT__sram3__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp520, __Vtemp519, vlSelf->riscv_soc__DOT__sram3__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp521, __Vtemp520, vlSelf->riscv_soc__DOT__sram3__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp522, __Vtemp521, vlSelf->riscv_soc__DOT__sram3__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp523, __Vtemp522, vlSelf->riscv_soc__DOT__sram3__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp524, __Vtemp523, vlSelf->riscv_soc__DOT__sram3__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp525, __Vtemp524, vlSelf->riscv_soc__DOT__sram3__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp526, __Vtemp525, vlSelf->riscv_soc__DOT__sram3__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp527, __Vtemp526, vlSelf->riscv_soc__DOT__sram3__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp528, __Vtemp527, vlSelf->riscv_soc__DOT__sram3__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp529, __Vtemp528, vlSelf->riscv_soc__DOT__sram3__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp530, __Vtemp529, vlSelf->riscv_soc__DOT__sram3__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp531, __Vtemp530, vlSelf->riscv_soc__DOT__sram3__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp532, __Vtemp531, vlSelf->riscv_soc__DOT__sram3__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp533, __Vtemp532, vlSelf->riscv_soc__DOT__sram3__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp534, __Vtemp533, vlSelf->riscv_soc__DOT__sram3__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp535, __Vtemp534, vlSelf->riscv_soc__DOT__sram3__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp536, __Vtemp535, vlSelf->riscv_soc__DOT__sram3__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp537, __Vtemp536, vlSelf->riscv_soc__DOT__sram3__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp538, __Vtemp537, vlSelf->riscv_soc__DOT__sram3__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp539, __Vtemp538, vlSelf->riscv_soc__DOT__sram3__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp540, __Vtemp539, vlSelf->riscv_soc__DOT__sram3__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp541, __Vtemp540, vlSelf->riscv_soc__DOT__sram3__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp542, __Vtemp541, vlSelf->riscv_soc__DOT__sram3__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp543, __Vtemp542, vlSelf->riscv_soc__DOT__sram3__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp544, __Vtemp543, vlSelf->riscv_soc__DOT__sram3__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp545, __Vtemp544, vlSelf->riscv_soc__DOT__sram3__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp546, __Vtemp545, vlSelf->riscv_soc__DOT__sram3__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp547, __Vtemp546, vlSelf->riscv_soc__DOT__sram3__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp548, __Vtemp547, vlSelf->riscv_soc__DOT__sram3__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp549, __Vtemp548, vlSelf->riscv_soc__DOT__sram3__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp550, __Vtemp549, vlSelf->riscv_soc__DOT__sram3__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp551, __Vtemp550, vlSelf->riscv_soc__DOT__sram3__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp552, __Vtemp551, vlSelf->riscv_soc__DOT__sram3__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp553, __Vtemp552, vlSelf->riscv_soc__DOT__sram3__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp554, __Vtemp553, vlSelf->riscv_soc__DOT__sram3__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp555, __Vtemp554, vlSelf->riscv_soc__DOT__sram3__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp556, __Vtemp555, vlSelf->riscv_soc__DOT__sram3__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp556[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp556[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp556[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp556[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp556[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp556[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram3__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                             << 7U))) ? 0U : (__Vtemp556[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                      << 7U))))) 
           | (__Vtemp556[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__sram_addr) 
                           << 7U))));
    if (riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__chose_chancel) {
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata 
            = (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[0U])));
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wstrb 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___GEN;
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__w_mem_en;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_valid_T 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid;
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata;
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wstrb 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb;
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_valid_T 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
        vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
    }
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2 
        = (1U & ((1U & ((IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data 
                                 >> 0x3fU)) ^ (IData)(
                                                      (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data 
                                                       >> 0x3fU))))
                  ? (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data 
                             >> 0x3fU)) : (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[1U] 
                                           >> 0x1fU)));
    if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[0U] 
            = vlSelf->riscv_soc__DOT__sram0__DOT__Q[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[1U] 
            = vlSelf->riscv_soc__DOT__sram0__DOT__Q[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[2U] 
            = vlSelf->riscv_soc__DOT__sram0__DOT__Q[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[3U] 
            = vlSelf->riscv_soc__DOT__sram0__DOT__Q[3U];
    }
    VL_EXTEND_WQ(128,54, __Vtemp559, (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                      >> 0xaU));
    VL_EXTEND_WQ(128,54, __Vtemp560, (0x3fffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSelf->riscv_soc__DOT__sram1__DOT__Q[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__sram1__DOT__Q[0U])))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit 
        = ((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
            >> 0xaU) == (0x3fffffffffffffULL & (((QData)((IData)(
                                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val)
                                                                   ? 
                                                                  __Vtemp559[1U]
                                                                   : 
                                                                  __Vtemp560[1U]))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val)
                                                                    ? 
                                                                   __Vtemp559[0U]
                                                                    : 
                                                                   __Vtemp560[0U]))))));
    if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[0U] 
            = vlSelf->riscv_soc__DOT__sram2__DOT__Q[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[1U] 
            = vlSelf->riscv_soc__DOT__sram2__DOT__Q[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[2U] 
            = vlSelf->riscv_soc__DOT__sram2__DOT__Q[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[3U] 
            = vlSelf->riscv_soc__DOT__sram2__DOT__Q[3U];
    }
    VL_EXTEND_WQ(128,54, __Vtemp563, (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                      >> 0xaU));
    VL_EXTEND_WQ(128,54, __Vtemp564, (0x3fffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSelf->riscv_soc__DOT__sram3__DOT__Q[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__sram3__DOT__Q[0U])))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_1_hit 
        = ((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
            >> 0xaU) == (0x3fffffffffffffULL & (((QData)((IData)(
                                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val)
                                                                   ? 
                                                                  __Vtemp563[1U]
                                                                   : 
                                                                  __Vtemp564[1U]))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val)
                                                                    ? 
                                                                   __Vtemp563[0U]
                                                                    : 
                                                                   __Vtemp564[0U]))))));
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_DCache_valid 
        = ((0U != (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                   >> 0x1fU)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_valid_T));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A 
        = (0x3fU & ((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
                     ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index)
                     : (IData)((vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                                >> 4U))));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint 
        = ((0x2000000U > (0x7fffffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr))) 
           | (0x200ffffU < (0x7fffffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr))));
    VL_EXTEND_WQ(127,64, __Vtemp572, riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1);
    VL_SHIFTL_WWI(127,127,6, __Vtemp573, __Vtemp572, (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data));
    __Vtemp576[0U] = (IData)((((QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[0U]))));
    __Vtemp576[1U] = (IData)(((((QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[0U]))) 
                              >> 0x20U));
    __Vtemp576[2U] = (IData)((((QData)((IData)(__Vtemp573[1U])) 
                               << 0x20U) | (QData)((IData)(
                                                           __Vtemp573[0U]))));
    __Vtemp576[3U] = (IData)(((((QData)((IData)(__Vtemp573[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            __Vtemp573[0U]))) 
                              >> 0x20U));
    __Vtemp576[4U] = (IData)((QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)));
    __Vtemp576[5U] = (IData)(((QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)) 
                              >> 0x20U));
    __Vtemp576[6U] = (IData)((QData)((IData)((1U & 
                                              (~ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])))));
    __Vtemp576[7U] = (IData)(((QData)((IData)((1U & 
                                               (~ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])))) 
                              >> 0x20U));
    __Vtemp576[8U] = (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                              ^ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data));
    __Vtemp576[9U] = (IData)(((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                               ^ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data) 
                              >> 0x20U));
    __Vtemp576[0xaU] = (IData)(((1U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                              >> 5U)))
                                 ? VL_SHIFTRS_QQQ(64,64,64, riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1, (QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data)))
                                 : VL_SHIFTR_QQQ(64,64,64, 
                                                 ((1U 
                                                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                                                   ? (QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1))
                                                   : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data), (QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data)))));
    __Vtemp576[0xbU] = (IData)((((1U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                               >> 5U)))
                                  ? VL_SHIFTRS_QQQ(64,64,64, riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1, (QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data)))
                                  : VL_SHIFTR_QQQ(64,64,64, 
                                                  ((1U 
                                                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                                                    ? (QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1))
                                                    : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data), (QData)((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data)))) 
                                >> 0x20U));
    __Vtemp576[0xcU] = (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                                | riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data));
    __Vtemp576[0xdU] = (IData)(((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                                 | riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data) 
                                >> 0x20U));
    __Vtemp576[0xeU] = (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                                & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data));
    __Vtemp576[0xfU] = (IData)(((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                                 & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data) 
                                >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
            ? (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc)
            : (((QData)((IData)(__Vtemp576[(((IData)(0x3fU) 
                                             + (0x1c0U 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   << 4U))) 
                                            >> 5U)])) 
                << 0x20U) | (QData)((IData)(__Vtemp576[
                                            (0xeU & 
                                             ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                              >> 1U))]))));
    VL_EXTEND_WQ(65,64, __Vtemp579, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp582, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp586, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp590, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp597, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp601, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    if (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq) {
        __Vtemp603[0U] = (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1);
        __Vtemp603[1U] = (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                  >> 0x20U));
    } else {
        __Vtemp603[0U] = __Vtemp601[0U];
        __Vtemp603[1U] = __Vtemp601[1U];
    }
    __Vtemp603[2U] = ((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                         ? __Vtemp597[0U] : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                       << 1U) | ((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                  ? 1U : __Vtemp601[2U]));
    __Vtemp603[3U] = ((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                         ? __Vtemp597[0U] : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                       >> 0x1fU) | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                      ? __Vtemp597[1U]
                                      : (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                 >> 0x20U))) 
                                    << 1U));
    __Vtemp603[4U] = ((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                         ? __Vtemp597[1U] : (IData)(
                                                    (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                     >> 0x20U))) 
                       >> 0x1fU) | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                      ? __Vtemp597[2U]
                                      : 1U) << 1U));
    VL_EXTEND_WW(131,130, __Vtemp604, __Vtemp603);
    __Vtemp606[0U] = __Vtemp604[0U];
    __Vtemp606[1U] = __Vtemp604[1U];
    __Vtemp606[2U] = __Vtemp604[2U];
    __Vtemp606[3U] = __Vtemp604[3U];
    __Vtemp606[4U] = (((IData)((0x8000000000000000ULL 
                                | (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                   >> 1U))) << 3U) 
                      | __Vtemp604[4U]);
    __Vtemp606[5U] = (((IData)((0x8000000000000000ULL 
                                | (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                   >> 1U))) >> 0x1dU) 
                      | ((IData)(((0x8000000000000000ULL 
                                   | (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                      >> 1U)) >> 0x20U)) 
                         << 3U));
    __Vtemp606[6U] = (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1) 
                       << 3U) | ((IData)(((0x8000000000000000ULL 
                                           | (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                              >> 1U)) 
                                          >> 0x20U)) 
                                 >> 0x1dU));
    __Vtemp606[7U] = (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1) 
                       >> 0x1dU) | ((IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                             >> 0x20U)) 
                                    << 3U));
    __Vtemp606[8U] = (8U | (((IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                      >> 0x20U)) >> 0x1dU) 
                            | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                 ? (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                 : __Vtemp590[0U]) 
                               << 4U)));
    __Vtemp606[9U] = ((7U & (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                               ? (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                               : __Vtemp590[0U]) >> 0x1cU)) 
                      | ((8U & (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                  ? (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                  : __Vtemp590[0U]) 
                                >> 0x1cU)) | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                ? (IData)(
                                                          (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                           >> 0x20U))
                                                : __Vtemp590[1U]) 
                                              << 4U)));
    __Vtemp606[0xaU] = ((7U & (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                 ? (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                            >> 0x20U))
                                 : __Vtemp590[1U]) 
                               >> 0x1cU)) | ((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                ? __Vtemp586[0U]
                                                : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                                              << 5U) 
                                             | ((8U 
                                                 & (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                      ? (IData)(
                                                                (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                                 >> 0x20U))
                                                      : 
                                                     __Vtemp590[1U]) 
                                                    >> 0x1cU)) 
                                                | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                     ? 1U
                                                     : 
                                                    __Vtemp590[2U]) 
                                                   << 4U))));
    __Vtemp606[0xbU] = ((7U & ((((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                  ? __Vtemp586[0U] : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                                >> 0x1bU) | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                               ? 1U
                                               : __Vtemp590[2U]) 
                                             >> 0x1cU))) 
                        | ((0x18U & (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                       ? __Vtemp586[0U]
                                       : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                                     >> 0x1bU)) | (
                                                   ((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                     ? 
                                                    __Vtemp586[1U]
                                                     : (IData)(
                                                               (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                                >> 0x20U))) 
                                                   << 5U)));
    __Vtemp606[0xcU] = ((7U & (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                 ? __Vtemp586[1U] : (IData)(
                                                            (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                             >> 0x20U))) 
                               >> 0x1bU)) | ((((1U 
                                                & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                ? __Vtemp582[0U]
                                                : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                                              << 6U) 
                                             | ((0x18U 
                                                 & (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                      ? 
                                                     __Vtemp586[1U]
                                                      : (IData)(
                                                                (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                                 >> 0x20U))) 
                                                    >> 0x1bU)) 
                                                | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                     ? 
                                                    __Vtemp586[2U]
                                                     : 1U) 
                                                   << 5U))));
    __Vtemp606[0xdU] = ((7U & ((((1U & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                  ? __Vtemp582[0U] : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                                >> 0x1aU) | (((IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                               ? __Vtemp586[2U]
                                               : 1U) 
                                             >> 0x1bU))) 
                        | ((0x38U & (((1U & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                       ? __Vtemp582[0U]
                                       : (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)) 
                                     >> 0x1aU)) | (
                                                   ((1U 
                                                     & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                     ? 
                                                    __Vtemp582[1U]
                                                     : (IData)(
                                                               (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                                >> 0x20U))) 
                                                   << 6U)));
    __Vtemp606[0xeU] = ((7U & (((1U & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                 ? __Vtemp582[1U] : (IData)(
                                                            (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                             >> 0x20U))) 
                               >> 0x1aU)) | ((((1U 
                                                & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                ? (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                                : __Vtemp579[0U]) 
                                              << 7U) 
                                             | ((0x38U 
                                                 & (((1U 
                                                      & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                      ? 
                                                     __Vtemp582[1U]
                                                      : (IData)(
                                                                (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                                 >> 0x20U))) 
                                                    >> 0x1aU)) 
                                                | (((1U 
                                                     & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                     ? 
                                                    __Vtemp582[2U]
                                                     : 1U) 
                                                   << 6U))));
    __Vtemp606[0xfU] = ((7U & ((((1U & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                  ? (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                  : __Vtemp579[0U]) 
                                >> 0x19U) | (((1U & 
                                               riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                               ? __Vtemp582[2U]
                                               : 1U) 
                                             >> 0x1aU))) 
                        | ((0x78U & (((1U & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                       ? (IData)(riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                       : __Vtemp579[0U]) 
                                     >> 0x19U)) | (
                                                   ((1U 
                                                     & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                     ? (IData)(
                                                               (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                                >> 0x20U))
                                                     : 
                                                    __Vtemp579[1U]) 
                                                   << 7U)));
    __Vtemp606[0x10U] = ((7U & (((1U & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                  ? (IData)((riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                             >> 0x20U))
                                  : __Vtemp579[1U]) 
                                >> 0x19U)) | ((0x78U 
                                               & (((1U 
                                                    & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                    ? (IData)(
                                                              (riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                               >> 0x20U))
                                                    : 
                                                   __Vtemp579[1U]) 
                                                  >> 0x19U)) 
                                              | (((1U 
                                                   & riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN[2U])
                                                   ? 1U
                                                   : 
                                                  __Vtemp579[2U]) 
                                                 << 7U)));
    if ((0x207U >= (0x3ffU & ((IData)(0x41U) * (7U 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 2U)))))) {
        __Vtemp610[0U] = (((0U == (0x1fU & ((IData)(0x41U) 
                                            * (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U)))))
                            ? 0U : (__Vtemp606[((IData)(1U) 
                                                + (0x1fU 
                                                   & (((IData)(0x41U) 
                                                       * 
                                                       (7U 
                                                        & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                           >> 2U))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x41U) 
                                            * (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U))))))) 
                          | (__Vtemp606[(0x1fU & (((IData)(0x41U) 
                                                   * 
                                                   (7U 
                                                    & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                       >> 2U))) 
                                                  >> 5U))] 
                             >> (0x1fU & ((IData)(0x41U) 
                                          * (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 2U))))));
        __Vtemp610[1U] = (((0U == (0x1fU & ((IData)(0x41U) 
                                            * (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U)))))
                            ? 0U : (__Vtemp606[((IData)(2U) 
                                                + (0x1fU 
                                                   & (((IData)(0x41U) 
                                                       * 
                                                       (7U 
                                                        & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                           >> 2U))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x41U) 
                                            * (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U))))))) 
                          | (__Vtemp606[((IData)(1U) 
                                         + (0x1fU & 
                                            (((IData)(0x41U) 
                                              * (7U 
                                                 & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                    >> 2U))) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0x41U) 
                                          * (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 2U))))));
        __Vtemp610[2U] = (((0U == (0x1fU & ((IData)(0x41U) 
                                            * (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U)))))
                            ? 0U : (__Vtemp606[((IData)(3U) 
                                                + (0x1fU 
                                                   & (((IData)(0x41U) 
                                                       * 
                                                       (7U 
                                                        & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                           >> 2U))) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x41U) 
                                            * (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U))))))) 
                          | (__Vtemp606[((IData)(2U) 
                                         + (0x1fU & 
                                            (((IData)(0x41U) 
                                              * (7U 
                                                 & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                    >> 2U))) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0x41U) 
                                          * (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 2U))))));
    } else {
        __Vtemp610[0U] = 0U;
        __Vtemp610[1U] = 0U;
        __Vtemp610[2U] = 0U;
    }
    if ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[0U] 
            = __Vtemp610[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[1U] 
            = __Vtemp610[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[2U] 
            = (1U & __Vtemp610[2U]);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[2U] = 0U;
    }
    __Vtemp629[0U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[0U];
    __Vtemp629[1U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[1U];
    __Vtemp629[2U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[2U];
    __Vtemp629[3U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[3U];
    __Vtemp629[4U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[0U];
    __Vtemp629[5U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[1U];
    __Vtemp629[6U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[2U];
    __Vtemp629[7U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[3U];
    __Vtemp629[8U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[0U];
    __Vtemp629[9U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[1U];
    __Vtemp629[0xaU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[2U];
    __Vtemp629[0xbU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[3U];
    __Vtemp629[0xcU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[0U];
    __Vtemp629[0xdU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[1U];
    __Vtemp629[0xeU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[2U];
    __Vtemp629[0xfU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[3U];
    __Vtemp629[0x10U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[0U];
    __Vtemp629[0x11U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[1U];
    __Vtemp629[0x12U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[2U];
    __Vtemp629[0x13U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[3U];
    __Vtemp629[0x14U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[0U];
    __Vtemp629[0x15U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[1U];
    __Vtemp629[0x16U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[2U];
    __Vtemp629[0x17U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[3U];
    __Vtemp629[0x18U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[0U];
    __Vtemp629[0x19U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[1U];
    __Vtemp629[0x1aU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[2U];
    __Vtemp629[0x1bU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[3U];
    __Vtemp629[0x1cU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[0U];
    __Vtemp629[0x1dU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[1U];
    __Vtemp629[0x1eU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[2U];
    __Vtemp629[0x1fU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[3U];
    __Vtemp629[0x20U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[0U];
    __Vtemp629[0x21U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[1U];
    __Vtemp629[0x22U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[2U];
    __Vtemp629[0x23U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[3U];
    __Vtemp629[0x24U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[0U];
    __Vtemp629[0x25U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[1U];
    __Vtemp629[0x26U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[2U];
    __Vtemp629[0x27U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[3U];
    __Vtemp629[0x28U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[0U];
    __Vtemp629[0x29U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[1U];
    __Vtemp629[0x2aU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[2U];
    __Vtemp629[0x2bU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[3U];
    __Vtemp629[0x2cU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[0U];
    __Vtemp629[0x2dU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[1U];
    __Vtemp629[0x2eU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[2U];
    __Vtemp629[0x2fU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[3U];
    __Vtemp629[0x30U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[0U];
    __Vtemp629[0x31U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[1U];
    __Vtemp629[0x32U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[2U];
    __Vtemp629[0x33U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[3U];
    __Vtemp629[0x34U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[0U];
    __Vtemp629[0x35U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[1U];
    __Vtemp629[0x36U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[2U];
    __Vtemp629[0x37U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[3U];
    __Vtemp629[0x38U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[0U];
    __Vtemp629[0x39U] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[1U];
    __Vtemp629[0x3aU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[2U];
    __Vtemp629[0x3bU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[3U];
    __Vtemp629[0x3cU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[0U];
    __Vtemp629[0x3dU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[1U];
    __Vtemp629[0x3eU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[2U];
    __Vtemp629[0x3fU] = vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp630, __Vtemp629, vlSelf->riscv_soc__DOT__sram4__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp631, __Vtemp630, vlSelf->riscv_soc__DOT__sram4__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp632, __Vtemp631, vlSelf->riscv_soc__DOT__sram4__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp633, __Vtemp632, vlSelf->riscv_soc__DOT__sram4__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp634, __Vtemp633, vlSelf->riscv_soc__DOT__sram4__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp635, __Vtemp634, vlSelf->riscv_soc__DOT__sram4__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp636, __Vtemp635, vlSelf->riscv_soc__DOT__sram4__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp637, __Vtemp636, vlSelf->riscv_soc__DOT__sram4__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp638, __Vtemp637, vlSelf->riscv_soc__DOT__sram4__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp639, __Vtemp638, vlSelf->riscv_soc__DOT__sram4__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp640, __Vtemp639, vlSelf->riscv_soc__DOT__sram4__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp641, __Vtemp640, vlSelf->riscv_soc__DOT__sram4__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp642, __Vtemp641, vlSelf->riscv_soc__DOT__sram4__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp643, __Vtemp642, vlSelf->riscv_soc__DOT__sram4__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp644, __Vtemp643, vlSelf->riscv_soc__DOT__sram4__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp645, __Vtemp644, vlSelf->riscv_soc__DOT__sram4__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp646, __Vtemp645, vlSelf->riscv_soc__DOT__sram4__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp647, __Vtemp646, vlSelf->riscv_soc__DOT__sram4__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp648, __Vtemp647, vlSelf->riscv_soc__DOT__sram4__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp649, __Vtemp648, vlSelf->riscv_soc__DOT__sram4__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp650, __Vtemp649, vlSelf->riscv_soc__DOT__sram4__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp651, __Vtemp650, vlSelf->riscv_soc__DOT__sram4__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp652, __Vtemp651, vlSelf->riscv_soc__DOT__sram4__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp653, __Vtemp652, vlSelf->riscv_soc__DOT__sram4__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp654, __Vtemp653, vlSelf->riscv_soc__DOT__sram4__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp655, __Vtemp654, vlSelf->riscv_soc__DOT__sram4__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp656, __Vtemp655, vlSelf->riscv_soc__DOT__sram4__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp657, __Vtemp656, vlSelf->riscv_soc__DOT__sram4__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp658, __Vtemp657, vlSelf->riscv_soc__DOT__sram4__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp659, __Vtemp658, vlSelf->riscv_soc__DOT__sram4__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp660, __Vtemp659, vlSelf->riscv_soc__DOT__sram4__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp661, __Vtemp660, vlSelf->riscv_soc__DOT__sram4__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp662, __Vtemp661, vlSelf->riscv_soc__DOT__sram4__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp663, __Vtemp662, vlSelf->riscv_soc__DOT__sram4__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp664, __Vtemp663, vlSelf->riscv_soc__DOT__sram4__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp665, __Vtemp664, vlSelf->riscv_soc__DOT__sram4__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp666, __Vtemp665, vlSelf->riscv_soc__DOT__sram4__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp667, __Vtemp666, vlSelf->riscv_soc__DOT__sram4__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp668, __Vtemp667, vlSelf->riscv_soc__DOT__sram4__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp669, __Vtemp668, vlSelf->riscv_soc__DOT__sram4__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp670, __Vtemp669, vlSelf->riscv_soc__DOT__sram4__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp671, __Vtemp670, vlSelf->riscv_soc__DOT__sram4__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp672, __Vtemp671, vlSelf->riscv_soc__DOT__sram4__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp673, __Vtemp672, vlSelf->riscv_soc__DOT__sram4__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp674, __Vtemp673, vlSelf->riscv_soc__DOT__sram4__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp675, __Vtemp674, vlSelf->riscv_soc__DOT__sram4__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp676, __Vtemp675, vlSelf->riscv_soc__DOT__sram4__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp677, __Vtemp676, vlSelf->riscv_soc__DOT__sram4__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp677[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp677[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp677[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp677[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp677[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp677[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram4__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp677[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp677[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    __Vtemp693[0U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[0U];
    __Vtemp693[1U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[1U];
    __Vtemp693[2U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[2U];
    __Vtemp693[3U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[3U];
    __Vtemp693[4U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[0U];
    __Vtemp693[5U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[1U];
    __Vtemp693[6U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[2U];
    __Vtemp693[7U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[3U];
    __Vtemp693[8U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[0U];
    __Vtemp693[9U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[1U];
    __Vtemp693[0xaU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[2U];
    __Vtemp693[0xbU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[3U];
    __Vtemp693[0xcU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[0U];
    __Vtemp693[0xdU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[1U];
    __Vtemp693[0xeU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[2U];
    __Vtemp693[0xfU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[3U];
    __Vtemp693[0x10U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[0U];
    __Vtemp693[0x11U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[1U];
    __Vtemp693[0x12U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[2U];
    __Vtemp693[0x13U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[3U];
    __Vtemp693[0x14U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[0U];
    __Vtemp693[0x15U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[1U];
    __Vtemp693[0x16U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[2U];
    __Vtemp693[0x17U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[3U];
    __Vtemp693[0x18U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[0U];
    __Vtemp693[0x19U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[1U];
    __Vtemp693[0x1aU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[2U];
    __Vtemp693[0x1bU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[3U];
    __Vtemp693[0x1cU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[0U];
    __Vtemp693[0x1dU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[1U];
    __Vtemp693[0x1eU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[2U];
    __Vtemp693[0x1fU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[3U];
    __Vtemp693[0x20U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[0U];
    __Vtemp693[0x21U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[1U];
    __Vtemp693[0x22U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[2U];
    __Vtemp693[0x23U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[3U];
    __Vtemp693[0x24U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[0U];
    __Vtemp693[0x25U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[1U];
    __Vtemp693[0x26U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[2U];
    __Vtemp693[0x27U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[3U];
    __Vtemp693[0x28U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[0U];
    __Vtemp693[0x29U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[1U];
    __Vtemp693[0x2aU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[2U];
    __Vtemp693[0x2bU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[3U];
    __Vtemp693[0x2cU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[0U];
    __Vtemp693[0x2dU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[1U];
    __Vtemp693[0x2eU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[2U];
    __Vtemp693[0x2fU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[3U];
    __Vtemp693[0x30U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[0U];
    __Vtemp693[0x31U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[1U];
    __Vtemp693[0x32U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[2U];
    __Vtemp693[0x33U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[3U];
    __Vtemp693[0x34U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[0U];
    __Vtemp693[0x35U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[1U];
    __Vtemp693[0x36U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[2U];
    __Vtemp693[0x37U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[3U];
    __Vtemp693[0x38U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[0U];
    __Vtemp693[0x39U] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[1U];
    __Vtemp693[0x3aU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[2U];
    __Vtemp693[0x3bU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[3U];
    __Vtemp693[0x3cU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[0U];
    __Vtemp693[0x3dU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[1U];
    __Vtemp693[0x3eU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[2U];
    __Vtemp693[0x3fU] = vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp694, __Vtemp693, vlSelf->riscv_soc__DOT__sram5__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp695, __Vtemp694, vlSelf->riscv_soc__DOT__sram5__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp696, __Vtemp695, vlSelf->riscv_soc__DOT__sram5__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp697, __Vtemp696, vlSelf->riscv_soc__DOT__sram5__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp698, __Vtemp697, vlSelf->riscv_soc__DOT__sram5__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp699, __Vtemp698, vlSelf->riscv_soc__DOT__sram5__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp700, __Vtemp699, vlSelf->riscv_soc__DOT__sram5__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp701, __Vtemp700, vlSelf->riscv_soc__DOT__sram5__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp702, __Vtemp701, vlSelf->riscv_soc__DOT__sram5__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp703, __Vtemp702, vlSelf->riscv_soc__DOT__sram5__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp704, __Vtemp703, vlSelf->riscv_soc__DOT__sram5__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp705, __Vtemp704, vlSelf->riscv_soc__DOT__sram5__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp706, __Vtemp705, vlSelf->riscv_soc__DOT__sram5__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp707, __Vtemp706, vlSelf->riscv_soc__DOT__sram5__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp708, __Vtemp707, vlSelf->riscv_soc__DOT__sram5__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp709, __Vtemp708, vlSelf->riscv_soc__DOT__sram5__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp710, __Vtemp709, vlSelf->riscv_soc__DOT__sram5__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp711, __Vtemp710, vlSelf->riscv_soc__DOT__sram5__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp712, __Vtemp711, vlSelf->riscv_soc__DOT__sram5__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp713, __Vtemp712, vlSelf->riscv_soc__DOT__sram5__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp714, __Vtemp713, vlSelf->riscv_soc__DOT__sram5__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp715, __Vtemp714, vlSelf->riscv_soc__DOT__sram5__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp716, __Vtemp715, vlSelf->riscv_soc__DOT__sram5__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp717, __Vtemp716, vlSelf->riscv_soc__DOT__sram5__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp718, __Vtemp717, vlSelf->riscv_soc__DOT__sram5__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp719, __Vtemp718, vlSelf->riscv_soc__DOT__sram5__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp720, __Vtemp719, vlSelf->riscv_soc__DOT__sram5__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp721, __Vtemp720, vlSelf->riscv_soc__DOT__sram5__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp722, __Vtemp721, vlSelf->riscv_soc__DOT__sram5__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp723, __Vtemp722, vlSelf->riscv_soc__DOT__sram5__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp724, __Vtemp723, vlSelf->riscv_soc__DOT__sram5__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp725, __Vtemp724, vlSelf->riscv_soc__DOT__sram5__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp726, __Vtemp725, vlSelf->riscv_soc__DOT__sram5__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp727, __Vtemp726, vlSelf->riscv_soc__DOT__sram5__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp728, __Vtemp727, vlSelf->riscv_soc__DOT__sram5__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp729, __Vtemp728, vlSelf->riscv_soc__DOT__sram5__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp730, __Vtemp729, vlSelf->riscv_soc__DOT__sram5__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp731, __Vtemp730, vlSelf->riscv_soc__DOT__sram5__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp732, __Vtemp731, vlSelf->riscv_soc__DOT__sram5__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp733, __Vtemp732, vlSelf->riscv_soc__DOT__sram5__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp734, __Vtemp733, vlSelf->riscv_soc__DOT__sram5__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp735, __Vtemp734, vlSelf->riscv_soc__DOT__sram5__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp736, __Vtemp735, vlSelf->riscv_soc__DOT__sram5__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp737, __Vtemp736, vlSelf->riscv_soc__DOT__sram5__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp738, __Vtemp737, vlSelf->riscv_soc__DOT__sram5__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp739, __Vtemp738, vlSelf->riscv_soc__DOT__sram5__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp740, __Vtemp739, vlSelf->riscv_soc__DOT__sram5__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp741, __Vtemp740, vlSelf->riscv_soc__DOT__sram5__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp741[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp741[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp741[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp741[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp741[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp741[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram5__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp741[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp741[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    __Vtemp757[0U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[0U];
    __Vtemp757[1U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[1U];
    __Vtemp757[2U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[2U];
    __Vtemp757[3U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[3U];
    __Vtemp757[4U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[0U];
    __Vtemp757[5U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[1U];
    __Vtemp757[6U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[2U];
    __Vtemp757[7U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[3U];
    __Vtemp757[8U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[0U];
    __Vtemp757[9U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[1U];
    __Vtemp757[0xaU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[2U];
    __Vtemp757[0xbU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[3U];
    __Vtemp757[0xcU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[0U];
    __Vtemp757[0xdU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[1U];
    __Vtemp757[0xeU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[2U];
    __Vtemp757[0xfU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[3U];
    __Vtemp757[0x10U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[0U];
    __Vtemp757[0x11U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[1U];
    __Vtemp757[0x12U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[2U];
    __Vtemp757[0x13U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[3U];
    __Vtemp757[0x14U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[0U];
    __Vtemp757[0x15U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[1U];
    __Vtemp757[0x16U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[2U];
    __Vtemp757[0x17U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[3U];
    __Vtemp757[0x18U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[0U];
    __Vtemp757[0x19U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[1U];
    __Vtemp757[0x1aU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[2U];
    __Vtemp757[0x1bU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[3U];
    __Vtemp757[0x1cU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[0U];
    __Vtemp757[0x1dU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[1U];
    __Vtemp757[0x1eU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[2U];
    __Vtemp757[0x1fU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[3U];
    __Vtemp757[0x20U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[0U];
    __Vtemp757[0x21U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[1U];
    __Vtemp757[0x22U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[2U];
    __Vtemp757[0x23U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[3U];
    __Vtemp757[0x24U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[0U];
    __Vtemp757[0x25U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[1U];
    __Vtemp757[0x26U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[2U];
    __Vtemp757[0x27U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[3U];
    __Vtemp757[0x28U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[0U];
    __Vtemp757[0x29U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[1U];
    __Vtemp757[0x2aU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[2U];
    __Vtemp757[0x2bU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[3U];
    __Vtemp757[0x2cU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[0U];
    __Vtemp757[0x2dU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[1U];
    __Vtemp757[0x2eU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[2U];
    __Vtemp757[0x2fU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[3U];
    __Vtemp757[0x30U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[0U];
    __Vtemp757[0x31U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[1U];
    __Vtemp757[0x32U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[2U];
    __Vtemp757[0x33U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[3U];
    __Vtemp757[0x34U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[0U];
    __Vtemp757[0x35U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[1U];
    __Vtemp757[0x36U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[2U];
    __Vtemp757[0x37U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[3U];
    __Vtemp757[0x38U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[0U];
    __Vtemp757[0x39U] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[1U];
    __Vtemp757[0x3aU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[2U];
    __Vtemp757[0x3bU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[3U];
    __Vtemp757[0x3cU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[0U];
    __Vtemp757[0x3dU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[1U];
    __Vtemp757[0x3eU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[2U];
    __Vtemp757[0x3fU] = vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp758, __Vtemp757, vlSelf->riscv_soc__DOT__sram6__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp759, __Vtemp758, vlSelf->riscv_soc__DOT__sram6__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp760, __Vtemp759, vlSelf->riscv_soc__DOT__sram6__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp761, __Vtemp760, vlSelf->riscv_soc__DOT__sram6__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp762, __Vtemp761, vlSelf->riscv_soc__DOT__sram6__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp763, __Vtemp762, vlSelf->riscv_soc__DOT__sram6__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp764, __Vtemp763, vlSelf->riscv_soc__DOT__sram6__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp765, __Vtemp764, vlSelf->riscv_soc__DOT__sram6__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp766, __Vtemp765, vlSelf->riscv_soc__DOT__sram6__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp767, __Vtemp766, vlSelf->riscv_soc__DOT__sram6__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp768, __Vtemp767, vlSelf->riscv_soc__DOT__sram6__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp769, __Vtemp768, vlSelf->riscv_soc__DOT__sram6__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp770, __Vtemp769, vlSelf->riscv_soc__DOT__sram6__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp771, __Vtemp770, vlSelf->riscv_soc__DOT__sram6__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp772, __Vtemp771, vlSelf->riscv_soc__DOT__sram6__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp773, __Vtemp772, vlSelf->riscv_soc__DOT__sram6__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp774, __Vtemp773, vlSelf->riscv_soc__DOT__sram6__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp775, __Vtemp774, vlSelf->riscv_soc__DOT__sram6__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp776, __Vtemp775, vlSelf->riscv_soc__DOT__sram6__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp777, __Vtemp776, vlSelf->riscv_soc__DOT__sram6__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp778, __Vtemp777, vlSelf->riscv_soc__DOT__sram6__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp779, __Vtemp778, vlSelf->riscv_soc__DOT__sram6__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp780, __Vtemp779, vlSelf->riscv_soc__DOT__sram6__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp781, __Vtemp780, vlSelf->riscv_soc__DOT__sram6__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp782, __Vtemp781, vlSelf->riscv_soc__DOT__sram6__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp783, __Vtemp782, vlSelf->riscv_soc__DOT__sram6__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp784, __Vtemp783, vlSelf->riscv_soc__DOT__sram6__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp785, __Vtemp784, vlSelf->riscv_soc__DOT__sram6__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp786, __Vtemp785, vlSelf->riscv_soc__DOT__sram6__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp787, __Vtemp786, vlSelf->riscv_soc__DOT__sram6__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp788, __Vtemp787, vlSelf->riscv_soc__DOT__sram6__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp789, __Vtemp788, vlSelf->riscv_soc__DOT__sram6__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp790, __Vtemp789, vlSelf->riscv_soc__DOT__sram6__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp791, __Vtemp790, vlSelf->riscv_soc__DOT__sram6__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp792, __Vtemp791, vlSelf->riscv_soc__DOT__sram6__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp793, __Vtemp792, vlSelf->riscv_soc__DOT__sram6__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp794, __Vtemp793, vlSelf->riscv_soc__DOT__sram6__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp795, __Vtemp794, vlSelf->riscv_soc__DOT__sram6__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp796, __Vtemp795, vlSelf->riscv_soc__DOT__sram6__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp797, __Vtemp796, vlSelf->riscv_soc__DOT__sram6__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp798, __Vtemp797, vlSelf->riscv_soc__DOT__sram6__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp799, __Vtemp798, vlSelf->riscv_soc__DOT__sram6__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp800, __Vtemp799, vlSelf->riscv_soc__DOT__sram6__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp801, __Vtemp800, vlSelf->riscv_soc__DOT__sram6__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp802, __Vtemp801, vlSelf->riscv_soc__DOT__sram6__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp803, __Vtemp802, vlSelf->riscv_soc__DOT__sram6__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp804, __Vtemp803, vlSelf->riscv_soc__DOT__sram6__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp805, __Vtemp804, vlSelf->riscv_soc__DOT__sram6__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp805[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp805[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp805[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp805[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp805[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp805[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram6__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp805[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp805[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    __Vtemp821[0U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[0U];
    __Vtemp821[1U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[1U];
    __Vtemp821[2U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[2U];
    __Vtemp821[3U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[3U];
    __Vtemp821[4U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[0U];
    __Vtemp821[5U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[1U];
    __Vtemp821[6U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[2U];
    __Vtemp821[7U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[3U];
    __Vtemp821[8U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[0U];
    __Vtemp821[9U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[1U];
    __Vtemp821[0xaU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[2U];
    __Vtemp821[0xbU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[3U];
    __Vtemp821[0xcU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[0U];
    __Vtemp821[0xdU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[1U];
    __Vtemp821[0xeU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[2U];
    __Vtemp821[0xfU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[3U];
    __Vtemp821[0x10U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[0U];
    __Vtemp821[0x11U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[1U];
    __Vtemp821[0x12U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[2U];
    __Vtemp821[0x13U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[3U];
    __Vtemp821[0x14U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[0U];
    __Vtemp821[0x15U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[1U];
    __Vtemp821[0x16U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[2U];
    __Vtemp821[0x17U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[3U];
    __Vtemp821[0x18U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[0U];
    __Vtemp821[0x19U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[1U];
    __Vtemp821[0x1aU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[2U];
    __Vtemp821[0x1bU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[3U];
    __Vtemp821[0x1cU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[0U];
    __Vtemp821[0x1dU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[1U];
    __Vtemp821[0x1eU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[2U];
    __Vtemp821[0x1fU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[3U];
    __Vtemp821[0x20U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[0U];
    __Vtemp821[0x21U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[1U];
    __Vtemp821[0x22U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[2U];
    __Vtemp821[0x23U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[3U];
    __Vtemp821[0x24U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[0U];
    __Vtemp821[0x25U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[1U];
    __Vtemp821[0x26U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[2U];
    __Vtemp821[0x27U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[3U];
    __Vtemp821[0x28U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[0U];
    __Vtemp821[0x29U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[1U];
    __Vtemp821[0x2aU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[2U];
    __Vtemp821[0x2bU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[3U];
    __Vtemp821[0x2cU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[0U];
    __Vtemp821[0x2dU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[1U];
    __Vtemp821[0x2eU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[2U];
    __Vtemp821[0x2fU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[3U];
    __Vtemp821[0x30U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[0U];
    __Vtemp821[0x31U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[1U];
    __Vtemp821[0x32U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[2U];
    __Vtemp821[0x33U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[3U];
    __Vtemp821[0x34U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[0U];
    __Vtemp821[0x35U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[1U];
    __Vtemp821[0x36U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[2U];
    __Vtemp821[0x37U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[3U];
    __Vtemp821[0x38U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[0U];
    __Vtemp821[0x39U] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[1U];
    __Vtemp821[0x3aU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[2U];
    __Vtemp821[0x3bU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[3U];
    __Vtemp821[0x3cU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[0U];
    __Vtemp821[0x3dU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[1U];
    __Vtemp821[0x3eU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[2U];
    __Vtemp821[0x3fU] = vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp822, __Vtemp821, vlSelf->riscv_soc__DOT__sram7__DOT__sram_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp823, __Vtemp822, vlSelf->riscv_soc__DOT__sram7__DOT__sram_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp824, __Vtemp823, vlSelf->riscv_soc__DOT__sram7__DOT__sram_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp825, __Vtemp824, vlSelf->riscv_soc__DOT__sram7__DOT__sram_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp826, __Vtemp825, vlSelf->riscv_soc__DOT__sram7__DOT__sram_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp827, __Vtemp826, vlSelf->riscv_soc__DOT__sram7__DOT__sram_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp828, __Vtemp827, vlSelf->riscv_soc__DOT__sram7__DOT__sram_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp829, __Vtemp828, vlSelf->riscv_soc__DOT__sram7__DOT__sram_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp830, __Vtemp829, vlSelf->riscv_soc__DOT__sram7__DOT__sram_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp831, __Vtemp830, vlSelf->riscv_soc__DOT__sram7__DOT__sram_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp832, __Vtemp831, vlSelf->riscv_soc__DOT__sram7__DOT__sram_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp833, __Vtemp832, vlSelf->riscv_soc__DOT__sram7__DOT__sram_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp834, __Vtemp833, vlSelf->riscv_soc__DOT__sram7__DOT__sram_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp835, __Vtemp834, vlSelf->riscv_soc__DOT__sram7__DOT__sram_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp836, __Vtemp835, vlSelf->riscv_soc__DOT__sram7__DOT__sram_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp837, __Vtemp836, vlSelf->riscv_soc__DOT__sram7__DOT__sram_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp838, __Vtemp837, vlSelf->riscv_soc__DOT__sram7__DOT__sram_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp839, __Vtemp838, vlSelf->riscv_soc__DOT__sram7__DOT__sram_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp840, __Vtemp839, vlSelf->riscv_soc__DOT__sram7__DOT__sram_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp841, __Vtemp840, vlSelf->riscv_soc__DOT__sram7__DOT__sram_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp842, __Vtemp841, vlSelf->riscv_soc__DOT__sram7__DOT__sram_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp843, __Vtemp842, vlSelf->riscv_soc__DOT__sram7__DOT__sram_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp844, __Vtemp843, vlSelf->riscv_soc__DOT__sram7__DOT__sram_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp845, __Vtemp844, vlSelf->riscv_soc__DOT__sram7__DOT__sram_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp846, __Vtemp845, vlSelf->riscv_soc__DOT__sram7__DOT__sram_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp847, __Vtemp846, vlSelf->riscv_soc__DOT__sram7__DOT__sram_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp848, __Vtemp847, vlSelf->riscv_soc__DOT__sram7__DOT__sram_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp849, __Vtemp848, vlSelf->riscv_soc__DOT__sram7__DOT__sram_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp850, __Vtemp849, vlSelf->riscv_soc__DOT__sram7__DOT__sram_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp851, __Vtemp850, vlSelf->riscv_soc__DOT__sram7__DOT__sram_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp852, __Vtemp851, vlSelf->riscv_soc__DOT__sram7__DOT__sram_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp853, __Vtemp852, vlSelf->riscv_soc__DOT__sram7__DOT__sram_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp854, __Vtemp853, vlSelf->riscv_soc__DOT__sram7__DOT__sram_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp855, __Vtemp854, vlSelf->riscv_soc__DOT__sram7__DOT__sram_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp856, __Vtemp855, vlSelf->riscv_soc__DOT__sram7__DOT__sram_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp857, __Vtemp856, vlSelf->riscv_soc__DOT__sram7__DOT__sram_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp858, __Vtemp857, vlSelf->riscv_soc__DOT__sram7__DOT__sram_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp859, __Vtemp858, vlSelf->riscv_soc__DOT__sram7__DOT__sram_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp860, __Vtemp859, vlSelf->riscv_soc__DOT__sram7__DOT__sram_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp861, __Vtemp860, vlSelf->riscv_soc__DOT__sram7__DOT__sram_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp862, __Vtemp861, vlSelf->riscv_soc__DOT__sram7__DOT__sram_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp863, __Vtemp862, vlSelf->riscv_soc__DOT__sram7__DOT__sram_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp864, __Vtemp863, vlSelf->riscv_soc__DOT__sram7__DOT__sram_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp865, __Vtemp864, vlSelf->riscv_soc__DOT__sram7__DOT__sram_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp866, __Vtemp865, vlSelf->riscv_soc__DOT__sram7__DOT__sram_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp867, __Vtemp866, vlSelf->riscv_soc__DOT__sram7__DOT__sram_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp868, __Vtemp867, vlSelf->riscv_soc__DOT__sram7__DOT__sram_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp869, __Vtemp868, vlSelf->riscv_soc__DOT__sram7__DOT__sram_0);
    vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[0U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp869[
                                              ((IData)(1U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp869[(0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                   << 2U))] >> (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                   << 7U))));
    vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[1U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp869[
                                              ((IData)(2U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp869[((IData)(1U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[2U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp869[
                                              ((IData)(3U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp869[((IData)(2U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__sram7__DOT___GEN_1[3U] 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                             << 7U))) ? 0U : (__Vtemp869[
                                              ((IData)(4U) 
                                               + (0xfcU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                     << 2U)))] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                      << 7U))))) 
           | (__Vtemp869[((IData)(3U) + (0xfcU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                                                  << 2U)))] 
              >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__sram0_A) 
                           << 7U))));
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid 
        = (((~ (IData)((0U != (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                               >> 0x1fU)))) & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint))) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_valid_T));
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
        = ((0U != (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                   >> 0x1fU)) ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata
            : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint)
                ? vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rdata
                : vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata));
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid 
        = (((~ (IData)((0U != (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                               >> 0x1fU)))) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_valid_T));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_target_next_pc_T 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid)
            ? (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[0U])))
            : 0ULL);
    __Vtemp873[0U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0);
    __Vtemp873[1U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0 
                              >> 0x20U));
    __Vtemp873[2U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1);
    __Vtemp873[3U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1 
                              >> 0x20U));
    __Vtemp873[4U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2);
    __Vtemp873[5U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2 
                              >> 0x20U));
    __Vtemp873[6U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3);
    __Vtemp873[7U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3 
                              >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid) 
           & (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre) 
                 & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[2U]) 
                & ((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[1U])) 
                     << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[0U]))) 
                   != ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre)
                        ? (((QData)((IData)(__Vtemp873[
                                            (((IData)(0x3fU) 
                                              + (0xffU 
                                                 & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                                    << 6U))) 
                                             >> 5U)])) 
                            << ((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                                 << 6U)))
                                 ? 0x20U : ((IData)(0x40U) 
                                            - (0x1fU 
                                               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                                  << 6U))))) 
                           | (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                                << 6U)))
                                ? 0ULL : ((QData)((IData)(
                                                          __Vtemp873[
                                                          (((IData)(0x1fU) 
                                                            + 
                                                            (0xffU 
                                                             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                                                << 6U))) 
                                                           >> 5U)])) 
                                          << ((IData)(0x20U) 
                                              - (0x1fU 
                                                 & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                                    << 6U))))) 
                              | ((QData)((IData)(__Vtemp873[
                                                 (6U 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                                     << 1U))])) 
                                 >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail) 
                                              << 6U)))))
                        : 0ULL))) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[2U] 
                                     & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre)))) 
              | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre) 
                 & (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___GEN_4[2U]))));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked)
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId)
            : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)
                ? 0U : (((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid) 
                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w))
                         ? 1U : 2U)));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0 
        = (3U & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt))
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid)
                      ? 0U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid)
                               ? 1U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid)
                                        ? 2U : (- (IData)(
                                                          ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid) 
                                                           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w))))))))
                  : (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)));
    if ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))) {
        vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb = 0xffU;
        vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
        vlSelf->riscv_soc__DOT___core_io_axi_bus_w_valid 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
    } else {
        vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wstrb 
            = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wstrb)
                : 0U);
        vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN));
        vlSelf->riscv_soc__DOT___core_io_axi_bus_w_valid 
            = (((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w));
    }
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_AXI_Bus_aw_valid_T_9 
        = ((((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)) 
            & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok))) 
           | ((((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid)) 
               & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok))) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w)));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_ICache_bus_r_ready_T_1 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_DCache_bus_r_ready_T_1 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)) 
           & (IData)(vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rlast));
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)) 
           & (IData)(vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rlast));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus2_ready_T_4 
        = (((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)) 
            & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid)) 
           | ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
              & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)));
    __Vtemp876[0U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr);
    __Vtemp876[1U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr 
                              >> 0x20U));
    __Vtemp876[2U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr);
    __Vtemp876[3U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr 
                              >> 0x20U));
    __Vtemp876[4U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0);
    __Vtemp876[5U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                              >> 0x20U));
    __Vtemp876[6U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr);
    __Vtemp876[7U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                              >> 0x20U));
    vlSelf->riscv_soc__DOT___core_io_axi_bus_ar_bits_araddr 
        = (((QData)((IData)(__Vtemp876[(((IData)(0x3fU) 
                                         + (0xffU & 
                                            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                                             << 6U))) 
                                        >> 5U)])) << 
            ((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                              << 6U))) ? 0x20U : ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                                                      << 6U))))) 
           | (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                                << 6U))) ? 0ULL : ((QData)((IData)(
                                                                   __Vtemp876[
                                                                   (((IData)(0x1fU) 
                                                                     + 
                                                                     (0xffU 
                                                                      & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                                                                         << 6U))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                                                        << 6U))))) 
              | ((QData)((IData)(__Vtemp876[(6U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                                                   << 1U))])) 
                 >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0) 
                              << 6U)))));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_2 
        = (1U & ((((((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid)) 
                    & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok))) 
                   << 3U) | ((((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid) 
                               & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok))) 
                              << 2U) | ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid) 
                                          & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok))) 
                                         << 1U) | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid) 
                                                   & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok)))))) 
                 >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus1_ready_T_1 
        = ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    if ((0U != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                >> 0x1fU))) {
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_addr_ready 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready;
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_valid 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_addr_ready 
            = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus1_ready_T_1;
        vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_valid 
            = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus1_ready_T_1;
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size 
        = ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
           & (((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_valid) 
               & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush))) 
              & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN 
        = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size));
}
