

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
b35476bdc10b6a33f77784839429ee3e  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_rOZdFT
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qqIrtg"
Running: cat _ptx_qqIrtg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fARGhD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fARGhD --output-file  /dev/null 2> _ptx_qqIrtginfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qqIrtg _ptx2_fARGhD _ptx_qqIrtginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 248617
gpu_sim_insn = 30888000
gpu_ipc =     124.2393
gpu_tot_sim_cycle = 470767
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      65.6121
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 69455
partiton_reqs_in_parallel = 5469574
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.6184
partiton_reqs_in_parallel_util = 5469574
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 248617
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      20.8762 GB/Sec
L2_BW_total  =      11.0249 GB/Sec
gpu_total_sim_rate=41628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
899, 715, 775, 714, 841, 719, 779, 718, 901, 713, 773, 712, 840, 711, 780, 715, 899, 711, 772, 715, 842, 716, 779, 721, 897, 714, 772, 716, 841, 714, 779, 723, 898, 712, 772, 713, 841, 714, 779, 721, 897, 711, 773, 712, 840, 714, 779, 717, 900, 713, 775, 716, 839, 716, 779, 719, 719, 574, 620, 571, 671, 572, 623, 578, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 46201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3995
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51975	W0_Idle:702263	W0_Scoreboard:11961848	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 155 
maxdqlatency = 0 
maxmflatency = 42302 
averagemflatency = 12128 
max_icnt2mem_latency = 41971 
max_icnt2sh_latency = 470766 
mrq_lat_table:4146 	525 	1104 	2340 	2591 	3234 	3581 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26140 	5244 	0 	8 	543 	128 	3301 	10249 	8977 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9416 	15279 	909 	1 	5693 	254 	0 	0 	8 	543 	128 	3301 	10429 	8797 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6158 	13058 	7354 	973 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	24840 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	14 	0 	0 	1 	2 	12 	20 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       119       114        87        82        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       111       111        79        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       111       119        87        63        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       111       119        78        70        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       119       119        86        62        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       119       119        70        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:       111       111       103        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:       111       111        71        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:       103       119        79        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:       103       111        87        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:       102       102        84        71        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     62464     54225     75366     75366     64781     64781     71672     71672     75636     75627     65034     65039     63872     63871     75910     75894 
dram[1]:     54229     52691     75357     75355     64781     64774     71674     71676     75627     75625     65034     65036     63862     63865     75899     75900 
dram[2]:     52964     52892     75351     75364     64774     64771     71679     71683     75626     75625     65036     65028     63856     63858     75901     75903 
dram[3]:     52733     52685     75366     75364     64783     64787     71685     71686     75621     75632     65028     64994     63870     63873     75903     75906 
dram[4]:     52876     52768     75359     75365     64780     64780     71671     71670     75628     75629     64993     65011     63868     63867     75682     75170 
dram[5]:     52758     52649     75362     75361     64780     64773     71675     71676     75624     75623     64996     64989     63839     63849     71835     64784 
dram[6]:     52888     52885     75360     75359     64782     64781     71676     71666     75629     75630     64997     64997     63841     63846     64788     64784 
dram[7]:     52745     52635     75365     75363     64771     64783     71672     71676     75630     75631     65048     65048     63866     63865     75912     75913 
dram[8]:     52631     52304     75364     75362     64788     64783     71678     71669     75623     75630     65039     65037     63858     63859     75915     75917 
dram[9]:     52309     52290     75362     75359     64783     64783     71670     71675     75627     75627     65045     65037     63844     63847     75908     75910 
dram[10]:     52581     52632     75357     75358     64778     64777     71674     71667     75630     75636     65027     65028     63865     63870     75906     75907 
average row accesses per activate:
dram[0]: 36.125000 28.900000 25.250000 23.625000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000  9.142858  9.142858 11.000000 11.000000 
dram[1]: 29.600000 32.666668 24.250000 24.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858 11.000000 11.000000 
dram[2]: 31.111111 27.636364 24.250000 21.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858 11.000000 11.000000 
dram[3]: 26.181818 36.666668 25.250000 24.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858 11.000000 11.000000 
dram[4]: 35.555557 36.444443 27.250000 24.250000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858  9.333333  9.333333 
dram[5]: 32.888889 34.666668 25.250000 32.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858  9.333333  9.333333 
dram[6]: 31.111111 32.000000 35.000000 29.500000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858  9.333333  9.333333 
dram[7]: 32.000000 33.777779 28.166666 29.500000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858 11.000000 10.800000 
dram[8]: 30.222221 33.777779 29.500000 29.500000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  9.142858  9.142858 10.800000 10.800000 
dram[9]: 32.000000 33.777779 30.833334 30.833334 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  7.111111  7.111111 10.800000 10.800000 
dram[10]: 32.000000 33.777779 30.333334 28.166666 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  7.111111  7.111111 10.800000 10.800000 
average row locality = 18018/965 = 18.671503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       208       209       128       115         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       216       214       120       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       200       224       120        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       208       250       128       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       240       248       144       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       216       232       128       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       200       208       136       104         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       208       224        96       104         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       224       104       104         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       208       224       112       112         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       208       224       109        96         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 7321
min_bank_accesses = 0!
chip skew: 752/624 = 1.21
average mf latency per bank:
dram[0]:      20410     20290     17708     18954     55576     55785     66569     65436     70410     70309     62885     62732     54796     54904     71317     71317
dram[1]:      19447     19425     18407     18332     55045     55064     65124     65828     70447     70513     62683     62799     54675     55435     71529     71853
dram[2]:      19854     18276     18283     20866     54846     55093     65668     66704     70786     71135     63928     63179     52834     51926     71025     71073
dram[3]:      19213     16877     19279     20053     55521     55147     66117     65305     70732     71206     62898     62946     51892     51897     70940     70361
dram[4]:      17212     16188     17650     19849     55121     55217     65946     65752     71121     70949     62440     64148     52208     52301     79921     77460
dram[5]:      17850     16979     19009     19756     54915     55677     66456     66524     71951     71640     63563     63119     51639     51731     76725     76719
dram[6]:      18980     18533     18054     20975     55644     55429     65865     65605     70950     71026     65636     64332     51638     51898     76553     76938
dram[7]:      18590     17485     21618     19657     55338     55284     65542     65811     71048     71861     65097     65350     52209     52139     73474     69823
dram[8]:      19366     17358     20141     20315     55225     55715     67426     67660     70963     70630     65616     64854     51507     51477     69745     69840
dram[9]:      18377     17499     19417     19402     56213     55658     66116     65697     70745     70973     64439     65162     51608     51598     72763     73215
dram[10]:      18279     17371     19666     21163     55654     55729     66253     66348     70854     71187     65242     65738     52145     52179     73565     72887
maximum mf latency per bank:
dram[0]:      41563     41629     41411     41430     42227     42302     42184     42225     41982     42010     41993     42025     41362     41462     41171     41242
dram[1]:      41566     41573     41387     41411     42236     42242     42174     42225     41973     42000     42011     42023     41373     41400     41192     41268
dram[2]:      41545     41609     41404     41436     42200     42245     42165     42208     41953     41982     41996     42020     41341     41407     41222     41284
dram[3]:      41549     41631     41382     41416     42209     42244     42200     42210     41959     41992     42001     42033     41326     41415     41217     41297
dram[4]:      41559     41638     41384     41420     42199     42249     42175     42211     41960     42000     41987     42010     41328     41408     41218     41301
dram[5]:      41576     41639     41400     41427     42204     42249     42194     42219     41965     42012     41994     42025     41342     41394     41231     41274
dram[6]:      41574     41640     41400     41410     42183     42206     42177     42184     41977     42031     42003     42012     41360     41436     41223     41275
dram[7]:      41579     41682     41392     41427     42163     42213     42185     42211     41961     42019     41988     42011     41349     41453     41199     41272
dram[8]:      41574     41661     41404     41449     42167     42237     42166     42192     41970     42021     41979     42005     41366     41455     41190     41259
dram[9]:      41576     41645     41405     41466     42210     42274     42178     42213     41971     42007     41992     41997     41356     41429     41211     41243
dram[10]:      41581     41648     41420     41476     42228     42278     42185     42209     41980     42005     41982     42004     41358     41433     41191     41257
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456930 n_act=89 n_pre=73 n_req=1633 n_rd=3892 n_write=660 bw_util=0.01972
n_activity=11932 dram_eff=0.763
bk0: 324a 459604i bk1: 320a 459020i bk2: 296a 459965i bk3: 296a 459459i bk4: 256a 460399i bk5: 256a 459943i bk6: 204a 460900i bk7: 204a 460489i bk8: 192a 460762i bk9: 192a 460414i bk10: 200a 460699i bk11: 200a 460486i bk12: 256a 460773i bk13: 256a 460358i bk14: 220a 460546i bk15: 220a 460169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.231746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456916 n_act=89 n_pre=73 n_req=1644 n_rd=3896 n_write=670 bw_util=0.01978
n_activity=11938 dram_eff=0.765
bk0: 320a 459650i bk1: 320a 459053i bk2: 296a 459932i bk3: 296a 459569i bk4: 256a 460406i bk5: 256a 459936i bk6: 204a 460913i bk7: 204a 460502i bk8: 192a 460754i bk9: 192a 460408i bk10: 204a 460697i bk11: 204a 460327i bk12: 256a 460755i bk13: 256a 460364i bk14: 220a 460506i bk15: 220a 460172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.240345
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456944 n_act=90 n_pre=74 n_req=1614 n_rd=3896 n_write=640 bw_util=0.01965
n_activity=11882 dram_eff=0.7635
bk0: 320a 459655i bk1: 320a 459032i bk2: 296a 460096i bk3: 296a 459584i bk4: 256a 460424i bk5: 256a 459954i bk6: 204a 460885i bk7: 204a 460503i bk8: 192a 460762i bk9: 192a 460412i bk10: 204a 460698i bk11: 204a 460376i bk12: 256a 460749i bk13: 256a 460367i bk14: 220a 460547i bk15: 220a 460197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.233793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456878 n_act=90 n_pre=74 n_req=1680 n_rd=3896 n_write=706 bw_util=0.01994
n_activity=12040 dram_eff=0.7645
bk0: 320a 459567i bk1: 320a 458899i bk2: 296a 459902i bk3: 296a 459400i bk4: 256a 460392i bk5: 256a 459966i bk6: 204a 460914i bk7: 204a 460503i bk8: 192a 460749i bk9: 192a 460393i bk10: 204a 460699i bk11: 204a 460395i bk12: 256a 460748i bk13: 256a 460341i bk14: 220a 460575i bk15: 220a 460196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.243283
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456824 n_act=90 n_pre=74 n_req=1728 n_rd=3904 n_write=752 bw_util=0.02017
n_activity=12123 dram_eff=0.7681
bk0: 320a 459561i bk1: 320a 458942i bk2: 296a 459994i bk3: 296a 459436i bk4: 256a 460390i bk5: 256a 459929i bk6: 204a 460830i bk7: 204a 460433i bk8: 192a 460736i bk9: 192a 460354i bk10: 204a 460735i bk11: 204a 460572i bk12: 256a 460787i bk13: 256a 460372i bk14: 224a 460525i bk15: 224a 460167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.236825
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456884 n_act=88 n_pre=72 n_req=1672 n_rd=3904 n_write=696 bw_util=0.01993
n_activity=11842 dram_eff=0.7769
bk0: 320a 459619i bk1: 320a 458936i bk2: 296a 459953i bk3: 296a 459459i bk4: 256a 460425i bk5: 256a 459966i bk6: 204a 460826i bk7: 204a 460447i bk8: 192a 460747i bk9: 192a 460397i bk10: 204a 460799i bk11: 204a 460434i bk12: 256a 460763i bk13: 256a 460348i bk14: 224a 460551i bk15: 224a 460170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456940 n_act=86 n_pre=70 n_req=1623 n_rd=3900 n_write=648 bw_util=0.0197
n_activity=11748 dram_eff=0.7743
bk0: 320a 459591i bk1: 320a 459104i bk2: 296a 459950i bk3: 292a 459442i bk4: 256a 460467i bk5: 256a 460010i bk6: 204a 460839i bk7: 204a 460435i bk8: 192a 460751i bk9: 192a 460375i bk10: 204a 460788i bk11: 204a 460417i bk12: 256a 460744i bk13: 256a 460336i bk14: 224a 460536i bk15: 224a 460152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232792
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456976 n_act=84 n_pre=68 n_req=1603 n_rd=3884 n_write=632 bw_util=0.01956
n_activity=11694 dram_eff=0.7724
bk0: 320a 459710i bk1: 320a 459079i bk2: 292a 460001i bk3: 292a 459533i bk4: 256a 460480i bk5: 256a 460024i bk6: 204a 460832i bk7: 204a 460441i bk8: 192a 460716i bk9: 192a 460414i bk10: 204a 460805i bk11: 204a 460439i bk12: 256a 460739i bk13: 256a 460346i bk14: 220a 460537i bk15: 216a 460149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.225431
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456996 n_act=84 n_pre=68 n_req=1592 n_rd=3872 n_write=624 bw_util=0.01948
n_activity=11734 dram_eff=0.7663
bk0: 320a 459699i bk1: 320a 459102i bk2: 292a 460083i bk3: 292a 459573i bk4: 256a 460439i bk5: 256a 459955i bk6: 200a 460847i bk7: 200a 460442i bk8: 192a 460735i bk9: 192a 460380i bk10: 204a 460779i bk11: 204a 460423i bk12: 256a 460705i bk13: 256a 460288i bk14: 216a 460526i bk15: 216a 460217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.219429
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456956 n_act=88 n_pre=72 n_req=1624 n_rd=3872 n_write=656 bw_util=0.01962
n_activity=11844 dram_eff=0.7646
bk0: 320a 459660i bk1: 320a 458954i bk2: 292a 460066i bk3: 292a 459536i bk4: 256a 460447i bk5: 256a 459992i bk6: 200a 460851i bk7: 200a 460452i bk8: 192a 460754i bk9: 192a 460374i bk10: 204a 460806i bk11: 204a 460440i bk12: 256a 460656i bk13: 256a 460273i bk14: 216a 460476i bk15: 216a 460105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.223891
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461644 n_nop=456975 n_act=88 n_pre=72 n_req=1605 n_rd=3872 n_write=637 bw_util=0.01953
n_activity=11927 dram_eff=0.7561
bk0: 320a 459639i bk1: 320a 459107i bk2: 292a 460078i bk3: 292a 459506i bk4: 256a 460365i bk5: 256a 459901i bk6: 200a 460872i bk7: 200a 460461i bk8: 192a 460707i bk9: 192a 460386i bk10: 204a 460807i bk11: 204a 460456i bk12: 256a 460661i bk13: 256a 460284i bk14: 216a 460492i bk15: 216a 460128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.223397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1080, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1012, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1050, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1027, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1048, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1138, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1125, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1113, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1097, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1012, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1043, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 994, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1038, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1003, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1040, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1022, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23156
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5917
	minimum = 6
	maximum = 243
Network latency average = 13.4986
	minimum = 6
	maximum = 193
Slowest packet = 103735
Flit latency average = 13.0821
	minimum = 6
	maximum = 191
Slowest flit = 218018
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00440503
	minimum = 0.00380708 (at node 15)
	maximum = 0.0050761 (at node 36)
Accepted packet rate average = 0.00440503
	minimum = 0.00380708 (at node 15)
	maximum = 0.0050761 (at node 36)
Injected flit rate average = 0.00927607
	minimum = 0.00786353 (at node 15)
	maximum = 0.0109828 (at node 37)
Accepted flit rate average= 0.00927607
	minimum = 0.00817325 (at node 15)
	maximum = 0.0104438 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5917 (1 samples)
	minimum = 6 (1 samples)
	maximum = 243 (1 samples)
Network latency average = 13.4986 (1 samples)
	minimum = 6 (1 samples)
	maximum = 193 (1 samples)
Flit latency average = 13.0821 (1 samples)
	minimum = 6 (1 samples)
	maximum = 191 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00440503 (1 samples)
	minimum = 0.00380708 (1 samples)
	maximum = 0.0050761 (1 samples)
Accepted packet rate average = 0.00440503 (1 samples)
	minimum = 0.00380708 (1 samples)
	maximum = 0.0050761 (1 samples)
Injected flit rate average = 0.00927607 (1 samples)
	minimum = 0.00786353 (1 samples)
	maximum = 0.0109828 (1 samples)
Accepted flit rate average = 0.00927607 (1 samples)
	minimum = 0.00817325 (1 samples)
	maximum = 0.0104438 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 22 sec (742 sec)
gpgpu_simulation_rate = 41628 (inst/sec)
gpgpu_simulation_rate = 634 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 421973
gpu_sim_insn = 15552352
gpu_ipc =      36.8563
gpu_tot_sim_cycle = 1130945
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      41.0633
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 84071
gpu_stall_icnt2sh    = 209953
partiton_reqs_in_parallel = 9199335
partiton_reqs_in_parallel_total    = 5469574
partiton_level_parallism =      21.8008
partiton_level_parallism_total  =      12.9705
partiton_reqs_in_parallel_util = 9199335
partiton_reqs_in_parallel_util_total    = 5469574
gpu_sim_cycle_parition_util = 421858
gpu_tot_sim_cycle_parition_util    = 248617
partiton_level_parallism_util =      21.8067
partiton_level_parallism_util_total  =      21.8784
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      28.5817 GB/Sec
L2_BW_total  =      15.2535 GB/Sec
gpu_total_sim_rate=21895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6627
	L1I_total_cache_miss_rate = 0.0074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61350
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6627
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61350
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1267, 1082, 1140, 1080, 1210, 1086, 1147, 1088, 1269, 1081, 1138, 1078, 1206, 1080, 1148, 1081, 1268, 1082, 1139, 1080, 1213, 1085, 1149, 1090, 1201, 1019, 1075, 1016, 1147, 1020, 1086, 1029, 1202, 1019, 1075, 1018, 1146, 1021, 1084, 1027, 1202, 1017, 1075, 1015, 1145, 1021, 1083, 1023, 1204, 1015, 1076, 1020, 1143, 1022, 1084, 1023, 1024, 879, 921, 876, 976, 877, 927, 883, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 967828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805639
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 157303
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:894452	W0_Idle:785200	W0_Scoreboard:33817700	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 382 
maxdqlatency = 0 
maxmflatency = 51365 
averagemflatency = 11045 
max_icnt2mem_latency = 50877 
max_icnt2sh_latency = 1130944 
mrq_lat_table:8625 	989 	1873 	3648 	4894 	7544 	9690 	5399 	1507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	88443 	16701 	15405 	455 	854 	1970 	4986 	23004 	29903 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	36915 	30164 	13401 	10873 	9370 	3252 	13520 	3675 	87 	930 	2139 	4769 	23218 	29689 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50599 	39673 	24160 	4129 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	24840 	27102 	8900 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	118 	13 	7 	22 	12 	25 	57 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       119       114        87        82        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       111       111        79        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       111       119        87        63        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       111       119        78        70        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       119       119        86        62        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       119       119        70        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:       111       111       103        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:       111       111        71        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:       103       119        79        79        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:       103       111        87        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:       102       102        84        71        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    100210    100209     97604     97605     64808     64808     97341     97341     75636     75627     65071     65071     64859     64737     75910     75894 
dram[1]:    100209    100352     97611     97613     64814     64819     97340     97341     75627     75625     65071     65076     64572     64920     75899     75900 
dram[2]:    100814    100261     97611     97608     64817     64824     97342     97340     75626     75625     65080     65086     64542     64733     75901     75903 
dram[3]:    100265    100267     97607     97606     64825     64835     97339     97342     75621     75632     65085     65088     64541     64737     75903     75906 
dram[4]:    100269    100277     97606     97606     64840     64827     97340     97340     75628     75629     65092     65096     64545     64752     75888     75885 
dram[5]:    100340    100337     97613     97606     64828     64832     97343     97344     75624     75623     65097     65098     64553     64523     75901     75895 
dram[6]:    100341    100344     97608     97616     64834     64834     97346     97342     75629     75630     65105     65104     64554     64524     75889     75880 
dram[7]:    100345    100348     97618     97621     64835     64834     97343     97343     75630     75631     65112     65111     64564     64899     75912     75913 
dram[8]:    100345    100345     97620     97622     64836     64841     97345     97347     75623     75630     65112     65108     64579     64896     75915     75917 
dram[9]:    100352    100338     97623     97625     64840     64836     97349     97340     75627     75627     65110     65113     64565     64905     75908     75910 
dram[10]:    100338    100333     97629     97636     64836     64837     97343     97339     75630     75636     65125     65067     64572     64761     75906     75907 
average row accesses per activate:
dram[0]: 13.852942 13.485714 11.151515 11.866667 10.473684 10.473684  8.454545  8.857142 11.000000 11.000000  8.666667  9.100000  9.260870  8.520000  8.384615  8.074074 
dram[1]: 12.891891 14.424242 10.909091 12.000000  9.476191 10.473684  8.454545  8.857142 11.000000 11.000000  9.200000  9.150000  8.875000  9.260870  8.074074  8.720000 
dram[2]: 13.228572 13.828571 11.612904 11.233334 10.473684 10.473684  8.545455  8.857142 11.000000 11.000000  9.200000  9.250000  9.260870  9.260870  8.074074  8.720000 
dram[3]: 12.368421 17.482759 11.151515 12.000000 10.473684 10.473684  8.857142  8.857142 11.000000 11.000000  9.250000  9.250000  8.875000  9.260870  8.384615  8.720000 
dram[4]: 15.562500 17.413794 12.322580 12.000000 10.473684 10.473684  8.454545  8.857142 12.571428 11.000000  9.200000  8.761905  9.260870  9.260870  7.821429  8.423077 
dram[5]: 15.387096 18.185184 11.774194 12.750000  9.950000 10.473684  8.857142  8.857142 11.000000 11.000000  9.150000  9.200000  8.520000  9.260870  7.551724  8.111111 
dram[6]: 14.468750 15.161290 12.827586 12.142858 10.473684 10.473684  8.857142  8.857142 11.000000 12.571428  9.150000  9.150000  9.260870  9.260870  8.111111  8.423077 
dram[7]: 13.823529 15.125000 11.482759 12.178572 10.473684 10.473684  8.454545  8.809524 11.000000 11.000000  8.666667  8.666667  9.260870 10.142858  7.586207  8.111111 
dram[8]: 12.666667 14.666667 12.178572 12.178572 10.526316 10.526316  8.363636  8.761905 11.000000 11.000000  9.100000  8.666667  8.640000  9.391304  7.785714  7.785714 
dram[9]: 13.428572 15.612904 12.000000 12.428572 10.526316 10.526316  8.761905  8.761905 12.571428 12.571428  9.100000  9.100000  8.000000  8.640000  8.074074  8.000000 
dram[10]: 12.702703 15.612904 11.896552 11.892858 10.526316 10.526316  8.363636  8.761905 11.000000 12.571428  8.666667  8.714286  8.000000  8.000000  8.307693  8.640000 
average row locality = 44169/4174 = 10.581936
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       262       264       174       162        39        39        39        39        32        32        36        36        39        39        35        35 
dram[1]:       269       268       166       166        39        39        39        39        32        32        37        36        39        39        35        35 
dram[2]:       255       276       166       143        39        39        40        39        32        32        37        38        39        39        35        35 
dram[3]:       262       299       174       166        39        39        39        39        32        32        38        38        39        39        35        35 
dram[4]:       290       297       188       166        39        39        39        39        32        32        37        37        39        39        35        35 
dram[5]:       269       283       173       165        39        39        39        39        32        32        36        37        39        39        35        35 
dram[6]:       255       262       180       149        39        39        39        39        32        32        36        36        39        39        35        35 
dram[7]:       262       276       142       150        39        39        39        38        32        32        35        35        39        39        36        36 
dram[8]:       248       276       150       150        40        40        38        38        32        32        35        35        40        40        35        35 
dram[9]:       262       276       157       157        40        40        38        38        32        32        35        35        40        40        35        34 
dram[10]:       262       276       154       142        40        40        38        38        32        32        35        36        40        40        34        34 
total reads: 14338
bank skew: 299/32 = 9.34
chip skew: 1383/1264 = 1.09
average mf latency per bank:
dram[0]:      30969     30636     31691     32492     52073     52038     56911     56762     56650     56676     53377     53324     54443     54661     54922     55074
dram[1]:      30147     30116     32397     32371     51772     52148     56635     57307     56848     57106     54064     54067     54525     54360     54671     54863
dram[2]:      30753     29489     32714     34765     52646     52032    169064     57308     57081     56835     54549     53450     54910     53461     55237     54822
dram[3]:      30272     27981     32314     33170     51924     51774     56791     56270     56909     56800     52820     53501     53802     54057     55021     54376
dram[4]:      28336     27489     31124     33076     51796     52237     56952     56882     57362     57289     53621     53772     53306     53332     56868     56230
dram[5]:      29248     28584     32633     32978     52031     52133     56487     56560     57072     57042     53888     53176     53084     53225     55986     56384
dram[6]:      30219     29640     31327     34051     52162     51891     56304     56543     56648     57055     54448     54631     53689     53549     56066     56082
dram[7]:      29691     28773     34898     33752     51825     52221     57018     57161     56889     56988     55211     54834     53140     53090     54538     53534
dram[8]:      30610     28912     33851     33815     52163     51929     57018     56976     56714     56663     54798     54575     52499     52904     53687     53846
dram[9]:      29622     28811     32885     33240     51851     51553     56613     56567     56901     57285     54547     55025     53048     53134     54925     55189
dram[10]:      29541     28701     33446     34715     52390     52652     57165     57208     57484     57176     54795     54584     52773     52844     55411     55061
maximum mf latency per bank:
dram[0]:      50658     50705     50218     50276     50542     50621     51117     51185     50319     50340     50525     50523     50554     50606     51119     51163
dram[1]:      50635     50939     50223     50276     50549     50627     51114     51180     50310     50296     50636     50569     50683     50751     51121     51172
dram[2]:      50901     50665     50241     50297     50542     50627     51279     51363     50291     50271     50572     50573     50937     50949     51123     51167
dram[3]:      50656     50703     50240     50306     50572     50627     51122     51206     50573     50601     50574     50579     50942     50920     51119     51157
dram[4]:      50385     50533     50156     50368     50575     50528     51282     51365     50440     50388     50580     50580     50908     50881     51118     51158
dram[5]:      50577     50621     50302     50373     50626     50666     51105     51135     50349     50405     50713     50820     50871     50797     51116     51148
dram[6]:      50867     50895     50335     50372     50629     50680     51225     51232     50523     50541     50828     50794     50790     50668     51099     51148
dram[7]:      50825     50858     50293     50310     50637     50697     51287     51346     50503     50538     50796     50767     50657     50671     51105     51161
dram[8]:      50785     50837     50242     50181     50646     50716     51271     51331     50475     50530     50757     50663     50658     50683     51116     51170
dram[9]:      50698     50752     50124     50084     50564     50544     51133     51198     50515     50552     50676     50618     50632     50638     51117     51175
dram[10]:      50571     50637     50015     50290     50530     50577     51090     51121     50405     50441     50583     50584     50631     50540     51119     51156
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230345 n_act=388 n_pre=372 n_req=4015 n_rd=10852 n_write=3228 bw_util=0.02262
n_activity=33790 dram_eff=0.8334
bk0: 836a 1238222i bk1: 832a 1236602i bk2: 776a 1237956i bk3: 776a 1236920i bk4: 640a 1240294i bk5: 640a 1239053i bk6: 588a 1239656i bk7: 588a 1238770i bk8: 576a 1240524i bk9: 576a 1239377i bk10: 584a 1240162i bk11: 584a 1239509i bk12: 696a 1241618i bk13: 696a 1239910i bk14: 732a 1238682i bk15: 732a 1237691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.38895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230341 n_act=387 n_pre=371 n_req=4024 n_rd=10856 n_write=3230 bw_util=0.02262
n_activity=33660 dram_eff=0.837
bk0: 832a 1237983i bk1: 832a 1236512i bk2: 776a 1238226i bk3: 776a 1237536i bk4: 640a 1240162i bk5: 640a 1238923i bk6: 588a 1240326i bk7: 588a 1239489i bk8: 576a 1240579i bk9: 576a 1239386i bk10: 588a 1240249i bk11: 588a 1239271i bk12: 696a 1241118i bk13: 696a 1239541i bk14: 732a 1238577i bk15: 732a 1237926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.389749
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230361 n_act=382 n_pre=366 n_req=3999 n_rd=10860 n_write=3216 bw_util=0.02261
n_activity=34069 dram_eff=0.8263
bk0: 832a 1238667i bk1: 832a 1237490i bk2: 776a 1238408i bk3: 776a 1237242i bk4: 640a 1240163i bk5: 640a 1238928i bk6: 592a 1239604i bk7: 588a 1238523i bk8: 576a 1240345i bk9: 576a 1239258i bk10: 588a 1240276i bk11: 588a 1239090i bk12: 696a 1241413i bk13: 696a 1240203i bk14: 732a 1239298i bk15: 732a 1238259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.395295
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230323 n_act=380 n_pre=364 n_req=4059 n_rd=10856 n_write=3262 bw_util=0.02268
n_activity=33557 dram_eff=0.8414
bk0: 832a 1237477i bk1: 832a 1236775i bk2: 776a 1237854i bk3: 776a 1236999i bk4: 640a 1240281i bk5: 640a 1238971i bk6: 588a 1239902i bk7: 588a 1238821i bk8: 576a 1240491i bk9: 576a 1239444i bk10: 588a 1240395i bk11: 588a 1239434i bk12: 696a 1241461i bk13: 696a 1239851i bk14: 732a 1238564i bk15: 732a 1237833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.39461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230313 n_act=374 n_pre=358 n_req=4099 n_rd=10864 n_write=3276 bw_util=0.02271
n_activity=33629 dram_eff=0.8409
bk0: 832a 1238967i bk1: 832a 1237674i bk2: 776a 1238111i bk3: 776a 1236990i bk4: 640a 1240277i bk5: 640a 1239134i bk6: 588a 1239689i bk7: 588a 1238727i bk8: 576a 1240591i bk9: 576a 1239227i bk10: 588a 1240561i bk11: 588a 1239427i bk12: 696a 1241545i bk13: 696a 1239932i bk14: 736a 1238742i bk15: 736a 1238160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.387715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230369 n_act=374 n_pre=358 n_req=4043 n_rd=10848 n_write=3236 bw_util=0.02262
n_activity=33241 dram_eff=0.8474
bk0: 832a 1238499i bk1: 832a 1237279i bk2: 768a 1238545i bk3: 768a 1237470i bk4: 640a 1240648i bk5: 640a 1239007i bk6: 588a 1240459i bk7: 588a 1239218i bk8: 576a 1240782i bk9: 576a 1239664i bk10: 588a 1240445i bk11: 588a 1239465i bk12: 696a 1241140i bk13: 696a 1239526i bk14: 736a 1238352i bk15: 736a 1237731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392473
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230419 n_act=369 n_pre=353 n_req=3997 n_rd=10844 n_write=3200 bw_util=0.02256
n_activity=33176 dram_eff=0.8466
bk0: 832a 1238556i bk1: 832a 1237060i bk2: 768a 1238084i bk3: 764a 1237164i bk4: 640a 1240365i bk5: 640a 1239008i bk6: 588a 1239821i bk7: 588a 1238625i bk8: 576a 1240110i bk9: 576a 1239215i bk10: 588a 1240631i bk11: 588a 1239489i bk12: 696a 1241410i bk13: 696a 1239770i bk14: 736a 1239451i bk15: 736a 1238311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388028
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230429 n_act=378 n_pre=362 n_req=3978 n_rd=10836 n_write=3180 bw_util=0.02251
n_activity=33262 dram_eff=0.8428
bk0: 832a 1238151i bk1: 832a 1237425i bk2: 764a 1238648i bk3: 764a 1237396i bk4: 640a 1240415i bk5: 640a 1239100i bk6: 588a 1239379i bk7: 588a 1238780i bk8: 576a 1240175i bk9: 576a 1239203i bk10: 588a 1240546i bk11: 588a 1239438i bk12: 696a 1241309i bk13: 696a 1239838i bk14: 736a 1238824i bk15: 732a 1238169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.383382
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230411 n_act=383 n_pre=367 n_req=3974 n_rd=10840 n_write=3184 bw_util=0.02253
n_activity=33643 dram_eff=0.8337
bk0: 832a 1237938i bk1: 832a 1237069i bk2: 764a 1238412i bk3: 764a 1237057i bk4: 640a 1240323i bk5: 640a 1239003i bk6: 584a 1240010i bk7: 584a 1239154i bk8: 576a 1240597i bk9: 576a 1239778i bk10: 588a 1240648i bk11: 588a 1239256i bk12: 704a 1241277i bk13: 704a 1239629i bk14: 732a 1239032i bk15: 732a 1237935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.382268
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230415 n_act=377 n_pre=361 n_req=4000 n_rd=10836 n_write=3196 bw_util=0.02254
n_activity=33612 dram_eff=0.8349
bk0: 832a 1237907i bk1: 832a 1236739i bk2: 764a 1238148i bk3: 764a 1237074i bk4: 640a 1240264i bk5: 640a 1238976i bk6: 584a 1240113i bk7: 584a 1238921i bk8: 576a 1240683i bk9: 576a 1239466i bk10: 588a 1240603i bk11: 588a 1239436i bk12: 704a 1241147i bk13: 704a 1239567i bk14: 732a 1238741i bk15: 728a 1237872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.382967
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1245185 n_nop=1230422 n_act=383 n_pre=367 n_req=3981 n_rd=10832 n_write=3181 bw_util=0.02251
n_activity=33601 dram_eff=0.8341
bk0: 832a 1238165i bk1: 832a 1237455i bk2: 764a 1238356i bk3: 764a 1237076i bk4: 640a 1240274i bk5: 640a 1238868i bk6: 584a 1239716i bk7: 584a 1238809i bk8: 576a 1240602i bk9: 576a 1239642i bk10: 588a 1240573i bk11: 588a 1239743i bk12: 704a 1241245i bk13: 704a 1239605i bk14: 728a 1238659i bk15: 728a 1237962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.381285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1846, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1774, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1815, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1821, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 1915, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1781, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1813, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1843, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1903, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1891, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1877, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1862, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1832, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1830, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1805, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1836, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1785, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1805, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1800, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1768, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1807, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1788, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 40197
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 107.622
	minimum = 6
	maximum = 5475
Network latency average = 67.3112
	minimum = 6
	maximum = 3039
Slowest packet = 109965
Flit latency average = 45.4553
	minimum = 6
	maximum = 3039
Slowest flit = 231179
Fragmentation average = 0.0501674
	minimum = 0
	maximum = 923
Injected packet rate average = 0.00603092
	minimum = 0.00509275 (at node 10)
	maximum = 0.0272305 (at node 32)
Accepted packet rate average = 0.00603092
	minimum = 0.00509275 (at node 10)
	maximum = 0.0272305 (at node 32)
Injected flit rate average = 0.0142003
	minimum = 0.0090551 (at node 10)
	maximum = 0.121911 (at node 32)
Accepted flit rate average= 0.0142003
	minimum = 0.0111903 (at node 29)
	maximum = 0.032565 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 62.6068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2859 (2 samples)
Network latency average = 40.4049 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1616 (2 samples)
Flit latency average = 29.2687 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1615 (2 samples)
Fragmentation average = 0.0250837 (2 samples)
	minimum = 0 (2 samples)
	maximum = 461.5 (2 samples)
Injected packet rate average = 0.00521797 (2 samples)
	minimum = 0.00444992 (2 samples)
	maximum = 0.0161533 (2 samples)
Accepted packet rate average = 0.00521797 (2 samples)
	minimum = 0.00444992 (2 samples)
	maximum = 0.0161533 (2 samples)
Injected flit rate average = 0.0117382 (2 samples)
	minimum = 0.00845932 (2 samples)
	maximum = 0.0664469 (2 samples)
Accepted flit rate average = 0.0117382 (2 samples)
	minimum = 0.00968178 (2 samples)
	maximum = 0.0215044 (2 samples)
Injected packet size average = 2.24957 (2 samples)
Accepted packet size average = 2.24957 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 21 sec (2121 sec)
gpgpu_simulation_rate = 21895 (inst/sec)
gpgpu_simulation_rate = 533 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6762 Tlb_hit: 4287 Tlb_miss: 2475 Tlb_hit_rate: 0.633984
Shader1: Tlb_access: 6538 Tlb_hit: 4079 Tlb_miss: 2459 Tlb_hit_rate: 0.623891
Shader2: Tlb_access: 6782 Tlb_hit: 4268 Tlb_miss: 2514 Tlb_hit_rate: 0.629313
Shader3: Tlb_access: 6448 Tlb_hit: 4089 Tlb_miss: 2359 Tlb_hit_rate: 0.634150
Shader4: Tlb_access: 6704 Tlb_hit: 4259 Tlb_miss: 2445 Tlb_hit_rate: 0.635292
Shader5: Tlb_access: 6331 Tlb_hit: 4023 Tlb_miss: 2308 Tlb_hit_rate: 0.635445
Shader6: Tlb_access: 6581 Tlb_hit: 4176 Tlb_miss: 2405 Tlb_hit_rate: 0.634554
Shader7: Tlb_access: 6684 Tlb_hit: 4271 Tlb_miss: 2413 Tlb_hit_rate: 0.638989
Shader8: Tlb_access: 6303 Tlb_hit: 3970 Tlb_miss: 2333 Tlb_hit_rate: 0.629859
Shader9: Tlb_access: 6496 Tlb_hit: 4116 Tlb_miss: 2380 Tlb_hit_rate: 0.633621
Shader10: Tlb_access: 6284 Tlb_hit: 3962 Tlb_miss: 2322 Tlb_hit_rate: 0.630490
Shader11: Tlb_access: 6234 Tlb_hit: 3907 Tlb_miss: 2327 Tlb_hit_rate: 0.626724
Shader12: Tlb_access: 6516 Tlb_hit: 4052 Tlb_miss: 2464 Tlb_hit_rate: 0.621854
Shader13: Tlb_access: 6454 Tlb_hit: 4093 Tlb_miss: 2361 Tlb_hit_rate: 0.634180
Shader14: Tlb_access: 6250 Tlb_hit: 3922 Tlb_miss: 2328 Tlb_hit_rate: 0.627520
Shader15: Tlb_access: 6180 Tlb_hit: 3865 Tlb_miss: 2315 Tlb_hit_rate: 0.625405
Shader16: Tlb_access: 6420 Tlb_hit: 4064 Tlb_miss: 2356 Tlb_hit_rate: 0.633022
Shader17: Tlb_access: 6561 Tlb_hit: 4139 Tlb_miss: 2422 Tlb_hit_rate: 0.630849
Shader18: Tlb_access: 6524 Tlb_hit: 4091 Tlb_miss: 2433 Tlb_hit_rate: 0.627069
Shader19: Tlb_access: 6458 Tlb_hit: 4076 Tlb_miss: 2382 Tlb_hit_rate: 0.631155
Shader20: Tlb_access: 6466 Tlb_hit: 4061 Tlb_miss: 2405 Tlb_hit_rate: 0.628054
Shader21: Tlb_access: 6554 Tlb_hit: 4134 Tlb_miss: 2420 Tlb_hit_rate: 0.630760
Shader22: Tlb_access: 6687 Tlb_hit: 4242 Tlb_miss: 2445 Tlb_hit_rate: 0.634365
Shader23: Tlb_access: 6449 Tlb_hit: 4044 Tlb_miss: 2405 Tlb_hit_rate: 0.627074
Shader24: Tlb_access: 6422 Tlb_hit: 4096 Tlb_miss: 2326 Tlb_hit_rate: 0.637808
Shader25: Tlb_access: 6457 Tlb_hit: 4074 Tlb_miss: 2383 Tlb_hit_rate: 0.630943
Shader26: Tlb_access: 6581 Tlb_hit: 4176 Tlb_miss: 2405 Tlb_hit_rate: 0.634554
Shader27: Tlb_access: 6567 Tlb_hit: 4148 Tlb_miss: 2419 Tlb_hit_rate: 0.631643
Tlb_tot_access: 181693 Tlb_tot_hit: 114684, Tlb_tot_miss: 67009, Tlb_tot_hit_rate: 0.631197
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 192 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader1: Tlb_validate: 187 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader2: Tlb_validate: 189 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader3: Tlb_validate: 174 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader4: Tlb_validate: 174 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader5: Tlb_validate: 169 Tlb_invalidate: 15 Tlb_evict: 0 Tlb_page_evict: 15
Shader6: Tlb_validate: 187 Tlb_invalidate: 15 Tlb_evict: 0 Tlb_page_evict: 15
Shader7: Tlb_validate: 181 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader8: Tlb_validate: 174 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader9: Tlb_validate: 183 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader10: Tlb_validate: 162 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader11: Tlb_validate: 163 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader12: Tlb_validate: 181 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader13: Tlb_validate: 177 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Shader14: Tlb_validate: 170 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader15: Tlb_validate: 162 Tlb_invalidate: 15 Tlb_evict: 0 Tlb_page_evict: 15
Shader16: Tlb_validate: 176 Tlb_invalidate: 15 Tlb_evict: 0 Tlb_page_evict: 15
Shader17: Tlb_validate: 177 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader18: Tlb_validate: 187 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader19: Tlb_validate: 179 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader20: Tlb_validate: 170 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader21: Tlb_validate: 200 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader22: Tlb_validate: 191 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader23: Tlb_validate: 186 Tlb_invalidate: 16 Tlb_evict: 0 Tlb_page_evict: 16
Shader24: Tlb_validate: 176 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader25: Tlb_validate: 181 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader26: Tlb_validate: 185 Tlb_invalidate: 17 Tlb_evict: 0 Tlb_page_evict: 17
Shader27: Tlb_validate: 182 Tlb_invalidate: 18 Tlb_evict: 0 Tlb_page_evict: 18
Tlb_tot_valiate: 5015 Tlb_invalidate: 467, Tlb_tot_evict: 0, Tlb_tot_evict page: 467
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2475 Page_hit: 248 Page_miss: 2227 Page_hit_rate: 0.100202
Shader1: Page_table_access:2459 Page_hit: 247 Page_miss: 2212 Page_hit_rate: 0.100447
Shader2: Page_table_access:2514 Page_hit: 231 Page_miss: 2283 Page_hit_rate: 0.091885
Shader3: Page_table_access:2359 Page_hit: 247 Page_miss: 2112 Page_hit_rate: 0.104705
Shader4: Page_table_access:2445 Page_hit: 228 Page_miss: 2217 Page_hit_rate: 0.093252
Shader5: Page_table_access:2308 Page_hit: 196 Page_miss: 2112 Page_hit_rate: 0.084922
Shader6: Page_table_access:2405 Page_hit: 219 Page_miss: 2186 Page_hit_rate: 0.091060
Shader7: Page_table_access:2413 Page_hit: 220 Page_miss: 2193 Page_hit_rate: 0.091173
Shader8: Page_table_access:2333 Page_hit: 211 Page_miss: 2122 Page_hit_rate: 0.090441
Shader9: Page_table_access:2380 Page_hit: 203 Page_miss: 2177 Page_hit_rate: 0.085294
Shader10: Page_table_access:2322 Page_hit: 216 Page_miss: 2106 Page_hit_rate: 0.093023
Shader11: Page_table_access:2327 Page_hit: 244 Page_miss: 2083 Page_hit_rate: 0.104856
Shader12: Page_table_access:2464 Page_hit: 212 Page_miss: 2252 Page_hit_rate: 0.086039
Shader13: Page_table_access:2361 Page_hit: 224 Page_miss: 2137 Page_hit_rate: 0.094875
Shader14: Page_table_access:2328 Page_hit: 246 Page_miss: 2082 Page_hit_rate: 0.105670
Shader15: Page_table_access:2315 Page_hit: 226 Page_miss: 2089 Page_hit_rate: 0.097624
Shader16: Page_table_access:2356 Page_hit: 169 Page_miss: 2187 Page_hit_rate: 0.071732
Shader17: Page_table_access:2422 Page_hit: 237 Page_miss: 2185 Page_hit_rate: 0.097853
Shader18: Page_table_access:2433 Page_hit: 240 Page_miss: 2193 Page_hit_rate: 0.098644
Shader19: Page_table_access:2382 Page_hit: 185 Page_miss: 2197 Page_hit_rate: 0.077666
Shader20: Page_table_access:2405 Page_hit: 203 Page_miss: 2202 Page_hit_rate: 0.084407
Shader21: Page_table_access:2420 Page_hit: 251 Page_miss: 2169 Page_hit_rate: 0.103719
Shader22: Page_table_access:2445 Page_hit: 237 Page_miss: 2208 Page_hit_rate: 0.096933
Shader23: Page_table_access:2405 Page_hit: 203 Page_miss: 2202 Page_hit_rate: 0.084407
Shader24: Page_table_access:2326 Page_hit: 219 Page_miss: 2107 Page_hit_rate: 0.094153
Shader25: Page_table_access:2383 Page_hit: 245 Page_miss: 2138 Page_hit_rate: 0.102812
Shader26: Page_table_access:2405 Page_hit: 227 Page_miss: 2178 Page_hit_rate: 0.094387
Shader27: Page_table_access:2419 Page_hit: 250 Page_miss: 2169 Page_hit_rate: 0.103348
Page_talbe_tot_access: 67009 Page_tot_hit: 6284, Page_tot_miss 60725, Page_tot_hit_rate: 0.093778 Page_tot_fault: 62 Page_tot_pending: 60663
Total_memory_access_page_fault: 62, Average_latency: 703210.000000
========================================Page threshing statistics==============================
Page_validate: 992 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.527273
[0-25]: 0.195622, [26-50]: 0.034369, [51-75]: 0.770008, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   470767 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(167.871033)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c0070000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c0075000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   265272 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   265272----T:   267877 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267877----T:   276117 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   276117----T:   278722 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278722----T:   286962 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   286962----T:   289567 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   289567----T:   297807 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297807----T:   300412 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   300412----T:   308652 	 St: c00c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   308652----T:   311257 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311257----T:   319497 	 St: c00d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   319497----T:   322297 	 St: c00e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   322297----T:   330077 	 St: c00e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   330077----T:   332682 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332682----T:   340922 	 St: c00f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   340922----T:   343527 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343527----T:   351767 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   351767----T:   354372 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   354372----T:   362612 	 St: c0111000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   362612----T:   365217 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   365217----T:   373457 	 St: c0121000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   373457----T:   376062 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376062----T:   384302 	 St: c0131000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   384302----T:   386907 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   386907----T:   395147 	 St: c0141000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   395147----T:   397752 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   397752----T:   405992 	 St: c0151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   405992----T:   408597 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408597----T:   416837 	 St: c0161000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   416837----T:   419442 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419442----T:   427682 	 St: c0171000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   427682----T:   430287 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   430287----T:   438527 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   438527----T:   442339 	 St: c0180000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   442339----T:   448751 	 St: c0185000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   448751----T:   451356 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   451356----T:   459596 	 St: c0191000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   459596----T:   462201 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   462201----T:   470441 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   470767----T:   473372 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   470767----T:   479007 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   481612----T:   484217 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   481612----T:   484217 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   708972----T:  1130945 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(284.924377)
F:   709746----T:   712351 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712351----T:   720591 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   720775----T:   725849 	 St: c0480000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   725849----T:   730923 	 St: c0488000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   730923----T:   735564 	 St: c0490000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   735564----T:   741079 	 St: c0497000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   741079----T:   746594 	 St: c04a0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   746594----T:   751235 	 St: c04a9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   751235----T:   754665 	 St: c04b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   754665----T:   761530 	 St: c04b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   761530----T:   766171 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   766171----T:   771686 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   771686----T:   775905 	 St: c0280000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   775905----T:   781866 	 St: c0286000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   781866----T:   784471 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   784471----T:   792711 	 St: c0291000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   792711----T:   795316 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   795316----T:   803556 	 St: c02a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   803556----T:   806161 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   806161----T:   814401 	 St: c04c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   814401----T:   817006 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817006----T:   825246 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   825246----T:   828046 	 St: c04e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   828046----T:   835826 	 St: c04e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   835826----T:   838431 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   838431----T:   846671 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   846671----T:   849276 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   849276----T:   857516 	 St: c04f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   857516----T:   860121 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   860121----T:   868361 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   868361----T:   870966 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870966----T:   879206 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   879206----T:   881811 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881811----T:   890051 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   890051----T:   892656 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   892656----T:   900896 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   900896----T:   903501 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   903501----T:   911741 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   911741----T:   914346 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   914346----T:   922586 	 St: c0521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   922586----T:   925191 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   925191----T:   933431 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   933431----T:   936036 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936036----T:   944276 	 St: c0531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   944276----T:   946881 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   946881----T:   955121 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   955121----T:   957726 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   957726----T:   965966 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   965966----T:   968571 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968571----T:   976811 	 St: c0321000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   976811----T:   979416 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   979416----T:   987656 	 St: c0541000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   987656----T:   990261 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   990261----T:   998501 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   998501----T:  1001301 	 St: c0560000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1001301----T:  1009081 	 St: c0562000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1009081----T:  1011686 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1011686----T:  1019926 	 St: c0331000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1019926----T:  1022531 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1022531----T:  1030771 	 St: c0571000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1030771----T:  1033376 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033376----T:  1041616 	 St: c0341000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1041616----T:  1044221 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1044221----T:  1052461 	 St: c0351000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1052461----T:  1055066 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1055066----T:  1063306 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1063306----T:  1065911 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1065911----T:  1074151 	 St: c0581000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1074151----T:  1076756 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1076756----T:  1084996 	 St: c0591000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1084996----T:  1087601 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1087601----T:  1095841 	 St: c05a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1095841----T:  1098446 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098446----T:  1106686 	 St: c0371000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1106686----T:  1109291 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1109291----T:  1117531 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1117531----T:  1120136 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1120136----T:  1128376 	 St: c0391000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 670590(cycle), 452.795410(us)
Tot_kernel_exec_time_and_fault_time: 4802580(cycle), 3242.795410(us)
Tot_memcpy_h2d_time: 665824(cycle), 449.577301(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 665824(cycle), 449.577301(us)
Tot_devicesync_time: 16055(cycle), 10.840649(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 16055(cycle), 10.840649(us)
GPGPU-Sim: *** exit detected ***
