

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sun Feb 21 15:48:00 2021

Microchip MPLAB XC8 C Compiler v2.31 (Pro license) build 20201012212115 Og9s 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	plic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTBbits	set	3969
    49  0000                     _CCP2CON	set	4026
    50  0000                     _T2CON	set	4042
    51  0000                     _TRISBbits	set	3987
    52  0000                     _CCPR2L	set	4027
    53  0000                     _PR2	set	4043
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007FD4                     __pcinit:
    59                           	callstack 0
    60  007FD4                     start_initialization:
    61                           	callstack 0
    62  007FD4                     __initialization:
    63                           	callstack 0
    64  007FD4                     end_of_initialization:
    65                           	callstack 0
    66  007FD4                     __end_of__initialization:
    67                           	callstack 0
    68  007FD4  0100               	movlb	0
    69  007FD6  EFED  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 24 in file "maince.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called:    1
   101 ;; This function calls:
   102 ;;		_init_config
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007FDA                     __ptext0:
   110                           	callstack 0
   111  007FDA                     _main:
   112                           	callstack 30
   113                           
   114                           ;maince.c: 25:     init_config();
   115                           
   116                           ;incstack = 0
   117  007FDA  ECF6  F03F         	call	_init_config	;wreg free
   118  007FDE                     l707:
   119                           
   120                           ;maince.c: 27:         if(PORTBbits.RB0 == 1){
   121  007FDE  A081               	btfss	129,0,c	;volatile
   122  007FE0  D003               	goto	l21
   123                           
   124                           ;maince.c: 28:             CCP2CON = 0x0C;
   125  007FE2  0E0C               	movlw	12
   126  007FE4  6EBA               	movwf	186,c	;volatile
   127                           
   128                           ;maince.c: 29:         }
   129  007FE6  D7FB               	goto	l707
   130  007FE8                     l21:
   131                           
   132                           ;maince.c: 31:             CCP2CON = 0x00;
   133  007FE8  6ABA               	clrf	186,c	;volatile
   134  007FEA  D7F9               	goto	l707
   135  007FEC                     __end_of_main:
   136                           	callstack 0
   137                           
   138 ;; *************** function _init_config *****************
   139 ;; Defined at:
   140 ;;		line 15 in file "maince.c"
   141 ;; Parameters:    Size  Location     Type
   142 ;;		None
   143 ;; Auto vars:     Size  Location     Type
   144 ;;		None
   145 ;; Return value:  Size  Location     Type
   146 ;;                  1    wreg      void 
   147 ;; Registers used:
   148 ;;		wreg, status,2
   149 ;; Tracked objects:
   150 ;;		On entry : 0/0
   151 ;;		On exit  : 0/0
   152 ;;		Unchanged: 0/0
   153 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   154 ;;      Params:         0       0       0       0       0       0       0       0       0
   155 ;;      Locals:         0       0       0       0       0       0       0       0       0
   156 ;;      Temps:          0       0       0       0       0       0       0       0       0
   157 ;;      Totals:         0       0       0       0       0       0       0       0       0
   158 ;;Total ram usage:        0 bytes
   159 ;; Hardware stack levels used:    1
   160 ;; This function calls:
   161 ;;		Nothing
   162 ;; This function is called by:
   163 ;;		_main
   164 ;; This function uses a non-reentrant model
   165 ;;
   166                           
   167                           	psect	text1
   168  007FEC                     __ptext1:
   169                           	callstack 0
   170  007FEC                     _init_config:
   171                           	callstack 30
   172                           
   173                           ;maince.c: 16:     PR2 = 249;
   174                           
   175                           ;incstack = 0
   176  007FEC  0EF9               	movlw	249
   177  007FEE  6ECB               	movwf	203,c	;volatile
   178                           
   179                           ;maince.c: 17:     CCPR2L = 125;
   180  007FF0  0E7D               	movlw	125
   181  007FF2  6EBB               	movwf	187,c	;volatile
   182                           
   183                           ;maince.c: 19:     TRISBbits.RB3 = 0;
   184  007FF4  9693               	bcf	147,3,c	;volatile
   185                           
   186                           ;maince.c: 20:     T2CON = 0x06;
   187  007FF6  0E06               	movlw	6
   188  007FF8  6ECA               	movwf	202,c	;volatile
   189                           
   190                           ;maince.c: 21:     CCP2CON = 0x0C;
   191  007FFA  0E0C               	movlw	12
   192  007FFC  6EBA               	movwf	186,c	;volatile
   193  007FFE  0C0C               	retlw	12	;funcret
   194  008000                     __end_of_init_config:
   195                           	callstack 0
   196  0000                     
   197                           	psect	rparam
   198  0000                     
   199                           	psect	idloc
   200                           
   201                           ;Config register IDLOC0 @ 0x200000
   202                           ;	unspecified, using default values
   203  200000                     	org	2097152
   204  200000  FF                 	db	255
   205                           
   206                           ;Config register IDLOC1 @ 0x200001
   207                           ;	unspecified, using default values
   208  200001                     	org	2097153
   209  200001  FF                 	db	255
   210                           
   211                           ;Config register IDLOC2 @ 0x200002
   212                           ;	unspecified, using default values
   213  200002                     	org	2097154
   214  200002  FF                 	db	255
   215                           
   216                           ;Config register IDLOC3 @ 0x200003
   217                           ;	unspecified, using default values
   218  200003                     	org	2097155
   219  200003  FF                 	db	255
   220                           
   221                           ;Config register IDLOC4 @ 0x200004
   222                           ;	unspecified, using default values
   223  200004                     	org	2097156
   224  200004  FF                 	db	255
   225                           
   226                           ;Config register IDLOC5 @ 0x200005
   227                           ;	unspecified, using default values
   228  200005                     	org	2097157
   229  200005  FF                 	db	255
   230                           
   231                           ;Config register IDLOC6 @ 0x200006
   232                           ;	unspecified, using default values
   233  200006                     	org	2097158
   234  200006  FF                 	db	255
   235                           
   236                           ;Config register IDLOC7 @ 0x200007
   237                           ;	unspecified, using default values
   238  200007                     	org	2097159
   239  200007  FF                 	db	255
   240                           
   241                           	psect	config
   242                           
   243                           ;Config register CONFIG1L @ 0x300000
   244                           ;	PLL Prescaler Selection bits
   245                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   246                           ;	System Clock Postscaler Selection bits
   247                           ;	CPUDIV = OSC4_PLL6, [Primary Oscillator Src: /4][96 MHz PLL Src: /6]
   248                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   249                           ;	USBDIV = 0x0, unprogrammed default
   250  300000                     	org	3145728
   251  300000  18                 	db	24
   252                           
   253                           ;Config register CONFIG1H @ 0x300001
   254                           ;	Oscillator Selection bits
   255                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   256                           ;	Fail-Safe Clock Monitor Enable bit
   257                           ;	FCMEN = 0x0, unprogrammed default
   258                           ;	Internal/External Oscillator Switchover bit
   259                           ;	IESO = 0x0, unprogrammed default
   260  300001                     	org	3145729
   261  300001  02                 	db	2
   262                           
   263                           ;Config register CONFIG2L @ 0x300002
   264                           ;	Power-up Timer Enable bit
   265                           ;	PWRT = ON, PWRT enabled
   266                           ;	Brown-out Reset Enable bits
   267                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   268                           ;	Brown-out Reset Voltage bits
   269                           ;	BORV = 0x3, unprogrammed default
   270                           ;	USB Voltage Regulator Enable bit
   271                           ;	VREGEN = 0x0, unprogrammed default
   272  300002                     	org	3145730
   273  300002  18                 	db	24
   274                           
   275                           ;Config register CONFIG2H @ 0x300003
   276                           ;	Watchdog Timer Enable bit
   277                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   278                           ;	Watchdog Timer Postscale Select bits
   279                           ;	WDTPS = 0xF, unprogrammed default
   280  300003                     	org	3145731
   281  300003  1E                 	db	30
   282                           
   283                           ; Padding undefined space
   284  300004                     	org	3145732
   285  300004  FF                 	db	255
   286                           
   287                           ;Config register CONFIG3H @ 0x300005
   288                           ;	CCP2 MUX bit
   289                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   290                           ;	PORTB A/D Enable bit
   291                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   292                           ;	Low-Power Timer 1 Oscillator Enable bit
   293                           ;	LPT1OSC = 0x0, unprogrammed default
   294                           ;	MCLR Pin Enable bit
   295                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   296  300005                     	org	3145733
   297  300005  80                 	db	128
   298                           
   299                           ;Config register CONFIG4L @ 0x300006
   300                           ;	Stack Full/Underflow Reset Enable bit
   301                           ;	STVREN = 0x1, unprogrammed default
   302                           ;	Single-Supply ICSP Enable bit
   303                           ;	LVP = OFF, Single-Supply ICSP disabled
   304                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   305                           ;	ICPRT = 0x0, unprogrammed default
   306                           ;	Extended Instruction Set Enable bit
   307                           ;	XINST = 0x0, unprogrammed default
   308                           ;	Background Debugger Enable bit
   309                           ;	DEBUG = 0x1, unprogrammed default
   310  300006                     	org	3145734
   311  300006  81                 	db	129
   312                           
   313                           ; Padding undefined space
   314  300007                     	org	3145735
   315  300007  FF                 	db	255
   316                           
   317                           ;Config register CONFIG5L @ 0x300008
   318                           ;	unspecified, using default values
   319                           ;	Code Protection bit
   320                           ;	CP0 = 0x1, unprogrammed default
   321                           ;	Code Protection bit
   322                           ;	CP1 = 0x1, unprogrammed default
   323                           ;	Code Protection bit
   324                           ;	CP2 = 0x1, unprogrammed default
   325                           ;	Code Protection bit
   326                           ;	CP3 = 0x1, unprogrammed default
   327  300008                     	org	3145736
   328  300008  0F                 	db	15
   329                           
   330                           ;Config register CONFIG5H @ 0x300009
   331                           ;	unspecified, using default values
   332                           ;	Boot Block Code Protection bit
   333                           ;	CPB = 0x1, unprogrammed default
   334                           ;	Data EEPROM Code Protection bit
   335                           ;	CPD = 0x1, unprogrammed default
   336  300009                     	org	3145737
   337  300009  C0                 	db	192
   338                           
   339                           ;Config register CONFIG6L @ 0x30000A
   340                           ;	unspecified, using default values
   341                           ;	Write Protection bit
   342                           ;	WRT0 = 0x1, unprogrammed default
   343                           ;	Write Protection bit
   344                           ;	WRT1 = 0x1, unprogrammed default
   345                           ;	Write Protection bit
   346                           ;	WRT2 = 0x1, unprogrammed default
   347                           ;	Write Protection bit
   348                           ;	WRT3 = 0x1, unprogrammed default
   349  30000A                     	org	3145738
   350  30000A  0F                 	db	15
   351                           
   352                           ;Config register CONFIG6H @ 0x30000B
   353                           ;	unspecified, using default values
   354                           ;	Configuration Register Write Protection bit
   355                           ;	WRTC = 0x1, unprogrammed default
   356                           ;	Boot Block Write Protection bit
   357                           ;	WRTB = 0x1, unprogrammed default
   358                           ;	Data EEPROM Write Protection bit
   359                           ;	WRTD = 0x1, unprogrammed default
   360  30000B                     	org	3145739
   361  30000B  E0                 	db	224
   362                           
   363                           ;Config register CONFIG7L @ 0x30000C
   364                           ;	unspecified, using default values
   365                           ;	Table Read Protection bit
   366                           ;	EBTR0 = 0x1, unprogrammed default
   367                           ;	Table Read Protection bit
   368                           ;	EBTR1 = 0x1, unprogrammed default
   369                           ;	Table Read Protection bit
   370                           ;	EBTR2 = 0x1, unprogrammed default
   371                           ;	Table Read Protection bit
   372                           ;	EBTR3 = 0x1, unprogrammed default
   373  30000C                     	org	3145740
   374  30000C  0F                 	db	15
   375                           
   376                           ;Config register CONFIG7H @ 0x30000D
   377                           ;	unspecified, using default values
   378                           ;	Boot Block Table Read Protection bit
   379                           ;	EBTRB = 0x1, unprogrammed default
   380  30000D                     	org	3145741
   381  30000D  40                 	db	64
   382                           tosu	equ	0xFFF
   383                           tosh	equ	0xFFE
   384                           tosl	equ	0xFFD
   385                           stkptr	equ	0xFFC
   386                           pclatu	equ	0xFFB
   387                           pclath	equ	0xFFA
   388                           pcl	equ	0xFF9
   389                           tblptru	equ	0xFF8
   390                           tblptrh	equ	0xFF7
   391                           tblptrl	equ	0xFF6
   392                           tablat	equ	0xFF5
   393                           prodh	equ	0xFF4
   394                           prodl	equ	0xFF3
   395                           indf0	equ	0xFEF
   396                           postinc0	equ	0xFEE
   397                           postdec0	equ	0xFED
   398                           preinc0	equ	0xFEC
   399                           plusw0	equ	0xFEB
   400                           fsr0h	equ	0xFEA
   401                           fsr0l	equ	0xFE9
   402                           wreg	equ	0xFE8
   403                           indf1	equ	0xFE7
   404                           postinc1	equ	0xFE6
   405                           postdec1	equ	0xFE5
   406                           preinc1	equ	0xFE4
   407                           plusw1	equ	0xFE3
   408                           fsr1h	equ	0xFE2
   409                           fsr1l	equ	0xFE1
   410                           bsr	equ	0xFE0
   411                           indf2	equ	0xFDF
   412                           postinc2	equ	0xFDE
   413                           postdec2	equ	0xFDD
   414                           preinc2	equ	0xFDC
   415                           plusw2	equ	0xFDB
   416                           fsr2h	equ	0xFDA
   417                           fsr2l	equ	0xFD9
   418                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                        _init_config
 ---------------------------------------------------------------------------------
 (1) _init_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_config

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sun Feb 21 15:48:00 2021

                     l21 7FE8                      l707 7FDE                      _PR2 000FCB  
                   _main 7FDA                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _T2CON 000FCA             ?_init_config 0000  
        __initialization 7FD4             __end_of_main 7FEC                   ??_main 0000  
          __activetblptr 000000                   _CCPR2L 000FBB               __accesstop 0060  
__end_of__initialization 7FD4            ___rparam_used 000001           __pcstackCOMRAM 0000  
   __size_of_init_config 0014                  _CCP2CON 000FBA                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FD4                  __ramtop 0800  
                __ptext0 7FDA                  __ptext1 7FEC     end_of_initialization 7FD4  
              _PORTBbits 000F81                _TRISBbits 000F93      start_initialization 7FD4  
          ??_init_config 0000      __end_of_init_config 8000                 __Hrparam 0000  
               __Lrparam 0000              _init_config 7FEC            __size_of_main 0012  
