Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 21:51:21 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 my_dp_formant/phi_func/to_acos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 7.660ns (76.830%)  route 2.310ns (23.170%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21599, estimated)    1.541     5.049    my_dp_formant/phi_func/clk_100mhz_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  my_dp_formant/phi_func/to_acos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.518     5.567 f  my_dp_formant/phi_func/to_acos_reg[11]/Q
                         net (fo=1, estimated)        0.447     6.014    my_dp_formant/phi_func/acos_calc/Q[10]
    SLICE_X14Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.138 r  my_dp_formant/phi_func/acos_calc/arbr_i_30__0/O
                         net (fo=1, estimated)        0.740     6.878    my_dp_formant/phi_func/acos_calc/mult_min/A[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    10.914 r  my_dp_formant/phi_func/acos_calc/mult_min/arbr/PCOUT[47]
                         net (fo=1, estimated)        0.000    10.914    my_dp_formant/phi_func/acos_calc/mult_min/arbr_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.432 r  my_dp_formant/phi_func/acos_calc/mult_min/arbr__0/P[7]
                         net (fo=2, estimated)        1.114    13.546    my_dp_formant/phi_func/acos_calc/P[1]
    SLICE_X11Y71         LUT2 (Prop_lut2_I0_O)        0.124    13.670 r  my_dp_formant/phi_func/acos_calc/acos_out[11]_i_14/O
                         net (fo=1, routed)           0.000    13.670    my_dp_formant_n_158
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.220 r  phi_func/acos_calc/acos_out_reg[11]_i_7/CO[3]
                         net (fo=1, estimated)        0.000    14.220    phi_func/acos_calc/acos_out_reg[11]_i_7_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.334 r  phi_func/acos_calc/acos_out_reg[11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    14.334    phi_func/acos_calc/acos_out_reg[11]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.448 r  phi_func/acos_calc/acos_out_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.448    phi_func/acos_calc/acos_out_reg[11]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.562 r  phi_func/acos_calc/acos_out_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.009    14.571    phi_func/acos_calc/acos_out_reg[15]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.685 r  phi_func/acos_calc/acos_out_reg[19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.685    my_dp_formant/phi_func/acos_calc/CO[0]
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.019 r  my_dp_formant/phi_func/acos_calc/acos_out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.019    my_dp_formant/phi_func/acos_calc/p_0_in[21]
    SLICE_X11Y76         FDRE                                         r  my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=21599, estimated)    1.422    14.757    my_dp_formant/phi_func/acos_calc/clk_100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  my_dp_formant/phi_func/acos_calc/acos_out_reg[21]/C
                         clock pessimism              0.254    15.010    
                         clock uncertainty           -0.035    14.975    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.062    15.037    my_dp_formant/phi_func/acos_calc/acos_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                  0.018    




