{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734164029086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734164029086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 15:13:48 2024 " "Processing started: Sat Dec 14 15:13:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734164029086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734164029086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off forwarding_fpga -c forwarding_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off forwarding_fpga -c forwarding_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734164029086 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734164030558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr wrapper.sv(8) " "Verilog HDL Declaration information at wrapper.sv(8): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734164030624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg wrapper.sv(9) " "Verilog HDL Declaration information at wrapper.sv(9): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734164030624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030624 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "MA_stage.sv(64) " "Verilog HDL Event Control warning at MA_stage.sv(64): Event Control contains a complex event expression" {  } { { "../00_src/MA/MA_stage.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/MA_stage.sv" 64 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1734164030624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/ma_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/ma_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MA_stage " "Found entity 1: MA_stage" {  } { { "../00_src/MA/MA_stage.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/MA_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/hazard_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/hazard_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "../00_src/hazard_detect.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/hazard_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_fpga " "Found entity 1: forwarding_fpga" {  } { { "../00_src/forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/wb/wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/wb/wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "../00_src/WB/WB_stage.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/WB/WB_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_gen " "Found entity 1: pc_gen" {  } { { "../00_src/MA/lsu/00_src/pc_gen.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/pc_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_bank " "Found entity 1: output_bank" {  } { { "../00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "../00_src/MA/lsu/00_src/out_mux.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/out_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../00_src/MA/lsu/00_src/mux_4to1.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_bank " "Found entity 1: input_bank" {  } { { "../00_src/MA/lsu/00_src/input_bank.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../00_src/MA/lsu/00_src/dmem.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "../00_src/MA/lsu/00_src/decoder_2to4.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/decoder_2to4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_buf " "Found entity 1: decode_buf" {  } { { "../00_src/MA/lsu/00_src/decode_buf.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/decode_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/if/register_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/register_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_nor " "Found entity 1: register_nor" {  } { { "../00_src/IF/register_nor.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/register_nor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030654 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pc_reg.sv(8) " "Verilog HDL Event Control warning at pc_reg.sv(8): Event Control contains a complex event expression" {  } { { "../00_src/IF/pc_reg.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/pc_reg.sv" 8 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1734164030669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/if/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../00_src/IF/pc_reg.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/if/pc_plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/pc_plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus4 " "Found entity 1: pc_plus4" {  } { { "../00_src/IF/pc_plus4.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/pc_plus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/if/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../00_src/IF/mux_2to1.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/if/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/imem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/if/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "../00_src/IF/IF_stage.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/IF_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/if/if_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/if/if_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_buf " "Found entity 1: IF_buf" {  } { { "../00_src/IF/IF_buf.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/IF_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../00_src/ID/immGen.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/immGen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/id_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/id_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "../00_src/ID/ID_stage.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/ID_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/id_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/id_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_buf " "Found entity 1: ID_buf" {  } { { "../00_src/ID/ID_buf.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/ID_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "../00_src/ID/controlunit.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/controlunit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/regfile/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../00_src/ID/regfile/register.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/regfile/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/ID/regfile/regfile.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/regfile/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../00_src/ID/regfile/MUX2.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/MUX2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030699 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../00_src/ID/regfile/MUX.sv " "Entity \"MUX\" obtained from \"../00_src/ID/regfile/MUX.sv\" instead of from Quartus II megafunction library" {  } { { "../00_src/ID/regfile/MUX.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1734164030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/regfile/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../00_src/ID/regfile/MUX.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/regfile/decoder_5to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/regfile/decoder_5to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../00_src/ID/regfile/decoder_5to32.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/decoder_5to32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32bit " "Found entity 1: cla_32bit" {  } { { "../00_src/ID/BRC/00_src/cla_32bit.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "../00_src/ID/BRC/00_src/cla_4bit.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/cla_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/id/brc/00_src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/id/brc/00_src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRC " "Found entity 1: BRC" {  } { { "../00_src/ID/BRC/00_src/BRC.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "../00_src/EX/EX_stage.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/EX_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/brc_taken_n_forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/brc_taken_n_forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc_taken_n_forwarding " "Found entity 1: brc_taken_n_forwarding" {  } { { "../00_src/EX/brc_taken_n_forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/brc_taken_n_forwarding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "../00_src/EX/alu/xor_32bit.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../00_src/EX/alu/subtractor.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/sra.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/sra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "../00_src/EX/alu/sra.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/sra.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/sltu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/sltu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sltu " "Found entity 1: sltu" {  } { { "../00_src/EX/alu/sltu.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/sltu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/slt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/slt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "../00_src/EX/alu/slt.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/slt.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "../00_src/EX/alu/slr.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "../00_src/EX/alu/sll.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "../00_src/EX/alu/or_32bit.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../00_src/EX/alu/full_adder.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "../00_src/EX/alu/and_32bit.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/EX/alu/alu.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/forwarding_fpga/00_src/ex/alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/forwarding_fpga/00_src/ex/alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../00_src/EX/alu/adder.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WB_rd_wren forwarding.sv(114) " "Verilog HDL Implicit Net warning at forwarding.sv(114): created implicit net for \"WB_rd_wren\"" {  } { { "../00_src/forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_is_rs1 forwarding.sv(130) " "Verilog HDL Implicit Net warning at forwarding.sv(130): created implicit net for \"id_is_rs1\"" {  } { { "../00_src/forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734164030733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_is_rs1 forwarding.sv(178) " "Verilog HDL Implicit Net warning at forwarding.sv(178): created implicit net for \"ex_is_rs1\"" {  } { { "../00_src/forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734164030748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_is_rs2 forwarding.sv(179) " "Verilog HDL Implicit Net warning at forwarding.sv(179): created implicit net for \"ex_is_rs2\"" {  } { { "../00_src/forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734164030748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_ACK LSU.sv(49) " "Verilog HDL Implicit Net warning at LSU.sv(49): created implicit net for \"o_ACK\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734164030748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734164030802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 wrapper.sv(30) " "Verilog HDL assignment warning at wrapper.sv(30): truncated value with size 33 to match size of target (32)" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734164030804 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR wrapper.sv(20) " "Output port \"SRAM_ADDR\" at wrapper.sv(20) has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030804 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N wrapper.sv(22) " "Output port \"SRAM_CE_N\" at wrapper.sv(22) has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030804 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N wrapper.sv(23) " "Output port \"SRAM_WE_N\" at wrapper.sv(23) has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030804 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N wrapper.sv(24) " "Output port \"SRAM_LB_N\" at wrapper.sv(24) has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030804 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N wrapper.sv(25) " "Output port \"SRAM_UB_N\" at wrapper.sv(25) has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030804 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N wrapper.sv(28) " "Output port \"SRAM_OE_N\" at wrapper.sv(28) has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030804 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_fpga forwarding_fpga:dut " "Elaborating entity \"forwarding_fpga\" for hierarchy \"forwarding_fpga:dut\"" {  } { { "../00_src/wrapper.sv" "dut" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030806 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "low_counter forwarding.sv(22) " "Output port \"low_counter\" at forwarding.sv(22) has no driver" {  } { { "../00_src/forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030811 "|forwarding_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "high_counter forwarding.sv(32) " "Output port \"high_counter\" at forwarding.sv(32) has no driver" {  } { { "../00_src/forwarding.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1734164030811 "|forwarding_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage forwarding_fpga:dut\|IF_stage:IF_block " "Elaborating entity \"IF_stage\" for hierarchy \"forwarding_fpga:dut\|IF_stage:IF_block\"" {  } { { "../00_src/forwarding.sv" "IF_block" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 forwarding_fpga:dut\|IF_stage:IF_block\|mux_2to1:mux_pc_sel " "Elaborating entity \"mux_2to1\" for hierarchy \"forwarding_fpga:dut\|IF_stage:IF_block\|mux_2to1:mux_pc_sel\"" {  } { { "../00_src/IF/IF_stage.sv" "mux_pc_sel" { Text "D:/CTMT/forwarding_fpga/00_src/IF/IF_stage.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg forwarding_fpga:dut\|IF_stage:IF_block\|pc_reg:pc_reg_block " "Elaborating entity \"pc_reg\" for hierarchy \"forwarding_fpga:dut\|IF_stage:IF_block\|pc_reg:pc_reg_block\"" {  } { { "../00_src/IF/IF_stage.sv" "pc_reg_block" { Text "D:/CTMT/forwarding_fpga/00_src/IF/IF_stage.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus4 forwarding_fpga:dut\|IF_stage:IF_block\|pc_plus4:pc_plus4_block " "Elaborating entity \"pc_plus4\" for hierarchy \"forwarding_fpga:dut\|IF_stage:IF_block\|pc_plus4:pc_plus4_block\"" {  } { { "../00_src/IF/IF_stage.sv" "pc_plus4_block" { Text "D:/CTMT/forwarding_fpga/00_src/IF/IF_stage.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem forwarding_fpga:dut\|IF_stage:IF_block\|imem:imem_block " "Elaborating entity \"imem\" for hierarchy \"forwarding_fpga:dut\|IF_stage:IF_block\|imem:imem_block\"" {  } { { "../00_src/IF/IF_stage.sv" "imem_block" { Text "D:/CTMT/forwarding_fpga/00_src/IF/IF_stage.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030827 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1451 0 2047 imem.sv(15) " "Verilog HDL warning at imem.sv(15): number of words (1451) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/imem.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734164030829 "|forwarding_fpga|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(11) " "Net \"mem.data_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734164030829 "|forwarding_fpga|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(11) " "Net \"mem.waddr_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734164030829 "|forwarding_fpga|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(11) " "Net \"mem.we_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734164030829 "|forwarding_fpga|IF_stage:IF_block|imem:imem_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_buf forwarding_fpga:dut\|IF_buf:IF_buf_block " "Elaborating entity \"IF_buf\" for hierarchy \"forwarding_fpga:dut\|IF_buf:IF_buf_block\"" {  } { { "../00_src/forwarding.sv" "IF_buf_block" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flush IF_buf.sv(10) " "Verilog HDL or VHDL warning at IF_buf.sv(10): object \"flush\" assigned a value but never read" {  } { { "../00_src/IF/IF_buf.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/IF/IF_buf.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734164030833 "|forwarding_fpga|IF_buf:IF_buf_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage forwarding_fpga:dut\|ID_stage:ID_stage_block " "Elaborating entity \"ID_stage\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\"" {  } { { "../00_src/forwarding.sv" "ID_stage_block" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block " "Elaborating entity \"regfile\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\"" {  } { { "../00_src/ID/ID_stage.sv" "regfile_block" { Text "D:/CTMT/forwarding_fpga/00_src/ID/ID_stage.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX2:rdaddr_en " "Elaborating entity \"MUX2\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX2:rdaddr_en\"" {  } { { "../00_src/ID/regfile/regfile.sv" "rdaddr_en" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/regfile.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|decoder_5to32:decoder5_32 " "Elaborating entity \"decoder_5to32\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|decoder_5to32:decoder5_32\"" {  } { { "../00_src/ID/regfile/regfile.sv" "decoder5_32" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/regfile.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|register:register_loop\[0\].register_inst " "Elaborating entity \"register\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|register:register_loop\[0\].register_inst\"" {  } { { "../00_src/ID/regfile/regfile.sv" "register_loop\[0\].register_inst" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/regfile.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX:muxA " "Elaborating entity \"MUX\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX:muxA\"" {  } { { "../00_src/ID/regfile/regfile.sv" "muxA" { Text "D:/CTMT/forwarding_fpga/00_src/ID/regfile/regfile.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen forwarding_fpga:dut\|ID_stage:ID_stage_block\|immGen:immGen_block " "Elaborating entity \"immGen\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\|immGen:immGen_block\"" {  } { { "../00_src/ID/ID_stage.sv" "immGen_block" { Text "D:/CTMT/forwarding_fpga/00_src/ID/ID_stage.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit forwarding_fpga:dut\|ID_stage:ID_stage_block\|controlunit:controlunit " "Elaborating entity \"controlunit\" for hierarchy \"forwarding_fpga:dut\|ID_stage:ID_stage_block\|controlunit:controlunit\"" {  } { { "../00_src/ID/ID_stage.sv" "controlunit" { Text "D:/CTMT/forwarding_fpga/00_src/ID/ID_stage.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_buf forwarding_fpga:dut\|ID_buf:ID_buf_block " "Elaborating entity \"ID_buf\" for hierarchy \"forwarding_fpga:dut\|ID_buf:ID_buf_block\"" {  } { { "../00_src/forwarding.sv" "ID_buf_block" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage forwarding_fpga:dut\|EX_stage:EX_stage_block " "Elaborating entity \"EX_stage\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\"" {  } { { "../00_src/forwarding.sv" "EX_stage_block" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRC forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block " "Elaborating entity \"BRC\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block\"" {  } { { "../00_src/EX/EX_stage.sv" "BRC_block" { Text "D:/CTMT/forwarding_fpga/00_src/EX/EX_stage.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block\|cla_32bit:sub_block " "Elaborating entity \"cla_32bit\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block\|cla_32bit:sub_block\"" {  } { { "../00_src/ID/BRC/00_src/BRC.sv" "sub_block" { Text "D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block\|cla_32bit:sub_block\|cla_4bit:cla_loop\[0\].cla " "Elaborating entity \"cla_4bit\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block\|cla_32bit:sub_block\|cla_4bit:cla_loop\[0\].cla\"" {  } { { "../00_src/ID/BRC/00_src/cla_32bit.sv" "cla_loop\[0\].cla" { Text "D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block\|mux_2to1:mux_block " "Elaborating entity \"mux_2to1\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|BRC:BRC_block\|mux_2to1:mux_block\"" {  } { { "../00_src/ID/BRC/00_src/BRC.sv" "mux_block" { Text "D:/CTMT/forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc_taken_n_forwarding forwarding_fpga:dut\|EX_stage:EX_stage_block\|brc_taken_n_forwarding:brc_taken_block " "Elaborating entity \"brc_taken_n_forwarding\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|brc_taken_n_forwarding:brc_taken_block\"" {  } { { "../00_src/EX/EX_stage.sv" "brc_taken_block" { Text "D:/CTMT/forwarding_fpga/00_src/EX/EX_stage.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 forwarding_fpga:dut\|EX_stage:EX_stage_block\|mux_4to1:forward_a_sel " "Elaborating entity \"mux_4to1\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|mux_4to1:forward_a_sel\"" {  } { { "../00_src/EX/EX_stage.sv" "forward_a_sel" { Text "D:/CTMT/forwarding_fpga/00_src/EX/EX_stage.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\"" {  } { { "../00_src/EX/EX_stage.sv" "alu_block" { Text "D:/CTMT/forwarding_fpga/00_src/EX/EX_stage.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit " "Elaborating entity \"adder\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "add_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit\|full_adder:fa0\"" {  } { { "../00_src/EX/alu/adder.sv" "fa0" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/adder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164030972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|subtractor:sub_unit " "Elaborating entity \"subtractor\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|subtractor:sub_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sub_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slt:slt_unit " "Elaborating entity \"slt\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slt:slt_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "slt_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sltu forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sltu:sltu_unit " "Elaborating entity \"sltu\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sltu:sltu_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sltu_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|xor_32bit:xor_unit " "Elaborating entity \"xor_32bit\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|xor_32bit:xor_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "xor_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|or_32bit:or_unit " "Elaborating entity \"or_32bit\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|or_32bit:or_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "or_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|and_32bit:and_unit " "Elaborating entity \"and_32bit\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|and_32bit:and_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "and_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sll:sll_unit " "Elaborating entity \"sll\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sll:sll_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sll_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slr:slr_unit " "Elaborating entity \"slr\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slr:slr_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "slr_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sra:sra_unit " "Elaborating entity \"sra\" for hierarchy \"forwarding_fpga:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sra:sra_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sra_unit" { Text "D:/CTMT/forwarding_fpga/00_src/EX/alu/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA_stage forwarding_fpga:dut\|MA_stage:MA_stage_block " "Elaborating entity \"MA_stage\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\"" {  } { { "../00_src/forwarding.sv" "MA_stage_block" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block " "Elaborating entity \"LSU\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\"" {  } { { "../00_src/MA/MA_stage.sv" "lsu_block" { Text "D:/CTMT/forwarding_fpga/00_src/MA/MA_stage.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_bank forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff " "Elaborating entity \"input_bank\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "input_buff" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nor forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|register_nor:buttons_buf " "Elaborating entity \"register_nor\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|register_nor:buttons_buf\"" {  } { { "../00_src/MA/lsu/00_src/input_bank.sv" "buttons_buf" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_buf forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|decode_buf:sel_buf " "Elaborating entity \"decode_buf\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|decode_buf:sel_buf\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "sel_buf" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_bank forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf " "Elaborating entity \"output_bank\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "output_buf" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_word output_bank.sv(34) " "Verilog HDL or VHDL warning at output_bank.sv(34): object \"addr_word\" assigned a value but never read" {  } { { "../00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734164031251 "|forwarding_fpga|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "output_bank.sv(55) " "Verilog HDL Case Statement warning at output_bank.sv(55): incomplete case statement has no default case item" {  } { { "../00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734164031251 "|forwarding_fpga|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|dmem:dmem_bank " "Elaborating entity \"dmem\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|dmem:dmem_bank\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "dmem_bank" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|out_mux:mux_out_data " "Elaborating entity \"out_mux\" for hierarchy \"forwarding_fpga:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|out_mux:mux_out_data\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "mux_out_data" { Text "D:/CTMT/forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage forwarding_fpga:dut\|WB_stage:WB_stage_block " "Elaborating entity \"WB_stage\" for hierarchy \"forwarding_fpga:dut\|WB_stage:WB_stage_block\"" {  } { { "../00_src/forwarding.sv" "WB_stage_block" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detect forwarding_fpga:dut\|hazard_detect:hazard_detect_inst " "Elaborating entity \"hazard_detect\" for hierarchy \"forwarding_fpga:dut\|hazard_detect:hazard_detect_inst\"" {  } { { "../00_src/forwarding.sv" "hazard_detect_inst" { Text "D:/CTMT/forwarding_fpga/00_src/forwarding.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734164031311 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/CTMT/forwarding_fpga/15_kit/db/forwarding_fpga.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/CTMT/forwarding_fpga/15_kit/db/forwarding_fpga.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1734164035492 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734164052059 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1734164052253 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1734164052253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/forwarding_fpga/00_src/wrapper.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734164059587 "|wrapper|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734164059587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CTMT/forwarding_fpga/15_kit/output_files/forwarding_fpga.map.smsg " "Generated suppressed messages file D:/CTMT/forwarding_fpga/15_kit/output_files/forwarding_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734164093807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734164094508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734164094508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14139 " "Implemented 14139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734164095616 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734164095616 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1734164095616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13994 " "Implemented 13994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734164095616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734164095616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734164095670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 15:14:55 2024 " "Processing ended: Sat Dec 14 15:14:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734164095670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734164095670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734164095670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734164095670 ""}
