<def f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='303' type='bool llvm::TargetSubtargetInfo::enableSubRegLiveness() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='300'>/// Enable tracking of subregister liveness in register allocator.
  /// Please use MachineRegisterInfo::subRegLivenessEnabled() instead where
  /// possible.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='45' u='c' c='_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='729' c='_ZNK4llvm12GCNSubtarget20enableSubRegLivenessEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600Subtarget.h' l='138' c='_ZNK4llvm13R600Subtarget20enableSubRegLivenessEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='392' c='_ZNK4llvm12ARMSubtarget20enableSubRegLivenessEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='659' c='_ZNK4llvm16HexagonSubtarget20enableSubRegLivenessEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='227' c='_ZNK4llvm12PPCSubtarget20enableSubRegLivenessEv'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZSubtarget.cpp' l='79' c='_ZNK4llvm16SystemZSubtarget20enableSubRegLivenessEv'/>
