Agarwal, N., Peh, L.-S., and Jha, N. 2007. Garnet: A detailed interconnection network model inside a full-system simulation framework. Tech. rep., Princeton University.
Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, Proceedings of the 27th annual international symposium on Computer architecture, p.248-259, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339691]
Alaa R. Alameldeen , David A. Wood, Variability in Architectural Simulations of Multi-Threaded Workloads, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.7, February 08-12, 2003
Rajeev Balasubramonian , Naveen Muralimanohar , Karthik Ramani , Venkatanand Venkatachalapathy, Microarchitectural Wire Management for Performance and Power in Partitioned Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.28-39, February 12-16, 2005[doi>10.1109/HPCA.2005.21]
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Bradford M. Beckmann , Michael R. Marty , David A. Wood, ASR: Adaptive Selective Replication for CMP Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.443-454, December 09-13, 2006[doi>10.1109/MICRO.2006.10]
Bradford M. Beckmann , David A. Wood, Managing Wire Delay in Large Chip-Multiprocessor Caches, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.21]
Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., MacKay, J., Reif, M., Bao, L., et al. 2008. TILE64 processor: A 64-core SoC with mesh interconnect. In Proceedings of the International Solid-State Circuits Conference. IEEE, Los Alamitos, CA.
Peter Benkart , Alexander Kaiser , Andreas Munding , Markus Bschorr , Hans-Joerg Pfleiderer , Erhard Kohn , Arne Heittmann , Holger Huebner , Ulrich Ramacher, 3D Chip Stack Technology Using Through-Chip Interconnects, IEEE Design & Test, v.22 n.6, p.512-518, November 2005[doi>10.1109/MDT.2005.125]
Bienia, C., Kumar, S., Singh, J. P., and Li, K. 2008. The PARSEC benchmark suite: Characterization and architectural implications. Tech. rep. TR-811-08, Princeton University.
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
Luciano Bononi , Nicola Concer , Miltos Grammatikakis , Marcello Coppola , Riccardo Locatelli, NoC Topologies Exploration based on Mapping and Simulation Models, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.543-546, August 29-31, 2007[doi>10.1109/DSD.2007.77]
Jichuan Chang , Gurindar S. Sohi, Cooperative Caching for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.264-276, June 17-21, 2006[doi>10.1109/ISCA.2006.17]
Liqun Cheng , Naveen Muralimanohar , Karthik Ramani , Rajeev Balasubramonian , John B. Carter, Interconnect-Aware Coherence Protocols for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.339-351, June 17-21, 2006[doi>10.1109/ISCA.2006.23]
William J. Dally, Express Cubes: Improving the Performance of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.40 n.9, p.1016-1023, September 1991[doi>10.1109/12.83652]
William J. Dally, Virtual-channel flow control, Proceedings of the 17th annual international symposium on Computer Architecture, p.60-68, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325115]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Das, R., Eachempati, S., Mishra, A. K., Narayanan, V., and Das, C. R. 2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In Proceedings of the 15th International Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA.
G. de Micheli , L. Benini, Networks on Chip: A New Paradigm for Systems on Chip Design, Proceedings of the conference on Design, automation and test in Europe, p.418, March 04-08, 2002
Duato, J. 1993. A new theory of deadlock-free adaptive multicast routing in wormhole networks. In Proceedings of the 5th Symposium on Parallel and Distributed Processing. IEEE, Los Alamitos, CA.
Noel Eisley , Li-Shiuan Peh , Li Shang, In-Network Cache Coherence, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.321-332, December 09-13, 2006[doi>10.1109/MICRO.2006.27]
Mike Galles, Spider: A High-Speed Network Interconnect, IEEE Micro, v.17 n.1, p.34-39, January 1997[doi>10.1109/40.566196]
Gerosa, G., Curtis, S., D'Addeo, M., Jiang, B., Kuttanna, B., Merchant, F., Patel, B., Taufique, M., and Samarchi, H. 2008. A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile PCs in 45nm hi-K metal gate CMOS. In Proceedings of the International Solid-State Circuits Conference. IEEE, Los Alamitos, CA.
Grot, B., Hestness, J., Keckler, S. W., and Mutlu, O. 2009. Express cube topologies for on-chip interconnects. In Proceedings of the 15th International Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA.
Ho, R., Mai, K., and Horowitz, M. 2001. The future of wires. Proc. IEEE. 89, 4, 24.
Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088154]
Intel. 2008. Intel Tera-scale Computing Research Program. http://www.intel.com/go/terascale.
ITRS. 2007. International technology roadmap for semiconductors. http://www.itrs.net.
Jaleel, A., Mattina, M., and Jacob, B. 2006. Last level cache performance of data mining workloads on a CMP. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA.
Yuho Jin , Eun Jung Kim , Ki Hwan Yum, A Domain-Specific On-Chip Network Design for Large Scale Cache Systems, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.318-327, February 10-14, 2007[doi>10.1109/HPCA.2007.346209]
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
John Kim , James Balfour , William Dally, Flattened Butterfly Topology for On-Chip Networks, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.172-182, December 01-05, 2007[doi>10.1109/MICRO.2007.15]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Martha Mercaldi Kim , John D. Davis , Mark Oskin , Todd Austin, Polymorphic On-Chip Networks, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.101-112, June 21-25, 2008[doi>10.1109/ISCA.2008.25]
Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Toward Ideal On-Chip Communication Using Express Virtual Channels, IEEE Micro, v.28 n.1, p.80-90, January 2008[doi>10.1109/MM.2008.18]
Rakesh Kumar , Victor Zyuban , Dean M. Tullsen, Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.408-419, June 04-08, 2005[doi>10.1109/ISCA.2005.34]
Charles E. Leiserson, Fat-trees:  universal networks for hardware-efficient supercomputing, IEEE Transactions on Computers, v.34 n.10, p.892-901, Oct. 1985
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Matsutani, H., Koibuchi, M., Amano, H., and Yoshinaga, T. 2009. Prediction router: Yet another low latency on-chip router architecture. In Proceedings of the 15th International Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA.
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, MÃ¼nchen, Germany
Naveen Muralimanohar , Rajeev Balasubramonian , Norman P. Jouppi, Architecting Efficient Interconnects for Large Caches with CACTI 6.0, IEEE Micro, v.28 n.1, p.69-79, January 2008[doi>10.1109/MM.2008.2]
Nawathe, U. 2007. Design and implementation of Sun's Niagara2 processor. Tech. rep., Sun Microsystems.
John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]
Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2008. CACTI 5.1. Tech.rep. HPL-2008-20, HP Labs.
Sergio Tota , Mario R. Casu , Luca Macchiarulo, Implementation analysis of NoC: a MPSoC trace-driven approach, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127957]
Tremblay, M. and Chaudhry, S. 2008. A third-generation 65nm 16-core 32-thread plus 32-scout-thread CMT SPARC processor. In Proceedings of the International Solid-State Circuits Conference. IEEE, Los Alamitos, CA.
Hangsheng Wang , Li-Shiuan Peh , Sharad Malik, Power-driven Design of Router Microarchitectures in On-chip Networks, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.105, December 03-05, 2003
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Xu, Y., Du, Y., Zhao, B., Zhou, X., Zhang, Y., and Jun, Y. 2009. A low-radix and low-diameter 3D interconnection network design. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture. IEEE, Los Alamitos, CA.
Michael Zhang , Krste Asanovic, Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.336-345, June 04-08, 2005[doi>10.1109/ISCA.2005.53]
