# Compile of add.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of decode7seg.vhd was successful.
# Compile of fib.vhd was successful.
# Compile of fsm.vhd was successful.
# Compile of fsm_tb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of top_level_tb.vhd was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim -gui work.fsm_tb
# vsim -gui work.fsm_tb 
# Start time: 22:52:34 on Mar 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
# Compile of fsm.vhd was successful.
vsim -gui work.fsm_tb
# End time: 22:55:29 on Mar 03,2024, Elapsed time: 0:02:55
# Errors: 0, Warnings: 3
# vsim -gui work.fsm_tb 
# Start time: 22:55:29 on Mar 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
run
run
# Compile of fsm.vhd was successful.
vsim -gui work.fsm_tb
# End time: 22:56:58 on Mar 03,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 2
# vsim -gui work.fsm_tb 
# Start time: 22:56:58 on Mar 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 5 ns ###############
#       Signal: /fsm_tb/UUT/next_state @ sub-iteration 0 at Value Z (C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd:37)
#   Active process: /fsm_tb/UUT/line__41 @ sub-iteration 1
#     Source: C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm_tb.vhd:58
#       Signal: /fsm_tb/UUT/state @ sub-iteration 2 at Value Z (C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd:37)
#   Active process: /fsm_tb/UUT/line__52 @ sub-iteration 3
#     Source: C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm_tb.vhd:58
#       Signal: /fsm_tb/UUT/next_state @ sub-iteration 4 at Value X (C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd:37)
#   Active process: /fsm_tb/UUT/line__41 @ sub-iteration 5
#     Source: C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm_tb.vhd:58
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
# Compile of fsm_tb.vhd was successful.
vsim -gui work.fsm_tb
# End time: 23:02:38 on Mar 03,2024, Elapsed time: 0:05:40
# Errors: 10, Warnings: 2
# vsim -gui work.fsm_tb 
# Start time: 23:02:38 on Mar 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 15 ns ###############
#       Signal: /fsm_tb/UUT/next_state @ sub-iteration 0 at Value Z (C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd:37)
#   Active process: /fsm_tb/UUT/line__41 @ sub-iteration 1
#     Source: C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm_tb.vhd:58
#       Signal: /fsm_tb/UUT/state @ sub-iteration 2 at Value Z (C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd:37)
#   Active process: /fsm_tb/UUT/line__52 @ sub-iteration 3
#     Source: C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm_tb.vhd:58
#       Signal: /fsm_tb/UUT/next_state @ sub-iteration 4 at Value X (C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd:37)
#   Active process: /fsm_tb/UUT/line__41 @ sub-iteration 5
#     Source: C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm_tb.vhd:58
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 15 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 15 ns.
# Compile of fsm.vhd was successful.
vsim -gui work.fsm_tb
# End time: 23:25:16 on Mar 03,2024, Elapsed time: 0:22:38
# Errors: 2, Warnings: 2
# vsim -gui work.fsm_tb 
# Start time: 23:25:16 on Mar 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of add.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of decode7seg.vhd was successful.
# Compile of fib.vhd was successful.
# Compile of fsm.vhd was successful.
# Compile of fsm_tb.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of top_level_tb.vhd was successful with warnings.
# 12 compiles, 0 failed with no errors.
vsim -gui work.fsm_tb
# End time: 00:13:32 on Mar 04,2024, Elapsed time: 0:48:16
# Errors: 0, Warnings: 2
# vsim -gui work.fsm_tb 
# Start time: 00:13:32 on Mar 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run -all
# Break key hit
# Break in Process line__42 at C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd line 42
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
run
run
vsim -gui work.fsm_tb
# End time: 00:15:18 on Mar 04,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 1
# vsim -gui work.fsm_tb 
# Start time: 00:15:18 on Mar 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of fsm.vhd was successful.
vsim -gui work.fsm_tb
# End time: 00:36:36 on Mar 04,2024, Elapsed time: 0:21:18
# Errors: 0, Warnings: 2
# vsim -gui work.fsm_tb 
# Start time: 00:36:36 on Mar 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of fsm.vhd was successful.
vsim -gui work.fsm_tb
# End time: 00:44:27 on Mar 04,2024, Elapsed time: 0:07:51
# Errors: 0, Warnings: 2
# vsim -gui work.fsm_tb 
# Start time: 00:44:27 on Mar 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of fsm.vhd was successful.
vsim -gui work.fsm_tb
# End time: 00:46:37 on Mar 04,2024, Elapsed time: 0:02:10
# Errors: 0, Warnings: 2
# vsim -gui work.fsm_tb 
# Start time: 00:46:37 on Mar 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.fsm_tb(tb)
# Loading work.fsm(behavioral)
add wave -position insertpoint sim:/fsm_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
