

================================================================
== Vitis HLS Report for 'load_params_func_1_Pipeline_VITIS_LOOP_40_5'
================================================================
* Date:           Fri Jul 18 13:04:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       98|       98|  0.980 us|  0.980 us|   97|   97|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_5  |       96|       96|         3|          3|          4|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     53|    -|
|Register         |        -|    -|      31|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      31|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_94_p2   |         +|   0|  0|   6|           6|           1|
    |icmp_ln40_fu_88_p2  |      icmp|   0|  0|   7|           6|           7|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  13|          12|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_oc_2  |   9|          2|    6|         12|
    |gmem5_blk_n_R          |   9|          2|    1|          2|
    |oc_fu_48               |   9|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  53|         12|   15|         32|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |gmem5_addr_read_reg_139  |  16|   0|   16|          0|
    |oc_fu_48                 |   6|   0|    6|          0|
    |trunc_ln42_reg_134       |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_40_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_params_func.1_Pipeline_VITIS_LOOP_40_5|  return value|
|m_axi_gmem5_0_AWVALID   |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWREADY   |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWADDR    |  out|   32|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWID      |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWLEN     |  out|   32|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWSIZE    |  out|    3|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWBURST   |  out|    2|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWLOCK    |  out|    2|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWCACHE   |  out|    4|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWPROT    |  out|    3|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWQOS     |  out|    4|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWREGION  |  out|    4|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_AWUSER    |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_WVALID    |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_WREADY    |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_WDATA     |  out|   16|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_WSTRB     |  out|    2|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_WLAST     |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_WID       |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_WUSER     |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARVALID   |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARREADY   |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARADDR    |  out|   32|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARID      |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARLEN     |  out|   32|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARSIZE    |  out|    3|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARBURST   |  out|    2|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARLOCK    |  out|    2|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARCACHE   |  out|    4|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARPROT    |  out|    3|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARQOS     |  out|    4|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARREGION  |  out|    4|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_ARUSER    |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RVALID    |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RREADY    |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RDATA     |   in|   16|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RLAST     |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RID       |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RFIFONUM  |   in|   11|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RUSER     |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_RRESP     |   in|    2|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_BVALID    |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_BREADY    |  out|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_BRESP     |   in|    2|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_BID       |   in|    1|       m_axi|                                        gmem5|       pointer|
|m_axi_gmem5_0_BUSER     |   in|    1|       m_axi|                                        gmem5|       pointer|
|sext_ln40               |   in|   31|     ap_none|                                    sext_ln40|        scalar|
|local_bias_address0     |  out|    5|   ap_memory|                                   local_bias|         array|
|local_bias_ce0          |  out|    1|   ap_memory|                                   local_bias|         array|
|local_bias_we0          |  out|    1|   ap_memory|                                   local_bias|         array|
|local_bias_d0           |  out|   16|   ap_memory|                                   local_bias|         array|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [cnn_layer.cpp:40]   --->   Operation 6 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln40_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln40"   --->   Operation 7 'read' 'sext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln40_cast = sext i31 %sext_ln40_read"   --->   Operation 8 'sext' 'sext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem5, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln40 = store i6 0, i6 %oc" [cnn_layer.cpp:40]   --->   Operation 10 'store' 'store_ln40' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%oc_2 = load i6 %oc" [cnn_layer.cpp:40]   --->   Operation 12 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.28ns)   --->   "%icmp_ln40 = icmp_eq  i6 %oc_2, i6 32" [cnn_layer.cpp:40]   --->   Operation 13 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.28ns)   --->   "%add_ln40 = add i6 %oc_2, i6 1" [cnn_layer.cpp:40]   --->   Operation 15 'add' 'add_ln40' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47.split, void %for.end49.exitStub" [cnn_layer.cpp:40]   --->   Operation 16 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem5_addr = getelementptr i16 %gmem5, i32 %sext_ln40_cast" [cnn_layer.cpp:40]   --->   Operation 17 'getelementptr' 'gmem5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %oc_2" [cnn_layer.cpp:42]   --->   Operation 18 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln40 = store i6 %add_ln40, i6 %oc" [cnn_layer.cpp:40]   --->   Operation 19 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%gmem5_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem5_addr" [cnn_layer.cpp:42]   --->   Operation 20 'read' 'gmem5_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:41]   --->   Operation 21 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [cnn_layer.cpp:40]   --->   Operation 22 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %trunc_ln42" [cnn_layer.cpp:42]   --->   Operation 23 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i16 %local_bias, i32 0, i32 %zext_ln42" [cnn_layer.cpp:42]   --->   Operation 24 'getelementptr' 'local_bias_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln42 = store i16 %gmem5_addr_read, i5 %local_bias_addr" [cnn_layer.cpp:42]   --->   Operation 25 'store' 'store_ln42' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc47" [cnn_layer.cpp:40]   --->   Operation 26 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
oc                    (alloca           ) [ 0100]
sext_ln40_read        (read             ) [ 0000]
sext_ln40_cast        (sext             ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln40            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
oc_2                  (load             ) [ 0000]
icmp_ln40             (icmp             ) [ 0100]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln40              (add              ) [ 0000]
br_ln40               (br               ) [ 0000]
gmem5_addr            (getelementptr    ) [ 0010]
trunc_ln42            (trunc            ) [ 0011]
store_ln40            (store            ) [ 0000]
gmem5_addr_read       (read             ) [ 0001]
specpipeline_ln41     (specpipeline     ) [ 0000]
specloopname_ln40     (specloopname     ) [ 0000]
zext_ln42             (zext             ) [ 0000]
local_bias_addr       (getelementptr    ) [ 0000]
store_ln42            (store            ) [ 0000]
br_ln40               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln40">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="oc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln40_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="31" slack="0"/>
<pin id="54" dir="0" index="1" bw="31" slack="0"/>
<pin id="55" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln40_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="local_bias_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln42_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="1"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="gmem5_addr_read_read_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="1"/>
<pin id="74" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem5_addr_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln40_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln40_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="oc_2_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln40_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln40_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="gmem5_addr_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem5_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln42_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln40_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln42_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="2"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="oc_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="129" class="1005" name="gmem5_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr "/>
</bind>
</comp>

<comp id="134" class="1005" name="trunc_ln42_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="2"/>
<pin id="136" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="139" class="1005" name="gmem5_addr_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="1"/>
<pin id="141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem5_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="52" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="76" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="85" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="94" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="122"><net_src comp="48" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="132"><net_src comp="100" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="137"><net_src comp="106" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="142"><net_src comp="71" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="65" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem5 | {}
	Port: local_bias | {3 }
 - Input state : 
	Port: load_params_func.1_Pipeline_VITIS_LOOP_40_5 : gmem5 | {2 }
	Port: load_params_func.1_Pipeline_VITIS_LOOP_40_5 : sext_ln40 | {1 }
	Port: load_params_func.1_Pipeline_VITIS_LOOP_40_5 : local_bias | {}
  - Chain level:
	State 1
		store_ln40 : 1
		oc_2 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		gmem5_addr : 1
		trunc_ln42 : 2
		store_ln40 : 3
	State 2
	State 3
		local_bias_addr : 1
		store_ln42 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln40_fu_88      |    0    |    6    |
|----------|----------------------------|---------|---------|
|    add   |       add_ln40_fu_94       |    0    |    6    |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln40_read_read_fu_52 |    0    |    0    |
|          | gmem5_addr_read_read_fu_71 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln40_cast_fu_76    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln42_fu_106     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln42_fu_115      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    12   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem5_addr_read_reg_139|   16   |
|   gmem5_addr_reg_129  |   16   |
|       oc_reg_119      |    6   |
|   trunc_ln42_reg_134  |    5   |
+-----------------------+--------+
|         Total         |   43   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   12   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   43   |    -   |
+-----------+--------+--------+
|   Total   |   43   |   12   |
+-----------+--------+--------+
