{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543504323420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543504323420 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"seg_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543504323429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543504323488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543504323488 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543504323578 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543504323590 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543504324079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543504324079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543504324079 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543504324079 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543504324081 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543504324081 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543504324081 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543504324081 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543504324081 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seg_test.sdc " "Synopsys Design Constraints File file not found: 'seg_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543504324424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543504324425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543504324428 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543504324428 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543504324428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543504324448 ""}  } { { "seg_test.v" "" { Text "E:/FPGA/cyclone_projects/5.seg_test/seg_test.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/cyclone_projects/5.seg_test/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543504324448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543504324613 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543504324613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543504324613 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543504324614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543504324614 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543504324615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543504324615 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543504324615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543504324629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543504324629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543504324629 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DCLK " "Node \"SD_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_MISO " "Node \"SD_MISO\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_MOSI " "Node \"SD_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_nCS " "Node \"SD_nCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_nCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzzer " "Node \"buzzer\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buzzer" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[0\] " "Node \"cmos_db\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[1\] " "Node \"cmos_db\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[2\] " "Node \"cmos_db\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[3\] " "Node \"cmos_db\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[4\] " "Node \"cmos_db\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[5\] " "Node \"cmos_db\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[6\] " "Node \"cmos_db\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[7\] " "Node \"cmos_db\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_href " "Node \"cmos_href\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_pclk " "Node \"cmos_pclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_pwdn " "Node \"cmos_pwdn\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pwdn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_rst_n " "Node \"cmos_rst_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_scl " "Node \"cmos_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_sda " "Node \"cmos_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_vsync " "Node \"cmos_vsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_xclk " "Node \"cmos_xclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_xclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dclk " "Node \"dclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key2 " "Node \"key2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key3 " "Node \"key3\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key4 " "Node \"key4\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "miso " "Node \"miso\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mosi " "Node \"mosi\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ncs " "Node \"ncs\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rtc_ce " "Node \"rtc_ce\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rtc_ce" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rtc_data " "Node \"rtc_data\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rtc_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rtc_sclk " "Node \"rtc_sclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rtc_sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[0\] " "Node \"sdram_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[10\] " "Node \"sdram_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[11\] " "Node \"sdram_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[12\] " "Node \"sdram_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[1\] " "Node \"sdram_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[2\] " "Node \"sdram_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[3\] " "Node \"sdram_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[4\] " "Node \"sdram_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[5\] " "Node \"sdram_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[6\] " "Node \"sdram_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[7\] " "Node \"sdram_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[8\] " "Node \"sdram_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[9\] " "Node \"sdram_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[0\] " "Node \"vga_out_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[1\] " "Node \"vga_out_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[2\] " "Node \"vga_out_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[3\] " "Node \"vga_out_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_b\[4\] " "Node \"vga_out_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[0\] " "Node \"vga_out_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[1\] " "Node \"vga_out_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[2\] " "Node \"vga_out_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[3\] " "Node \"vga_out_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[4\] " "Node \"vga_out_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_g\[5\] " "Node \"vga_out_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_hs " "Node \"vga_out_hs\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_hs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[0\] " "Node \"vga_out_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[1\] " "Node \"vga_out_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[2\] " "Node \"vga_out_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[3\] " "Node \"vga_out_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_r\[4\] " "Node \"vga_out_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_out_vs " "Node \"vga_out_vs\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_out_vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543504324649 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543504324649 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543504324652 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543504324655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543504325015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543504325062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543504325072 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543504325588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543504325588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543504325764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/FPGA/cyclone_projects/5.seg_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543504326129 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543504326129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543504326390 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543504326390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543504326394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543504326492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543504326496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543504326608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543504326608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543504326760 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543504327114 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543504327288 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite17.1/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "seg_test.v" "" { Text "E:/FPGA/cyclone_projects/5.seg_test/seg_test.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/cyclone_projects/5.seg_test/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543504327291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/intelfpga_lite17.1/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite17.1/17.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite17.1/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "seg_test.v" "" { Text "E:/FPGA/cyclone_projects/5.seg_test/seg_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/cyclone_projects/5.seg_test/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543504327291 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1543504327291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/cyclone_projects/5.seg_test/output_files/seg_test.fit.smsg " "Generated suppressed messages file E:/FPGA/cyclone_projects/5.seg_test/output_files/seg_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543504327512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 103 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5688 " "Peak virtual memory: 5688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543504327781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 23:12:07 2018 " "Processing ended: Thu Nov 29 23:12:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543504327781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543504327781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543504327781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543504327781 ""}
