-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    INPUT_STREAM_TVALID : IN STD_LOGIC;
    INPUT_STREAM_TREADY : OUT STD_LOGIC;
    INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    img_0_data14_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    img_0_data14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_data14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_data14_full_n : IN STD_LOGIC;
    img_0_data14_write : OUT STD_LOGIC;
    img_0_rows_c_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    img_0_rows_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_rows_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_rows_c_full_n : IN STD_LOGIC;
    img_0_rows_c_write : OUT STD_LOGIC;
    img_0_cols_c_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    img_0_cols_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_cols_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_cols_c_full_n : IN STD_LOGIC;
    img_0_cols_c_write : OUT STD_LOGIC );
end;


architecture behav of CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv9_12C : STD_LOGIC_VECTOR (8 downto 0) := "100101100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal img_0_rows_c_blk_n : STD_LOGIC;
    signal img_0_cols_c_blk_n : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_done : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_idle : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_ready : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_INPUT_STREAM_TREADY : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_last_V_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_last_V_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_data_V_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_data_V_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_done : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_idle : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_ready : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_img_0_data14_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_img_0_data14_write : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_INPUT_STREAM_TREADY : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_axi_data_V_3_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_axi_data_V_3_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_done : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_idle : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_ready : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_INPUT_STREAM_TREADY : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_V_4_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_V_4_out_ap_vld : STD_LOGIC;
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_data_V_4_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_data_V_4_out_ap_vld : STD_LOGIC;
    signal start_reg_124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal axi_last_V_2_reg_138 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal axi_data_V_2_fu_84 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln129_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal axi_last_V_4_loc_fu_92 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_88 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_3_fu_235_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_data_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal INPUT_STREAM_TVALID_int_regslice : STD_LOGIC;
    signal INPUT_STREAM_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_INPUT_STREAM_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_INPUT_STREAM_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_user_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_INPUT_STREAM_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_last_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_INPUT_STREAM_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_id_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_INPUT_STREAM_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_STREAM_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_INPUT_STREAM_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_STREAM_V_dest_V_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        INPUT_STREAM_TVALID : IN STD_LOGIC;
        INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        INPUT_STREAM_TREADY : OUT STD_LOGIC;
        INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_out_ap_vld : OUT STD_LOGIC;
        axi_data_V_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        axi_data_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        INPUT_STREAM_TVALID : IN STD_LOGIC;
        img_0_data14_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_0_data14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_0_data14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_0_data14_full_n : IN STD_LOGIC;
        img_0_data14_write : OUT STD_LOGIC;
        start_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_data_V_2 : IN STD_LOGIC_VECTOR (23 downto 0);
        axi_last_V_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        INPUT_STREAM_TREADY : OUT STD_LOGIC;
        INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        last_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        last_out_ap_vld : OUT STD_LOGIC;
        axi_data_V_3_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        axi_data_V_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        INPUT_STREAM_TVALID : IN STD_LOGIC;
        axi_last_2_lcssa : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_data_2_lcssa : IN STD_LOGIC_VECTOR (23 downto 0);
        last_0_lcssa : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        INPUT_STREAM_TREADY : OUT STD_LOGIC;
        INPUT_STREAM_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        INPUT_STREAM_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        INPUT_STREAM_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        INPUT_STREAM_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_4_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        axi_last_V_4_out_ap_vld : OUT STD_LOGIC;
        axi_data_V_4_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        axi_data_V_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component CAL_Hu_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148 : component CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start,
        ap_done => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_done,
        ap_idle => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_idle,
        ap_ready => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_ready,
        INPUT_STREAM_TVALID => INPUT_STREAM_TVALID_int_regslice,
        INPUT_STREAM_TDATA => INPUT_STREAM_TDATA_int_regslice,
        INPUT_STREAM_TREADY => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_INPUT_STREAM_TREADY,
        INPUT_STREAM_TKEEP => INPUT_STREAM_TKEEP_int_regslice,
        INPUT_STREAM_TSTRB => INPUT_STREAM_TSTRB_int_regslice,
        INPUT_STREAM_TUSER => INPUT_STREAM_TUSER_int_regslice,
        INPUT_STREAM_TLAST => INPUT_STREAM_TLAST_int_regslice,
        INPUT_STREAM_TID => INPUT_STREAM_TID_int_regslice,
        INPUT_STREAM_TDEST => INPUT_STREAM_TDEST_int_regslice,
        axi_last_V_out => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_last_V_out,
        axi_last_V_out_ap_vld => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_last_V_out_ap_vld,
        axi_data_V_out => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_data_V_out,
        axi_data_V_out_ap_vld => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_data_V_out_ap_vld);

    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168 : component CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start,
        ap_done => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_done,
        ap_idle => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_idle,
        ap_ready => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_ready,
        INPUT_STREAM_TVALID => INPUT_STREAM_TVALID_int_regslice,
        img_0_data14_din => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_img_0_data14_din,
        img_0_data14_num_data_valid => ap_const_lv2_0,
        img_0_data14_fifo_cap => ap_const_lv2_0,
        img_0_data14_full_n => img_0_data14_full_n,
        img_0_data14_write => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_img_0_data14_write,
        start_2 => start_reg_124,
        axi_data_V_2 => axi_data_V_2_fu_84,
        axi_last_V_2 => axi_last_V_2_reg_138,
        INPUT_STREAM_TDATA => INPUT_STREAM_TDATA_int_regslice,
        INPUT_STREAM_TREADY => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_INPUT_STREAM_TREADY,
        INPUT_STREAM_TKEEP => INPUT_STREAM_TKEEP_int_regslice,
        INPUT_STREAM_TSTRB => INPUT_STREAM_TSTRB_int_regslice,
        INPUT_STREAM_TUSER => INPUT_STREAM_TUSER_int_regslice,
        INPUT_STREAM_TLAST => INPUT_STREAM_TLAST_int_regslice,
        INPUT_STREAM_TID => INPUT_STREAM_TID_int_regslice,
        INPUT_STREAM_TDEST => INPUT_STREAM_TDEST_int_regslice,
        last_out => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
        last_out_ap_vld => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out_ap_vld,
        axi_data_V_3_out => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_axi_data_V_3_out,
        axi_data_V_3_out_ap_vld => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_axi_data_V_3_out_ap_vld);

    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195 : component CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start,
        ap_done => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_done,
        ap_idle => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_idle,
        ap_ready => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_ready,
        INPUT_STREAM_TVALID => INPUT_STREAM_TVALID_int_regslice,
        axi_last_2_lcssa => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
        axi_data_2_lcssa => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_axi_data_V_3_out,
        last_0_lcssa => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_last_out,
        INPUT_STREAM_TDATA => INPUT_STREAM_TDATA_int_regslice,
        INPUT_STREAM_TREADY => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_INPUT_STREAM_TREADY,
        INPUT_STREAM_TKEEP => INPUT_STREAM_TKEEP_int_regslice,
        INPUT_STREAM_TSTRB => INPUT_STREAM_TSTRB_int_regslice,
        INPUT_STREAM_TUSER => INPUT_STREAM_TUSER_int_regslice,
        INPUT_STREAM_TLAST => INPUT_STREAM_TLAST_int_regslice,
        INPUT_STREAM_TID => INPUT_STREAM_TID_int_regslice,
        INPUT_STREAM_TDEST => INPUT_STREAM_TDEST_int_regslice,
        axi_last_V_4_out => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_V_4_out,
        axi_last_V_4_out_ap_vld => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_V_4_out_ap_vld,
        axi_data_V_4_out => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_data_V_4_out,
        axi_data_V_4_out_ap_vld => grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_data_V_4_out_ap_vld);

    regslice_both_INPUT_STREAM_V_data_V_U : component CAL_Hu_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => INPUT_STREAM_TDATA,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_data_V_U_ack_in,
        data_out => INPUT_STREAM_TDATA_int_regslice,
        vld_out => INPUT_STREAM_TVALID_int_regslice,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_data_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_keep_V_U : component CAL_Hu_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => INPUT_STREAM_TKEEP,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_keep_V_U_ack_in,
        data_out => INPUT_STREAM_TKEEP_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_keep_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_keep_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_strb_V_U : component CAL_Hu_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => INPUT_STREAM_TSTRB,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_strb_V_U_ack_in,
        data_out => INPUT_STREAM_TSTRB_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_strb_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_strb_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_user_V_U : component CAL_Hu_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => INPUT_STREAM_TUSER,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_user_V_U_ack_in,
        data_out => INPUT_STREAM_TUSER_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_user_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_user_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_last_V_U : component CAL_Hu_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => INPUT_STREAM_TLAST,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_last_V_U_ack_in,
        data_out => INPUT_STREAM_TLAST_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_last_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_last_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_id_V_U : component CAL_Hu_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => INPUT_STREAM_TID,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_id_V_U_ack_in,
        data_out => INPUT_STREAM_TID_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_id_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_id_V_U_apdone_blk);

    regslice_both_INPUT_STREAM_V_dest_V_U : component CAL_Hu_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => INPUT_STREAM_TDEST,
        vld_in => INPUT_STREAM_TVALID,
        ack_in => regslice_both_INPUT_STREAM_V_dest_V_U_ack_in,
        data_out => INPUT_STREAM_TDEST_int_regslice,
        vld_out => regslice_both_INPUT_STREAM_V_dest_V_U_vld_out,
        ack_out => INPUT_STREAM_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_STREAM_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln129_fu_229_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln129_fu_229_p2 = ap_const_lv1_0))) then 
                    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_ready = ap_const_logic_1)) then 
                    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_ready = ap_const_logic_1)) then 
                    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    axi_data_V_2_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_data_V_4_out_ap_vld = ap_const_logic_1))) then 
                axi_data_V_2_fu_84 <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_data_V_4_out;
            elsif (((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_data_V_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                axi_data_V_2_fu_84 <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_data_V_out;
            end if; 
        end if;
    end process;

    axi_last_V_2_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                axi_last_V_2_reg_138 <= axi_last_V_4_loc_fu_92;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                axi_last_V_2_reg_138 <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_axi_last_V_out;
            end if; 
        end if;
    end process;

    i_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_0_cols_c_full_n = ap_const_logic_0) or (img_0_rows_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_88 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln129_fu_229_p2 = ap_const_lv1_0))) then 
                i_fu_88 <= i_3_fu_235_p2;
            end if; 
        end if;
    end process;

    start_reg_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                start_reg_124 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                start_reg_124 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_V_4_out_ap_vld = ap_const_logic_1))) then
                axi_last_V_4_loc_fu_92 <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_axi_last_V_4_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, img_0_rows_c_full_n, img_0_cols_c_full_n, grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_done, grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_done, grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln129_fu_229_p2, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((img_0_cols_c_full_n = ap_const_logic_0) or (img_0_rows_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln129_fu_229_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    INPUT_STREAM_TREADY <= regslice_both_INPUT_STREAM_V_data_V_U_ack_in;

    INPUT_STREAM_TREADY_int_regslice_assign_proc : process(grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_INPUT_STREAM_TREADY, grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_INPUT_STREAM_TREADY, grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_INPUT_STREAM_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            INPUT_STREAM_TREADY_int_regslice <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_INPUT_STREAM_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            INPUT_STREAM_TREADY_int_regslice <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_INPUT_STREAM_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            INPUT_STREAM_TREADY_int_regslice <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_INPUT_STREAM_TREADY;
        else 
            INPUT_STREAM_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, img_0_rows_c_full_n, img_0_cols_c_full_n)
    begin
        if (((img_0_cols_c_full_n = ap_const_logic_0) or (img_0_rows_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_done)
    begin
        if ((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_done)
    begin
        if ((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_done)
    begin
        if ((grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, img_0_rows_c_full_n, img_0_cols_c_full_n)
    begin
                ap_block_state1 <= ((img_0_cols_c_full_n = ap_const_logic_0) or (img_0_rows_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln129_fu_229_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln129_fu_229_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_ap_start_reg;
    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt_fu_195_ap_start_reg;
    grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt_fu_148_ap_start_reg;
    i_3_fu_235_p2 <= std_logic_vector(unsigned(i_fu_88) + unsigned(ap_const_lv9_1));
    icmp_ln129_fu_229_p2 <= "1" when (i_fu_88 = ap_const_lv9_12C) else "0";

    img_0_cols_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_0_cols_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_0_cols_c_blk_n <= img_0_cols_c_full_n;
        else 
            img_0_cols_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_cols_c_din <= ap_const_lv10_200;

    img_0_cols_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_0_rows_c_full_n, img_0_cols_c_full_n)
    begin
        if ((not(((img_0_cols_c_full_n = ap_const_logic_0) or (img_0_rows_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_0_cols_c_write <= ap_const_logic_1;
        else 
            img_0_cols_c_write <= ap_const_logic_0;
        end if; 
    end process;

    img_0_data14_din <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_img_0_data14_din;

    img_0_data14_write_assign_proc : process(grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_img_0_data14_write, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            img_0_data14_write <= grp_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat_fu_168_img_0_data14_write;
        else 
            img_0_data14_write <= ap_const_logic_0;
        end if; 
    end process;


    img_0_rows_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_0_rows_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_0_rows_c_blk_n <= img_0_rows_c_full_n;
        else 
            img_0_rows_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_rows_c_din <= ap_const_lv9_12C;

    img_0_rows_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, img_0_rows_c_full_n, img_0_cols_c_full_n)
    begin
        if ((not(((img_0_cols_c_full_n = ap_const_logic_0) or (img_0_rows_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            img_0_rows_c_write <= ap_const_logic_1;
        else 
            img_0_rows_c_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln129_fu_229_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln129_fu_229_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
