/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Jun  4 10:04:00 CST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkMatchTable_ModuleForForLoop.h"


/* Literal declarations */
static unsigned int const UWide_literal_102_h2aaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										  2863311530u,
										  2863311530u,
										  42u };
static tUWide const UWide_literal_102_h2aaaaaaaaaaaaaaaaaaaaaaaaa(102u,
								  UWide_literal_102_h2aaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_65_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_65_h0(65u, UWide_literal_65_h0_arr);
static unsigned int const UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									    2863311530u,
									    174762u };
static tUWide const UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa(83u,
							    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_102_h0_arr[] = { 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_102_h0(102u, UWide_literal_102_h0_arr);
static unsigned int const UWide_literal_83_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_83_h0(83u, UWide_literal_83_h0_arr);


/* String declarations */
static std::string const __str_literal_16("", 0u);
static std::string const __str_literal_14("\n", 1u);
static std::string const __str_literal_12("'h%h", 4u);
static std::string const __str_literal_10("(", 1u);
static std::string const __str_literal_8("(%0d) ", 6u);
static std::string const __str_literal_5("(%0d) MatchTable:do_read %s key: %h", 35u);
static std::string const __str_literal_7("(%0d) MatchTable:do_resp %s key: %h, ishit: %d", 46u);
static std::string const __str_literal_35("(%0d) add entry %h %h", 21u);
static std::string const __str_literal_6("(%0d) dmhc %d", 13u);
static std::string const __str_literal_2("(%0d) match table inited", 24u);
static std::string const __str_literal_13(")", 1u);
static std::string const __str_literal_34(".deq = ", 7u);
static std::string const __str_literal_9(".enq", 4u);
static std::string const __str_literal_23("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 121, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l121c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  789u);
static std::string const __str_literal_24("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  738u);
static std::string const __str_literal_25("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 138, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  687u);
static std::string const __str_literal_26("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 149, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  636u);
static std::string const __str_literal_27("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 164, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  585u);
static std::string const __str_literal_28("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 172, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  534u);
static std::string const __str_literal_29("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 182, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  483u);
static std::string const __str_literal_30("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 192, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  432u);
static std::string const __str_literal_31("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 201, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  381u);
static std::string const __str_literal_17("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 22, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l22c9] and [RL_ret_ifc_dmhc_ldvn_action_l30c9,\n  RL_ret_ifc_dmhc_ldvn_action_l41c9, RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  428u);
static std::string const __str_literal_32("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 243, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  330u);
static std::string const __str_literal_33("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 251, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  279u);
static std::string const __str_literal_18("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 30, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l30c9] and [RL_ret_ifc_dmhc_ldvn_action_l41c9,\n  RL_ret_ifc_dmhc_ldvn_action_l52c9, RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n",
					  393u);
static std::string const __str_literal_19("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 41, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l41c9] and [RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  356u);
static std::string const __str_literal_20("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 52, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l52c9] and [RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n",
					  321u);
static std::string const __str_literal_21("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 60, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l60c9] and [RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  284u);
static std::string const __str_literal_22("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 99, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l99c9] and [RL_ret_ifc_dmhc_ldvn_action_l107c9]\n  ) fired in the same clock cycle.\n",
					  249u);
static std::string const __str_literal_3("[%0d]: mslot addr: %d rec_value %h", 34u);
static std::string const __str_literal_4("[%0d]: mslot.key: %d, mslot.value: %d", 37u);
static std::string const __str_literal_1("[%d]: new (key,value) inserted at slot %d\n", 42u);
static std::string const __str_literal_15("tagged Invalid ", 15u);
static std::string const __str_literal_11("tagged Valid ", 13u);


/* Constructor */
MOD_mkMatchTable_ModuleForForLoop::MOD_mkMatchTable_ModuleForForLoop(tSimStateHdl simHdl,
								     char const *name,
								     Module *parent,
								     std::string ARG_param1)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    PARAM_param1(ARG_param1),
    INST_ret_ifc_delay2_ff(simHdl, "ret_ifc_delay2_ff", this, 36u, 2u, 1u, 0u),
    INST_ret_ifc_delay_ff(simHdl, "ret_ifc_delay_ff", this, 36u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_evictee_gslots_0(simHdl, "ret_ifc_dmhc_evictee_gslots_0", this, 83u),
    INST_ret_ifc_dmhc_evictee_gslots_1(simHdl, "ret_ifc_dmhc_evictee_gslots_1", this, 83u),
    INST_ret_ifc_dmhc_evictee_gslots_2(simHdl, "ret_ifc_dmhc_evictee_gslots_2", this, 83u),
    INST_ret_ifc_dmhc_evictee_gslots_3(simHdl, "ret_ifc_dmhc_evictee_gslots_3", this, 83u),
    INST_ret_ifc_dmhc_evictee_hvals_0(simHdl, "ret_ifc_dmhc_evictee_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_1(simHdl, "ret_ifc_dmhc_evictee_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_2(simHdl, "ret_ifc_dmhc_evictee_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_3(simHdl, "ret_ifc_dmhc_evictee_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_evictee_mslot(simHdl, "ret_ifc_dmhc_evictee_mslot", this, 102u),
    INST_ret_ifc_dmhc_hash_units_0_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_0_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   83u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_0_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_0_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_0_init(simHdl,
					"ret_ifc_dmhc_hash_units_0_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_0_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_0_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_1_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   83u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_1_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_1_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_init(simHdl,
					"ret_ifc_dmhc_hash_units_1_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_1_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_2_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   83u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_2_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_2_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_init(simHdl,
					"ret_ifc_dmhc_hash_units_2_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_2_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_3_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   83u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_3_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_3_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_init(simHdl,
					"ret_ifc_dmhc_hash_units_3_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_3_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_inited(simHdl, "ret_ifc_dmhc_inited", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_ret_ifc_dmhc_is_hit_wire(simHdl, "ret_ifc_dmhc_is_hit_wire", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_abort(simHdl, "ret_ifc_dmhc_ldvn_abort", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg(simHdl,
				     "ret_ifc_dmhc_ldvn_start_reg",
				     this,
				     1u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg_1(simHdl,
				       "ret_ifc_dmhc_ldvn_start_reg_1",
				       this,
				       1u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg_2(simHdl, "ret_ifc_dmhc_ldvn_start_reg_2", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_wire(simHdl, "ret_ifc_dmhc_ldvn_start_wire", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_can_overlap(simHdl,
					     "ret_ifc_dmhc_ldvn_state_can_overlap",
					     this,
					     1u,
					     (tUInt8)1u,
					     (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_fired(simHdl,
				       "ret_ifc_dmhc_ldvn_state_fired",
				       this,
				       1u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_fired_1(simHdl,
					 "ret_ifc_dmhc_ldvn_state_fired_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_mkFSMstate(simHdl,
					    "ret_ifc_dmhc_ldvn_state_mkFSMstate",
					    this,
					    4u,
					    (tUInt8)0u,
					    (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_overlap_pw(simHdl, "ret_ifc_dmhc_ldvn_state_overlap_pw", this, 0u),
    INST_ret_ifc_dmhc_ldvn_state_set_pw(simHdl, "ret_ifc_dmhc_ldvn_state_set_pw", this, 0u),
    INST_ret_ifc_dmhc_m_table(simHdl, "ret_ifc_dmhc_m_table", this, (tUInt8)0u, 8u, 102u, 256u, 2u),
    INST_ret_ifc_dmhc_miss_service(simHdl,
				   "ret_ifc_dmhc_miss_service",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_counter(simHdl,
				    "ret_ifc_dmhc_mslot_counter",
				    this,
				    8u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_abort(simHdl,
					      "ret_ifc_dmhc_mslot_replacement_abort",
					      this,
					      1u,
					      (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg(simHdl,
						  "ret_ifc_dmhc_mslot_replacement_start_reg",
						  this,
						  1u,
						  (tUInt8)0u,
						  (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg_1(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_start_reg_1",
						    this,
						    1u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg_2(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_start_reg_2",
						    this,
						    1u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_wire(simHdl,
						   "ret_ifc_dmhc_mslot_replacement_start_wire",
						   this,
						   1u,
						   (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap(simHdl,
							  "ret_ifc_dmhc_mslot_replacement_state_can_overlap",
							  this,
							  1u,
							  (tUInt8)1u,
							  (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_fired(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_state_fired",
						    this,
						    1u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_fired_1(simHdl,
						      "ret_ifc_dmhc_mslot_replacement_state_fired_1",
						      this,
						      1u,
						      (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate(simHdl,
							 "ret_ifc_dmhc_mslot_replacement_state_mkFSMstate",
							 this,
							 4u,
							 (tUInt8)0u,
							 (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw(simHdl,
							 "ret_ifc_dmhc_mslot_replacement_state_overlap_pw",
							 this,
							 0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_set_pw(simHdl,
						     "ret_ifc_dmhc_mslot_replacement_state_set_pw",
						     this,
						     0u),
    INST_ret_ifc_dmhc_mslot_to_repair(simHdl, "ret_ifc_dmhc_mslot_to_repair", this, 102u),
    INST_ret_ifc_dmhc_new_gslots_0(simHdl, "ret_ifc_dmhc_new_gslots_0", this, 83u),
    INST_ret_ifc_dmhc_new_gslots_1(simHdl, "ret_ifc_dmhc_new_gslots_1", this, 83u),
    INST_ret_ifc_dmhc_new_gslots_2(simHdl, "ret_ifc_dmhc_new_gslots_2", this, 83u),
    INST_ret_ifc_dmhc_new_gslots_3(simHdl, "ret_ifc_dmhc_new_gslots_3", this, 83u),
    INST_ret_ifc_dmhc_new_hvals_0(simHdl, "ret_ifc_dmhc_new_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_1(simHdl, "ret_ifc_dmhc_new_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_2(simHdl, "ret_ifc_dmhc_new_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_3(simHdl, "ret_ifc_dmhc_new_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_new_mslot(simHdl, "ret_ifc_dmhc_new_mslot", this, 102u),
    INST_ret_ifc_dmhc_rec_value(simHdl, "ret_ifc_dmhc_rec_value", this, 65u, (tUInt8)0u),
    INST_ret_ifc_dmhc_repair_g_index(simHdl, "ret_ifc_dmhc_repair_g_index", this, 2u),
    INST_ret_ifc_dmhc_repair_gslot(simHdl, "ret_ifc_dmhc_repair_gslot", this, 83u),
    INST_ret_ifc_dmhc_repair_gslots_0(simHdl, "ret_ifc_dmhc_repair_gslots_0", this, 83u),
    INST_ret_ifc_dmhc_repair_gslots_1(simHdl, "ret_ifc_dmhc_repair_gslots_1", this, 83u),
    INST_ret_ifc_dmhc_repair_gslots_2(simHdl, "ret_ifc_dmhc_repair_gslots_2", this, 83u),
    INST_ret_ifc_dmhc_repair_gslots_3(simHdl, "ret_ifc_dmhc_repair_gslots_3", this, 83u),
    INST_ret_ifc_dmhc_repair_hvals_0(simHdl, "ret_ifc_dmhc_repair_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_1(simHdl, "ret_ifc_dmhc_repair_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_2(simHdl, "ret_ifc_dmhc_repair_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_3(simHdl, "ret_ifc_dmhc_repair_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_repair_mslot(simHdl, "ret_ifc_dmhc_repair_mslot", this, 102u),
    INST_ret_ifc_dmhc_stage(simHdl, "ret_ifc_dmhc_stage", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_ret_ifc_dmhc_stage1_ff(simHdl, "ret_ifc_dmhc_stage1_ff", this, 36u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_stage2_ff(simHdl, "ret_ifc_dmhc_stage2_ff", this, 36u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_victim_g_index(simHdl, "ret_ifc_dmhc_victim_g_index", this, 2u),
    INST_ret_ifc_dmhc_victim_gslot(simHdl, "ret_ifc_dmhc_victim_gslot", this, 83u),
    INST_ret_ifc_dmhc_victim_mslot(simHdl, "ret_ifc_dmhc_victim_mslot", this, 102u),
    INST_ret_ifc_dmhc_victim_mslot_addr(simHdl, "ret_ifc_dmhc_victim_mslot_addr", this, 8u),
    INST_ret_ifc_readDataFifo(simHdl, "ret_ifc_readDataFifo", this, 66u, 2u, 1u, 0u),
    INST_ret_ifc_readReqFifo(simHdl, "ret_ifc_readReqFifo", this, 36u, 2u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_ret_ifc_dmhc_victim_gslot___d739(83u),
    DEF_v___1__h97289(12297829382473034410llu),
    DEF_v__h97091(12297829382473034410llu),
    DEF_v__h96819(12297829382473034410llu),
    DEF_v__h96689(12297829382473034410llu),
    DEF_v___1__h96520(12297829382473034410llu),
    DEF_v__h96430(12297829382473034410llu),
    DEF_v___1__h85650(12297829382473034410llu),
    DEF_v__h85001(12297829382473034410llu),
    DEF_v__h84822(12297829382473034410llu),
    DEF_v__h84259(12297829382473034410llu),
    DEF_v__h83595(12297829382473034410llu),
    DEF_ret_ifc_dmhc_mslot_to_repair___d64(102u),
    DEF_ret_ifc_dmhc_new_mslot___d516(102u),
    DEF_ret_ifc_dmhc_evictee_mslot___d334(102u),
    DEF_ret_ifc_dmhc_m_table_a_read____d61(102u),
    DEF_ret_ifc_dmhc_new_gslots_3___d652(83u),
    DEF_ret_ifc_dmhc_new_gslots_2___d654(83u),
    DEF_ret_ifc_dmhc_new_gslots_1___d656(83u),
    DEF_ret_ifc_dmhc_new_gslots_0___d658(83u),
    DEF_ret_ifc_dmhc_repair_gslots_3___d204(83u),
    DEF_ret_ifc_dmhc_repair_gslots_2___d206(83u),
    DEF_ret_ifc_dmhc_repair_gslots_1___d208(83u),
    DEF_ret_ifc_dmhc_repair_gslots_0___d210(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_3___d498(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_2___d489(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_1___d480(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_0___d471(83u),
    DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201(83u),
    DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200(83u),
    DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199(83u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198(83u),
    DEF_ret_ifc_readDataFifo_first____d956(66u),
    DEF_x_wget__h2155(65u),
    DEF_x_a_read_value__h17927(65u),
    DEF__read_value__h68708(65u),
    DEF__read_value__h18834(65u),
    DEF_x_a_read_value__h30517(65u),
    DEF_x_a_read_value__h30400(65u),
    DEF_x_a_read_value__h30283(65u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770(65u),
    DEF__read_value__h80678(65u),
    DEF__read_value__h80656(65u),
    DEF__read_value__h80628(65u),
    DEF__read_value__h80600(65u),
    DEF__read_value__h30998(65u),
    DEF__read_value__h30976(65u),
    DEF__read_value__h30920(65u),
    DEF__read_value__h30948(65u),
    DEF_value__h97151(65u),
    DEF_v_snd__h97320(65u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728(83u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712(83u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724(83u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720(83u),
    DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716(83u),
    DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667(83u),
    DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666(83u),
    DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665(83u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506(83u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497(83u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488(83u),
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479(83u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276(83u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256(83u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271(83u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261(83u),
    DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266(83u),
    DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219(83u),
    DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218(83u),
    DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217(83u),
    DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948(65u),
    DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947(65u),
    DEF__theResult_____2_fst_value__h81628(65u),
    DEF__theResult_____2_fst_value__h81624(65u),
    DEF__theResult_____2_fst_value__h81592(65u),
    DEF__theResult_____2_fst_value__h81620(65u),
    DEF__theResult_____2_fst_value__h81596(65u),
    DEF__theResult_____2_fst_value__h81616(65u),
    DEF__theResult_____2_fst_value__h81600(65u),
    DEF__theResult_____2_fst_value__h31827(65u),
    DEF__theResult_____2_fst_value__h31823(65u),
    DEF__theResult_____2_fst_value__h31791(65u),
    DEF__theResult_____2_fst_value__h31819(65u),
    DEF__theResult_____2_fst_value__h31795(65u),
    DEF__theResult_____2_fst_value__h31815(65u),
    DEF__theResult_____2_fst_value__h31799(65u),
    DEF__1_CONCAT_add_entry_put___d966(102u),
    DEF_n_value__h31754(65u),
    DEF_n_value__h81551(65u),
    DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949(66u),
    DEF_re_value__h84534(65u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774(65u),
    DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772(65u),
    DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503(81u),
    DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494(81u),
    DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485(81u),
    DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476(81u),
    DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713(73u),
    DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717(73u),
    DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721(73u),
    DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725(73u),
    DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257(73u),
    DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262(73u),
    DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272(73u),
    DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267(73u),
    DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727(83u),
    DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723(83u),
    DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719(83u),
    DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487(83u),
    DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478(83u),
    DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275(83u),
    DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270(83u),
    DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260(83u),
    DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265(83u),
    DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960(65u)
{
  PORT_EN_add_entry_put = false;
  PORT_modify_entry_put.setSize(73u);
  PORT_modify_entry_put.clear();
  PORT_add_entry_put.setSize(101u);
  PORT_add_entry_put.clear();
  PORT_lookupPort_response_get.setSize(66u);
  PORT_lookupPort_response_get.clear();
  symbol_count = 175u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMatchTable_ModuleForForLoop::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_10", SYM_RULE);
  init_symbol(&symbols[1u], "__me_check_11", SYM_RULE);
  init_symbol(&symbols[2u], "__me_check_12", SYM_RULE);
  init_symbol(&symbols[3u], "__me_check_13", SYM_RULE);
  init_symbol(&symbols[4u], "__me_check_14", SYM_RULE);
  init_symbol(&symbols[5u], "__me_check_23", SYM_RULE);
  init_symbol(&symbols[6u], "__me_check_24", SYM_RULE);
  init_symbol(&symbols[7u], "__me_check_25", SYM_RULE);
  init_symbol(&symbols[8u], "__me_check_26", SYM_RULE);
  init_symbol(&symbols[9u], "__me_check_27", SYM_RULE);
  init_symbol(&symbols[10u], "__me_check_28", SYM_RULE);
  init_symbol(&symbols[11u], "__me_check_29", SYM_RULE);
  init_symbol(&symbols[12u], "__me_check_30", SYM_RULE);
  init_symbol(&symbols[13u], "__me_check_31", SYM_RULE);
  init_symbol(&symbols[14u], "__me_check_32", SYM_RULE);
  init_symbol(&symbols[15u], "__me_check_33", SYM_RULE);
  init_symbol(&symbols[16u], "__me_check_9", SYM_RULE);
  init_symbol(&symbols[17u], "_read_degree__h83470", SYM_DEF, &DEF__read_degree__h83470, 2u);
  init_symbol(&symbols[18u], "add_entry_put", SYM_PORT, &PORT_add_entry_put, 101u);
  init_symbol(&symbols[19u], "EN_add_entry_put", SYM_PORT, &PORT_EN_add_entry_put, 1u);
  init_symbol(&symbols[20u], "lookupPort_response_get", SYM_PORT, &PORT_lookupPort_response_get, 66u);
  init_symbol(&symbols[21u], "modify_entry_put", SYM_PORT, &PORT_modify_entry_put, 73u);
  init_symbol(&symbols[22u], "RL_ret_ifc_dmhc_hash_units_0_init_table", SYM_RULE);
  init_symbol(&symbols[23u], "RL_ret_ifc_dmhc_hash_units_1_init_table", SYM_RULE);
  init_symbol(&symbols[24u], "RL_ret_ifc_dmhc_hash_units_2_init_table", SYM_RULE);
  init_symbol(&symbols[25u], "RL_ret_ifc_dmhc_hash_units_3_init_table", SYM_RULE);
  init_symbol(&symbols[26u], "RL_ret_ifc_dmhc_init_tables", SYM_RULE);
  init_symbol(&symbols[27u], "RL_ret_ifc_dmhc_ldvn_action_l107c9", SYM_RULE);
  init_symbol(&symbols[28u], "RL_ret_ifc_dmhc_ldvn_action_l22c9", SYM_RULE);
  init_symbol(&symbols[29u], "RL_ret_ifc_dmhc_ldvn_action_l30c9", SYM_RULE);
  init_symbol(&symbols[30u], "RL_ret_ifc_dmhc_ldvn_action_l41c9", SYM_RULE);
  init_symbol(&symbols[31u], "RL_ret_ifc_dmhc_ldvn_action_l52c9", SYM_RULE);
  init_symbol(&symbols[32u], "RL_ret_ifc_dmhc_ldvn_action_l60c9", SYM_RULE);
  init_symbol(&symbols[33u], "RL_ret_ifc_dmhc_ldvn_action_l99c9", SYM_RULE);
  init_symbol(&symbols[34u], "RL_ret_ifc_dmhc_ldvn_fsm_start", SYM_RULE);
  init_symbol(&symbols[35u], "RL_ret_ifc_dmhc_ldvn_idle_l20c1", SYM_RULE);
  init_symbol(&symbols[36u], "RL_ret_ifc_dmhc_ldvn_restart", SYM_RULE);
  init_symbol(&symbols[37u], "RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[38u], "RL_ret_ifc_dmhc_ldvn_state_every", SYM_RULE);
  init_symbol(&symbols[39u], "RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[40u], "RL_ret_ifc_dmhc_ldvn_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[41u], "RL_ret_ifc_dmhc_lookup_gtables", SYM_RULE);
  init_symbol(&symbols[42u], "RL_ret_ifc_dmhc_lookup_mtable", SYM_RULE);
  init_symbol(&symbols[43u], "RL_ret_ifc_dmhc_mslot_replacement_action_l121c9", SYM_RULE);
  init_symbol(&symbols[44u], "RL_ret_ifc_dmhc_mslot_replacement_action_l128c9", SYM_RULE);
  init_symbol(&symbols[45u], "RL_ret_ifc_dmhc_mslot_replacement_action_l138c9", SYM_RULE);
  init_symbol(&symbols[46u], "RL_ret_ifc_dmhc_mslot_replacement_action_l149c9", SYM_RULE);
  init_symbol(&symbols[47u], "RL_ret_ifc_dmhc_mslot_replacement_action_l164c9", SYM_RULE);
  init_symbol(&symbols[48u], "RL_ret_ifc_dmhc_mslot_replacement_action_l172c9", SYM_RULE);
  init_symbol(&symbols[49u], "RL_ret_ifc_dmhc_mslot_replacement_action_l182c9", SYM_RULE);
  init_symbol(&symbols[50u], "RL_ret_ifc_dmhc_mslot_replacement_action_l192c9", SYM_RULE);
  init_symbol(&symbols[51u], "RL_ret_ifc_dmhc_mslot_replacement_action_l201c9", SYM_RULE);
  init_symbol(&symbols[52u], "RL_ret_ifc_dmhc_mslot_replacement_action_l243c9", SYM_RULE);
  init_symbol(&symbols[53u], "RL_ret_ifc_dmhc_mslot_replacement_action_l251c9", SYM_RULE);
  init_symbol(&symbols[54u], "RL_ret_ifc_dmhc_mslot_replacement_action_l258c9", SYM_RULE);
  init_symbol(&symbols[55u], "RL_ret_ifc_dmhc_mslot_replacement_fsm_start", SYM_RULE);
  init_symbol(&symbols[56u], "RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1", SYM_RULE);
  init_symbol(&symbols[57u], "RL_ret_ifc_dmhc_mslot_replacement_restart", SYM_RULE);
  init_symbol(&symbols[58u], "RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[59u], "RL_ret_ifc_dmhc_mslot_replacement_state_every", SYM_RULE);
  init_symbol(&symbols[60u], "RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[61u], "RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[62u], "RL_ret_ifc_do_delay", SYM_RULE);
  init_symbol(&symbols[63u], "RL_ret_ifc_do_read", SYM_RULE);
  init_symbol(&symbols[64u], "RL_ret_ifc_do_resp", SYM_RULE);
  init_symbol(&symbols[65u], "ret_ifc_delay2_ff", SYM_MODULE, &INST_ret_ifc_delay2_ff);
  init_symbol(&symbols[66u], "ret_ifc_delay_ff", SYM_MODULE, &INST_ret_ifc_delay_ff);
  init_symbol(&symbols[67u],
	      "ret_ifc_dmhc_evictee_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_0);
  init_symbol(&symbols[68u],
	      "ret_ifc_dmhc_evictee_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_1);
  init_symbol(&symbols[69u],
	      "ret_ifc_dmhc_evictee_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_2);
  init_symbol(&symbols[70u],
	      "ret_ifc_dmhc_evictee_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_3);
  init_symbol(&symbols[71u],
	      "ret_ifc_dmhc_evictee_hvals_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_0);
  init_symbol(&symbols[72u],
	      "ret_ifc_dmhc_evictee_hvals_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_1);
  init_symbol(&symbols[73u],
	      "ret_ifc_dmhc_evictee_hvals_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_2);
  init_symbol(&symbols[74u],
	      "ret_ifc_dmhc_evictee_hvals_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_3);
  init_symbol(&symbols[75u],
	      "ret_ifc_dmhc_evictee_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_mslot);
  init_symbol(&symbols[76u],
	      "ret_ifc_dmhc_hash_units_0_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_g_table);
  init_symbol(&symbols[77u],
	      "ret_ifc_dmhc_hash_units_0_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_gslot_counter);
  init_symbol(&symbols[78u],
	      "ret_ifc_dmhc_hash_units_0_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_init);
  init_symbol(&symbols[79u],
	      "ret_ifc_dmhc_hash_units_0_init__h386",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_hash_units_0_init__h386,
	      1u);
  init_symbol(&symbols[80u],
	      "ret_ifc_dmhc_hash_units_0_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_is_miss);
  init_symbol(&symbols[81u],
	      "ret_ifc_dmhc_hash_units_1_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_g_table);
  init_symbol(&symbols[82u],
	      "ret_ifc_dmhc_hash_units_1_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_gslot_counter);
  init_symbol(&symbols[83u],
	      "ret_ifc_dmhc_hash_units_1_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_init);
  init_symbol(&symbols[84u],
	      "ret_ifc_dmhc_hash_units_1_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_is_miss);
  init_symbol(&symbols[85u],
	      "ret_ifc_dmhc_hash_units_2_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_g_table);
  init_symbol(&symbols[86u],
	      "ret_ifc_dmhc_hash_units_2_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_gslot_counter);
  init_symbol(&symbols[87u],
	      "ret_ifc_dmhc_hash_units_2_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_init);
  init_symbol(&symbols[88u],
	      "ret_ifc_dmhc_hash_units_2_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_is_miss);
  init_symbol(&symbols[89u],
	      "ret_ifc_dmhc_hash_units_3_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_g_table);
  init_symbol(&symbols[90u],
	      "ret_ifc_dmhc_hash_units_3_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_gslot_counter);
  init_symbol(&symbols[91u],
	      "ret_ifc_dmhc_hash_units_3_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_init);
  init_symbol(&symbols[92u],
	      "ret_ifc_dmhc_hash_units_3_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_is_miss);
  init_symbol(&symbols[93u], "ret_ifc_dmhc_inited", SYM_MODULE, &INST_ret_ifc_dmhc_inited);
  init_symbol(&symbols[94u], "ret_ifc_dmhc_is_hit_wire", SYM_MODULE, &INST_ret_ifc_dmhc_is_hit_wire);
  init_symbol(&symbols[95u], "ret_ifc_dmhc_ldvn_abort", SYM_MODULE, &INST_ret_ifc_dmhc_ldvn_abort);
  init_symbol(&symbols[96u],
	      "ret_ifc_dmhc_ldvn_start_reg",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg);
  init_symbol(&symbols[97u],
	      "ret_ifc_dmhc_ldvn_start_reg_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg_1);
  init_symbol(&symbols[98u],
	      "ret_ifc_dmhc_ldvn_start_reg_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg_2);
  init_symbol(&symbols[99u],
	      "ret_ifc_dmhc_ldvn_start_wire",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_wire);
  init_symbol(&symbols[100u],
	      "ret_ifc_dmhc_ldvn_state_can_overlap",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_can_overlap);
  init_symbol(&symbols[101u],
	      "ret_ifc_dmhc_ldvn_state_fired",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_fired);
  init_symbol(&symbols[102u],
	      "ret_ifc_dmhc_ldvn_state_fired_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_fired_1);
  init_symbol(&symbols[103u],
	      "ret_ifc_dmhc_ldvn_state_mkFSMstate",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_mkFSMstate);
  init_symbol(&symbols[104u],
	      "ret_ifc_dmhc_ldvn_state_overlap_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_overlap_pw);
  init_symbol(&symbols[105u],
	      "ret_ifc_dmhc_ldvn_state_set_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_set_pw);
  init_symbol(&symbols[106u], "ret_ifc_dmhc_m_table", SYM_MODULE, &INST_ret_ifc_dmhc_m_table);
  init_symbol(&symbols[107u],
	      "ret_ifc_dmhc_miss_service",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_miss_service);
  init_symbol(&symbols[108u],
	      "ret_ifc_dmhc_miss_service__h97337",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_miss_service__h97337,
	      1u);
  init_symbol(&symbols[109u],
	      "ret_ifc_dmhc_mslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_counter);
  init_symbol(&symbols[110u],
	      "ret_ifc_dmhc_mslot_replacement_abort",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_abort);
  init_symbol(&symbols[111u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg);
  init_symbol(&symbols[112u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg_1);
  init_symbol(&symbols[113u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224,
	      1u);
  init_symbol(&symbols[114u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg_2);
  init_symbol(&symbols[115u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg__h83992",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992,
	      1u);
  init_symbol(&symbols[116u],
	      "ret_ifc_dmhc_mslot_replacement_start_wire",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_wire);
  init_symbol(&symbols[117u],
	      "ret_ifc_dmhc_mslot_replacement_state_can_overlap",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap);
  init_symbol(&symbols[118u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_fired);
  init_symbol(&symbols[119u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_fired_1);
  init_symbol(&symbols[120u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired__h53226",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226,
	      1u);
  init_symbol(&symbols[121u],
	      "ret_ifc_dmhc_mslot_replacement_state_mkFSMstate",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate);
  init_symbol(&symbols[122u],
	      "ret_ifc_dmhc_mslot_replacement_state_overlap_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw);
  init_symbol(&symbols[123u],
	      "ret_ifc_dmhc_mslot_replacement_state_set_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_set_pw);
  init_symbol(&symbols[124u],
	      "ret_ifc_dmhc_mslot_to_repair",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_to_repair);
  init_symbol(&symbols[125u],
	      "ret_ifc_dmhc_new_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_0);
  init_symbol(&symbols[126u],
	      "ret_ifc_dmhc_new_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_1);
  init_symbol(&symbols[127u],
	      "ret_ifc_dmhc_new_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_2);
  init_symbol(&symbols[128u],
	      "ret_ifc_dmhc_new_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_3);
  init_symbol(&symbols[129u], "ret_ifc_dmhc_new_hvals_0", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_0);
  init_symbol(&symbols[130u], "ret_ifc_dmhc_new_hvals_1", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_1);
  init_symbol(&symbols[131u], "ret_ifc_dmhc_new_hvals_2", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_2);
  init_symbol(&symbols[132u], "ret_ifc_dmhc_new_hvals_3", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_3);
  init_symbol(&symbols[133u], "ret_ifc_dmhc_new_mslot", SYM_MODULE, &INST_ret_ifc_dmhc_new_mslot);
  init_symbol(&symbols[134u], "ret_ifc_dmhc_rec_value", SYM_MODULE, &INST_ret_ifc_dmhc_rec_value);
  init_symbol(&symbols[135u],
	      "ret_ifc_dmhc_repair_g_index",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_g_index);
  init_symbol(&symbols[136u],
	      "ret_ifc_dmhc_repair_gslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslot);
  init_symbol(&symbols[137u],
	      "ret_ifc_dmhc_repair_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_0);
  init_symbol(&symbols[138u],
	      "ret_ifc_dmhc_repair_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_1);
  init_symbol(&symbols[139u],
	      "ret_ifc_dmhc_repair_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_2);
  init_symbol(&symbols[140u],
	      "ret_ifc_dmhc_repair_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_3);
  init_symbol(&symbols[141u],
	      "ret_ifc_dmhc_repair_hvals_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_0);
  init_symbol(&symbols[142u],
	      "ret_ifc_dmhc_repair_hvals_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_1);
  init_symbol(&symbols[143u],
	      "ret_ifc_dmhc_repair_hvals_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_2);
  init_symbol(&symbols[144u],
	      "ret_ifc_dmhc_repair_hvals_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_3);
  init_symbol(&symbols[145u],
	      "ret_ifc_dmhc_repair_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_mslot);
  init_symbol(&symbols[146u], "ret_ifc_dmhc_stage", SYM_MODULE, &INST_ret_ifc_dmhc_stage);
  init_symbol(&symbols[147u], "ret_ifc_dmhc_stage1_ff", SYM_MODULE, &INST_ret_ifc_dmhc_stage1_ff);
  init_symbol(&symbols[148u], "ret_ifc_dmhc_stage2_ff", SYM_MODULE, &INST_ret_ifc_dmhc_stage2_ff);
  init_symbol(&symbols[149u],
	      "ret_ifc_dmhc_victim_g_index",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_g_index);
  init_symbol(&symbols[150u],
	      "ret_ifc_dmhc_victim_gslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_gslot);
  init_symbol(&symbols[151u],
	      "ret_ifc_dmhc_victim_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_mslot);
  init_symbol(&symbols[152u],
	      "ret_ifc_dmhc_victim_mslot_addr",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_mslot_addr);
  init_symbol(&symbols[153u], "ret_ifc_readDataFifo", SYM_MODULE, &INST_ret_ifc_readDataFifo);
  init_symbol(&symbols[154u], "ret_ifc_readReqFifo", SYM_MODULE, &INST_ret_ifc_readReqFifo);
  init_symbol(&symbols[155u], "WILL_FIRE_add_entry_put", SYM_DEF, &DEF_WILL_FIRE_add_entry_put, 1u);
  init_symbol(&symbols[156u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9,
	      1u);
  init_symbol(&symbols[157u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9,
	      1u);
  init_symbol(&symbols[158u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9,
	      1u);
  init_symbol(&symbols[159u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9,
	      1u);
  init_symbol(&symbols[160u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9,
	      1u);
  init_symbol(&symbols[161u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9,
	      1u);
  init_symbol(&symbols[162u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9,
	      1u);
  init_symbol(&symbols[163u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9,
	      1u);
  init_symbol(&symbols[164u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,
	      1u);
  init_symbol(&symbols[165u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,
	      1u);
  init_symbol(&symbols[166u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,
	      1u);
  init_symbol(&symbols[167u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,
	      1u);
  init_symbol(&symbols[168u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,
	      1u);
  init_symbol(&symbols[169u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,
	      1u);
  init_symbol(&symbols[170u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,
	      1u);
  init_symbol(&symbols[171u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,
	      1u);
  init_symbol(&symbols[172u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,
	      1u);
  init_symbol(&symbols[173u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,
	      1u);
  init_symbol(&symbols[174u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
	      1u);
}


/* Rule actions */

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_hash_units_0_init_table()
{
  tUInt32 DEF_x__h459;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4;
  tUInt32 DEF_x__h469;
  DEF_x__h469 = INST_ret_ifc_dmhc_hash_units_0_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4 = DEF_x__h469 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5 = !DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4;
  DEF_x__h459 = 511u & (DEF_x__h469 + 1u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u, DEF_x__h469, UWide_literal_83_h0);
  if (DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4)
    INST_ret_ifc_dmhc_hash_units_0_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5)
    INST_ret_ifc_dmhc_hash_units_0_gslot_counter.METH_write(DEF_x__h459);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_hash_units_1_init_table()
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10;
  tUInt32 DEF_x__h878;
  tUInt32 DEF_x__h868;
  DEF_x__h878 = INST_ret_ifc_dmhc_hash_units_1_gslot_counter.METH_read();
  DEF_x__h868 = 511u & (DEF_x__h878 + 1u);
  DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10 = DEF_x__h878 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11 = !DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10;
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u, DEF_x__h878, UWide_literal_83_h0);
  if (DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10)
    INST_ret_ifc_dmhc_hash_units_1_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11)
    INST_ret_ifc_dmhc_hash_units_1_gslot_counter.METH_write(DEF_x__h868);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_hash_units_2_init_table()
{
  tUInt32 DEF_x__h1277;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16;
  tUInt32 DEF_x__h1287;
  DEF_x__h1287 = INST_ret_ifc_dmhc_hash_units_2_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16 = DEF_x__h1287 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17 = !DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16;
  DEF_x__h1277 = 511u & (DEF_x__h1287 + 1u);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u, DEF_x__h1287, UWide_literal_83_h0);
  if (DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16)
    INST_ret_ifc_dmhc_hash_units_2_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17)
    INST_ret_ifc_dmhc_hash_units_2_gslot_counter.METH_write(DEF_x__h1277);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_hash_units_3_init_table()
{
  tUInt32 DEF_x__h1686;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22;
  tUInt32 DEF_x__h1696;
  DEF_x__h1696 = INST_ret_ifc_dmhc_hash_units_3_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22 = DEF_x__h1696 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23 = !DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22;
  DEF_x__h1686 = 511u & (DEF_x__h1696 + 1u);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u, DEF_x__h1696, UWide_literal_83_h0);
  if (DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22)
    INST_ret_ifc_dmhc_hash_units_3_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23)
    INST_ret_ifc_dmhc_hash_units_3_gslot_counter.METH_write(DEF_x__h1686);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27;
  DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27 = INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_whas() && INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wget();
  INST_ret_ifc_dmhc_ldvn_start_reg_1.METH_write(DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_state_handle_abort()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39;
  DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39 = INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_whas() && INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wget();
  INST_ret_ifc_dmhc_ldvn_state_fired.METH_write(DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_state_every()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45;
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423;
  DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423 = INST_ret_ifc_dmhc_ldvn_state_can_overlap.METH_read();
  DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45 = INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_whas() || (!INST_ret_ifc_dmhc_ldvn_state_overlap_pw.METH_whas() && DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.METH_write(DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_restart()
{
  INST_ret_ifc_dmhc_ldvn_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_action_l22c9()
{
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_mslot_to_repair.METH_write(DEF_ret_ifc_dmhc_m_table_a_read____d61);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_action_l30c9()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_72_15_XOR_r_ETC___d121;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_3_XOR_re_ETC___d99;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_70_00_XOR_r_ETC___d106;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_XOR_r_ETC___d128;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_68_6_XOR_re_ETC___d92;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_67_9_XOR_re_ETC___d85;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_65_5_XOR_re_ETC___d71;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_08_XOR_r_ETC___d114;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_THE_ETC___d134;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66_2_THE_ETC___d132;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84_5_THE_ETC___d137;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93_7_THE_ETC___d140;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_TH_ETC___d174;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82_23_TH_ETC___d176;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91_25_TH_ETC___d179;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100_27_T_ETC___d182;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66___d72;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69___d93;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73___d122;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75___d73;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78___d94;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82___d123;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84___d75;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_87___d96;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91___d125;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93___d77;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_96___d98;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100___d127;
  tUInt32 DEF_hash_val__h20854;
  tUInt32 DEF_x__h20684;
  tUInt32 DEF_hash_val__h26902;
  tUInt32 DEF_hash_val__h23650;
  DEF_ret_ifc_dmhc_mslot_to_repair___d64 = INST_ret_ifc_dmhc_mslot_to_repair.METH_read();
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100___d127 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													       4u,
													       1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_96___d98 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
													     0u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93___d77 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     29u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91___d125 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      27u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_87___d96 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     23u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84___d75 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     20u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82___d123 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      18u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78___d94 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     14u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75___d73 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     11u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73___d122 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													      9u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69___d93 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     5u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66___d72 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
													     2u,
													     1u);
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100_27_T_ETC___d182 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100___d127 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91_25_TH_ETC___d179 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91___d125 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82_23_TH_ETC___d176 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82___d123 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_TH_ETC___d174 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73___d122 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93_7_THE_ETC___d140 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93___d77 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84_5_THE_ETC___d137 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84___d75 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66_2_THE_ETC___d132 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66___d72 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_THE_ETC___d134 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75___d73 ? 1u : 0u;
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_08_XOR_r_ETC___d114 = ((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															     7u,
															     1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							    16u,
																							    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															    25u,
																															    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							    2u,
																																							    1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_67_9_XOR_re_ETC___d85 = ((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															    3u,
															    1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							   12u,
																							   1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															   21u,
																															   1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																							   30u,
																																							   1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_65_5_XOR_re_ETC___d71 = ((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															    1u,
															    1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							   10u,
																							   1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															   19u,
																															   1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																							   28u,
																																							   1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_68_6_XOR_re_ETC___d92 = ((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															    4u,
															    1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							   13u,
																							   1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															   22u,
																															   1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																							   31u,
																																							   1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_XOR_r_ETC___d128 = ((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73___d122 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82___d123) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91___d125) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100___d127;
  DEF_hash_val__h23650 = 511u & ((((((tUInt32)(((((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69___d93 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78___d94 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_87___d96 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_96___d98 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_XOR_r_ETC___d128)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_08_XOR_r_ETC___d114)) << 3u)) | (tUInt32)(((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																																																													     4u,
																																																																													     3u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																																																																					    13u,
																																																																																					    3u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																																																																																													    22u,
																																																																																													    3u)) ^ primExtract8(3u,
																																																																																																102u,
																																																																																																DEF_ret_ifc_dmhc_mslot_to_repair___d64,
																																																																																																32u,
																																																																																																97u,
																																																																																																32u,
																																																																																																95u)));
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_70_00_XOR_r_ETC___d106 = ((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															     6u,
															     1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							    15u,
																							    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															    24u,
																															    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							    1u,
																																							    1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_3_XOR_re_ETC___d99 = ((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69___d93 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_78___d94) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_87___d96) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_96___d98;
  DEF_hash_val__h26902 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_TH_ETC___d174 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82_23_TH_ETC___d176 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91_25_TH_ETC___d179 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100_27_T_ETC___d182 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_08_XOR_r_ETC___d114)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_67_9_XOR_re_ETC___d85)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_3_XOR_re_ETC___d99)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_3_XOR_re_ETC___d99)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_67_9_XOR_re_ETC___d85)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_08_XOR_r_ETC___d114)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_65_5_XOR_re_ETC___d71)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_TH_ETC___d174)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_82_23_TH_ETC___d176))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_91_25_TH_ETC___d179))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_100_27_T_ETC___d182))));
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_72_15_XOR_r_ETC___d121 = ((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
															     8u,
															     1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																							    17u,
																							    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(2u,
																															    26u,
																															    1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(3u,
																																							    3u,
																																							    1u);
  DEF_x__h20684 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_65_5_XOR_re_ETC___d71)) << 8u) | (((tUInt32)(((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66___d72 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75___d73) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84___d75) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93___d77)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_67_9_XOR_re_ETC___d85)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_68_6_XOR_re_ETC___d92)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_3_XOR_re_ETC___d99)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_70_00_XOR_r_ETC___d106)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_08_XOR_r_ETC___d114)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_72_15_XOR_r_ETC___d121)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_73_22_XOR_r_ETC___d128));
  DEF_hash_val__h20854 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66_2_THE_ETC___d132 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_THE_ETC___d134 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84_5_THE_ETC___d137 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93_7_THE_ETC___d140 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_71_08_XOR_r_ETC___d114)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_72_15_XOR_r_ETC___d121)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_69_3_XOR_re_ETC___d99)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_70_00_XOR_r_ETC___d106)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_67_9_XOR_re_ETC___d85)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_68_6_XOR_re_ETC___d92)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_65_5_XOR_re_ETC___d71)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_66_2_THE_ETC___d132)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_75_3_THE_ETC___d134))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_84_5_THE_ETC___d137))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_93_7_THE_ETC___d140))));
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_x__h20684,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h20854,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_repair_hvals_0.METH_write(DEF_x__h20684);
  INST_ret_ifc_dmhc_repair_hvals_1.METH_write(DEF_hash_val__h20854);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h23650,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_repair_hvals_2.METH_write(DEF_hash_val__h23650);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h26902,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_repair_hvals_3.METH_write(DEF_hash_val__h26902);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_action_l41c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198);
  INST_ret_ifc_dmhc_repair_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199);
  INST_ret_ifc_dmhc_repair_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200);
  INST_ret_ifc_dmhc_repair_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_action_l52c9()
{
  tUInt8 DEF__theResult_____3_fst_degree__h31028;
  tUInt8 DEF__theResult_____3_fst_degree__h31049;
  tUInt8 DEF_x__h31080;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216;
  DEF_ret_ifc_dmhc_repair_gslots_3___d204 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d206 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d208 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d210 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF__read_degree__h31001 = DEF_ret_ifc_dmhc_repair_gslots_0___d210.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h30979 = DEF_ret_ifc_dmhc_repair_gslots_1___d208.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h30923 = DEF_ret_ifc_dmhc_repair_gslots_3___d204.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h30951 = DEF_ret_ifc_dmhc_repair_gslots_2___d206.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 = DEF__read_degree__h30979 < DEF__read_degree__h31001;
  DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217 = DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 ? DEF_ret_ifc_dmhc_repair_gslots_1___d208 : DEF_ret_ifc_dmhc_repair_gslots_0___d210;
  DEF__theResult_____3_fst_degree__h31028 = DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 ? DEF__read_degree__h30979 : DEF__read_degree__h31001;
  DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 = DEF__read_degree__h30951 < DEF__theResult_____3_fst_degree__h31028;
  DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218 = DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 ? DEF_ret_ifc_dmhc_repair_gslots_2___d206 : DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217;
  DEF__theResult_____3_fst_degree__h31049 = DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 ? DEF__read_degree__h30951 : DEF__theResult_____3_fst_degree__h31028;
  DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216 = DEF__read_degree__h30923 < DEF__theResult_____3_fst_degree__h31049;
  DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219 = DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216 ? DEF_ret_ifc_dmhc_repair_gslots_3___d204 : DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218;
  DEF_x__h31080 = DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_05_ETC___d216 ? (tUInt8)3u : (DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_07_ETC___d214 ? (tUInt8)2u : (DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_09_ETC___d212 ? (tUInt8)1u : (tUInt8)0u));
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslot.METH_write(DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219);
  INST_ret_ifc_dmhc_repair_g_index.METH_write(DEF_x__h31080);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_action_l60c9()
{
  tUInt8 DEF_n_maddr__h31755;
  tUInt8 DEF__theResult_____2_fst_maddr__h31800;
  tUInt8 DEF_mslot__h32048;
  tUInt8 DEF_mslot__h31776;
  tUInt8 DEF__theResult_____2_fst_maddr__h31816;
  tUInt8 DEF__theResult_____2_fst_maddr__h31796;
  tUInt8 DEF__theResult_____2_fst_maddr__h31820;
  tUInt8 DEF_mslot__h32173;
  tUInt8 DEF__theResult_____2_fst_maddr__h31792;
  tUInt8 DEF__theResult_____2_fst_maddr__h31824;
  tUInt8 DEF_tmp_gslot_maddr__h31788;
  tUInt8 DEF_mslot__h32298;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_25_EQ_1___d229;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_25_EQ_0___d226;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_25_EQ_2___d228;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_25_EQ_3___d227;
  tUInt8 DEF__read_mslot__h30950;
  tUInt8 DEF__read_maddr__h30949;
  tUInt8 DEF__read_mslot__h30922;
  tUInt8 DEF__read_maddr__h30921;
  tUInt8 DEF__read_mslot__h30978;
  tUInt8 DEF__read_maddr__h30977;
  tUInt8 DEF__read_mslot__h31000;
  tUInt8 DEF__read_maddr__h30999;
  tUInt8 DEF_x__h32264;
  DEF_x__h32264 = INST_ret_ifc_dmhc_repair_g_index.METH_read();
  DEF_ret_ifc_dmhc_mslot_to_repair___d64 = INST_ret_ifc_dmhc_mslot_to_repair.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_3___d204 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d206 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d208 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d210 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF_x2__h83651 = INST_ret_ifc_dmhc_victim_mslot_addr.METH_read();
  wop_primExtractWide(65u,
		      102u,
		      DEF_ret_ifc_dmhc_mslot_to_repair___d64,
		      32u,
		      64u,
		      32u,
		      0u,
		      DEF__read_value__h18834);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_0___d210,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h30998);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_1___d208,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h30976);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_3___d204,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h30920);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_2___d206,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h30948);
  DEF__read_maddr__h30999 = DEF_ret_ifc_dmhc_repair_gslots_0___d210.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h31000 = DEF_ret_ifc_dmhc_repair_gslots_0___d210.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_maddr__h30977 = DEF_ret_ifc_dmhc_repair_gslots_1___d208.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h30978 = DEF_ret_ifc_dmhc_repair_gslots_1___d208.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_maddr__h30921 = DEF_ret_ifc_dmhc_repair_gslots_3___d204.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h30922 = DEF_ret_ifc_dmhc_repair_gslots_3___d204.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_maddr__h30949 = DEF_ret_ifc_dmhc_repair_gslots_2___d206.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_mslot__h30950 = DEF_ret_ifc_dmhc_repair_gslots_2___d206.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_degree__h31001 = DEF_ret_ifc_dmhc_repair_gslots_0___d210.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h30979 = DEF_ret_ifc_dmhc_repair_gslots_1___d208.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h30923 = DEF_ret_ifc_dmhc_repair_gslots_3___d204.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h30951 = DEF_ret_ifc_dmhc_repair_gslots_2___d206.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_repair_g_index_25_EQ_3___d227 = DEF_x__h32264 == (tUInt8)3u;
  DEF_ret_ifc_dmhc_repair_g_index_25_EQ_2___d228 = DEF_x__h32264 == (tUInt8)2u;
  DEF_ret_ifc_dmhc_repair_g_index_25_EQ_0___d226 = DEF_x__h32264 == (tUInt8)0u;
  DEF_ret_ifc_dmhc_repair_g_index_25_EQ_1___d229 = DEF_x__h32264 == (tUInt8)1u;
  DEF__theResult_____2_fst_value__h31815 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_0___d226 ? UWide_literal_65_h0 : DEF__read_value__h30998;
  wop_xor(DEF__theResult_____2_fst_value__h31815,
	  DEF__read_value__h30976,
	  DEF__theResult_____2_fst_value__h31799);
  DEF__theResult_____2_fst_value__h31819 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_1___d229 ? DEF__theResult_____2_fst_value__h31815 : DEF__theResult_____2_fst_value__h31799;
  wop_xor(DEF__theResult_____2_fst_value__h31819,
	  DEF__read_value__h30948,
	  DEF__theResult_____2_fst_value__h31795);
  DEF__theResult_____2_fst_value__h31823 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_2___d228 ? DEF__theResult_____2_fst_value__h31819 : DEF__theResult_____2_fst_value__h31795;
  wop_xor(DEF__theResult_____2_fst_value__h31823,
	  DEF__read_value__h30920,
	  DEF__theResult_____2_fst_value__h31791);
  DEF__theResult_____2_fst_value__h31827 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_3___d227 ? DEF__theResult_____2_fst_value__h31823 : DEF__theResult_____2_fst_value__h31791;
  DEF_mslot__h32298 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_3___d227 ? DEF__read_mslot__h30922 : DEF_x2__h83651;
  DEF_mslot__h32173 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_2___d228 ? DEF__read_mslot__h30950 : DEF_x2__h83651;
  DEF__theResult_____2_fst_maddr__h31816 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_0___d226 ? (tUInt8)0u : DEF__read_maddr__h30999;
  DEF_mslot__h31776 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_0___d226 ? DEF__read_mslot__h31000 : DEF_x2__h83651;
  DEF_mslot__h32048 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_1___d229 ? DEF__read_mslot__h30978 : DEF_x2__h83651;
  DEF__theResult_____2_fst_maddr__h31800 = DEF__theResult_____2_fst_maddr__h31816 ^ DEF__read_maddr__h30977;
  DEF__theResult_____2_fst_maddr__h31820 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_1___d229 ? DEF__theResult_____2_fst_maddr__h31816 : DEF__theResult_____2_fst_maddr__h31800;
  DEF__theResult_____2_fst_maddr__h31796 = DEF__theResult_____2_fst_maddr__h31820 ^ DEF__read_maddr__h30949;
  DEF__theResult_____2_fst_maddr__h31824 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_2___d228 ? DEF__theResult_____2_fst_maddr__h31820 : DEF__theResult_____2_fst_maddr__h31796;
  DEF__theResult_____2_fst_maddr__h31792 = DEF__theResult_____2_fst_maddr__h31824 ^ DEF__read_maddr__h30921;
  DEF_tmp_gslot_maddr__h31788 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_3___d227 ? DEF__theResult_____2_fst_maddr__h31824 : DEF__theResult_____2_fst_maddr__h31792;
  wop_xor(DEF__theResult_____2_fst_value__h31827, DEF__read_value__h18834, DEF_n_value__h31754);
  DEF_n_maddr__h31755 = DEF_tmp_gslot_maddr__h31788 ^ DEF_x2__h83651;
  DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256.set_bits_in_word(primExtract32(19u,
											       65u,
											       DEF_n_value__h31754,
											       32u,
											       64u,
											       32u,
											       46u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   65u,
														   DEF_n_value__h31754,
														   32u,
														   45u,
														   32u,
														   14u),
												     1u).set_whole_word(((DEF_n_value__h31754.get_bits_in_word32(0u,
																				 0u,
																				 14u) << 18u) | (((tUInt32)(DEF_n_maddr__h31755)) << 10u)) | 1u,
															0u);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_0___d210,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_1___d208,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_3___d204,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_repair_gslots_2___d206,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267);
  DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h32298)) << 2u)) | (tUInt32)(DEF__read_degree__h30923),
															0u);
  DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_3___d227 ? DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256 : DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275;
  DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h32173)) << 2u)) | (tUInt32)(DEF__read_degree__h30951),
															0u);
  DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_2___d228 ? DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256 : DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270;
  DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h31776)) << 2u)) | (tUInt32)(DEF__read_degree__h31001),
															0u);
  DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_0___d226 ? DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256 : DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260;
  DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262.get_bits_in_word32(0u,
																								      0u,
																								      22u) << 10u) | (((tUInt32)(DEF_mslot__h32048)) << 2u)) | (tUInt32)(DEF__read_degree__h30979),
															0u);
  DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266 = DEF_ret_ifc_dmhc_repair_g_index_25_EQ_1___d229 ? DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256 : DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265;
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)5u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261);
  INST_ret_ifc_dmhc_repair_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266);
  INST_ret_ifc_dmhc_repair_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271);
  INST_ret_ifc_dmhc_repair_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_action_l99c9()
{
  tUInt32 DEF_gaddr__h32618;
  tUInt32 DEF_gaddr__h32709;
  tUInt32 DEF_gaddr__h32800;
  tUInt32 DEF_gaddr__h32891;
  DEF_ret_ifc_dmhc_repair_gslots_3___d204 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d206 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d208 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d210 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF_gaddr__h32891 = INST_ret_ifc_dmhc_repair_hvals_3.METH_read();
  DEF_gaddr__h32800 = INST_ret_ifc_dmhc_repair_hvals_2.METH_read();
  DEF_gaddr__h32709 = INST_ret_ifc_dmhc_repair_hvals_1.METH_read();
  DEF_gaddr__h32618 = INST_ret_ifc_dmhc_repair_hvals_0.METH_read();
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)6u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h32618,
						    DEF_ret_ifc_dmhc_repair_gslots_0___d210);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h32709,
						    DEF_ret_ifc_dmhc_repair_gslots_1___d208);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h32891,
						    DEF_ret_ifc_dmhc_repair_gslots_3___d204);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h32800,
						    DEF_ret_ifc_dmhc_repair_gslots_2___d206);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_action_l107c9()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)7u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_stage.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_idle_l20c1()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_ldvn_fsm_start()
{
  INST_ret_ifc_dmhc_ldvn_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d298;
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d298 = INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_whas() && INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wget();
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d298);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort()
{
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d310;
  DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d310 = INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_whas() && INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wget();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d310);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_state_every()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d316;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h37963;
  DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h37963 = INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d316 = INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_whas() || (!INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.METH_whas() && DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h37963);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d316);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_restart()
{
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l121c9()
{
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_mslot.METH_write(DEF_ret_ifc_dmhc_m_table_a_read____d61);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l128c9()
{
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_72_85_XOR_re_ETC___d391;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_63_XOR_re_ETC___d369;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_70_70_XOR_re_ETC___d376;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_XOR_re_ETC___d398;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_68_56_XOR_re_ETC___d362;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_67_49_XOR_re_ETC___d355;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_65_35_XOR_re_ETC___d341;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_78_XOR_re_ETC___d384;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_66_42_THE_ETC___d402;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_75_43_THE_ETC___d404;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_84_45_THE_ETC___d407;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_93_47_THE_ETC___d410;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_THE_ETC___d444;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_82_93_THE_ETC___d446;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_91_95_THE_ETC___d449;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_100_97_TH_ETC___d452;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_66___d342;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69___d363;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73___d392;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_75___d343;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_78___d364;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_82___d393;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_84___d345;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_87___d366;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_91___d395;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_93___d347;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_96___d368;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_100___d397;
  tUInt32 DEF_x__h56318;
  tUInt32 DEF_hash_val__h56486;
  tUInt32 DEF_hash_val__h62402;
  tUInt32 DEF_hash_val__h59216;
  DEF_ret_ifc_dmhc_evictee_mslot___d334 = INST_ret_ifc_dmhc_evictee_mslot.METH_read();
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_100___d397 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(3u,
													     4u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_96___d368 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(3u,
													    0u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_93___d347 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    29u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_91___d395 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    27u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_87___d366 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    23u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_84___d345 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    20u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_82___d393 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    18u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_78___d364 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    14u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_75___d343 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    11u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73___d392 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    9u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69___d363 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    5u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_66___d342 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
													    2u,
													    1u);
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_100_97_TH_ETC___d452 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_100___d397 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_91_95_THE_ETC___d449 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_91___d395 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_82_93_THE_ETC___d446 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_82___d393 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_THE_ETC___d444 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73___d392 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_93_47_THE_ETC___d410 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_93___d347 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_84_45_THE_ETC___d407 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_84___d345 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_75_43_THE_ETC___d404 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_75___d343 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_66_42_THE_ETC___d402 = DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_66___d342 ? 1u : 0u;
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_78_XOR_re_ETC___d384 = ((DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
															    7u,
															    1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																							  16u,
																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																															 25u,
																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(3u,
																																							2u,
																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_67_49_XOR_re_ETC___d355 = ((DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
															    3u,
															    1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																							  12u,
																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																															 21u,
																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																																							30u,
																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_65_35_XOR_re_ETC___d341 = ((DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
															    1u,
															    1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																							  10u,
																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																															 19u,
																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																																							28u,
																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_68_56_XOR_re_ETC___d362 = ((DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
															    4u,
															    1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																							  13u,
																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																															 22u,
																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																																							31u,
																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_XOR_re_ETC___d398 = ((DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73___d392 ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_82___d393) ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_91___d395) ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_100___d397;
  DEF_hash_val__h59216 = 511u & ((((((tUInt32)(((((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69___d363 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_78___d364 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_87___d366 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_96___d368 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_XOR_re_ETC___d398)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_78_XOR_re_ETC___d384)) << 3u)) | (tUInt32)(((DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																																																																													    4u,
																																																																													    3u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																																																																																					  13u,
																																																																																					  3u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																																																																																													 22u,
																																																																																													 3u)) ^ primExtract8(3u,
																																																																																															     102u,
																																																																																															     DEF_ret_ifc_dmhc_evictee_mslot___d334,
																																																																																															     32u,
																																																																																															     97u,
																																																																																															     32u,
																																																																																															     95u)));
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_70_70_XOR_re_ETC___d376 = ((DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
															    6u,
															    1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																							  15u,
																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																															 24u,
																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(3u,
																																							1u,
																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_63_XOR_re_ETC___d369 = ((DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69___d363 ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_78___d364) ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_87___d366) ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_96___d368;
  DEF_hash_val__h62402 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_THE_ETC___d444 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_82_93_THE_ETC___d446 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_91_95_THE_ETC___d449 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_100_97_TH_ETC___d452 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_78_XOR_re_ETC___d384)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_67_49_XOR_re_ETC___d355)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_63_XOR_re_ETC___d369)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_63_XOR_re_ETC___d369)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_67_49_XOR_re_ETC___d355)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_78_XOR_re_ETC___d384)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_65_35_XOR_re_ETC___d341)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_THE_ETC___d444)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_82_93_THE_ETC___d446))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_91_95_THE_ETC___d449))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_100_97_TH_ETC___d452))));
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_72_85_XOR_re_ETC___d391 = ((DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
															    8u,
															    1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																							  17u,
																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(2u,
																															 26u,
																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(3u,
																																							3u,
																																							1u);
  DEF_hash_val__h56486 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_66_42_THE_ETC___d402 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_75_43_THE_ETC___d404 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_84_45_THE_ETC___d407 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_93_47_THE_ETC___d410 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_78_XOR_re_ETC___d384)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_72_85_XOR_re_ETC___d391)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_63_XOR_re_ETC___d369)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_70_70_XOR_re_ETC___d376)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_67_49_XOR_re_ETC___d355)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_68_56_XOR_re_ETC___d362)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_65_35_XOR_re_ETC___d341)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_66_42_THE_ETC___d402)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_75_43_THE_ETC___d404))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_84_45_THE_ETC___d407))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_34_BIT_93_47_THE_ETC___d410))));
  DEF_x__h56318 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_65_35_XOR_re_ETC___d341)) << 8u) | (((tUInt32)(((DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_66___d342 ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_75___d343) ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_84___d345) ^ DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_93___d347)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_67_49_XOR_re_ETC___d355)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_68_56_XOR_re_ETC___d362)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_69_63_XOR_re_ETC___d369)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_70_70_XOR_re_ETC___d376)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_71_78_XOR_re_ETC___d384)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_72_85_XOR_re_ETC___d391)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_73_92_XOR_re_ETC___d398));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_x__h56318,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h56486,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_evictee_hvals_0.METH_write(DEF_x__h56318);
  INST_ret_ifc_dmhc_evictee_hvals_1.METH_write(DEF_hash_val__h56486);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h59216,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_evictee_hvals_2.METH_write(DEF_hash_val__h59216);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h62402,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_evictee_hvals_3.METH_write(DEF_hash_val__h62402);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l138c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198);
  INST_ret_ifc_dmhc_evictee_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199);
  INST_ret_ifc_dmhc_evictee_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200);
  INST_ret_ifc_dmhc_evictee_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l149c9()
{
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_101___d470;
  tUInt8 DEF_x_degree__h66766;
  tUInt8 DEF_x_degree__h66467;
  tUInt8 DEF_x_degree__h67065;
  tUInt8 DEF_x_degree__h67364;
  tUInt8 DEF__read_degree__h66303;
  tUInt8 DEF__read_degree__h66602;
  tUInt8 DEF__read_degree__h66901;
  tUInt8 DEF__read_degree__h67200;
  DEF_ret_ifc_dmhc_evictee_mslot___d334 = INST_ret_ifc_dmhc_evictee_mslot.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_3___d498 = INST_ret_ifc_dmhc_evictee_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_2___d489 = INST_ret_ifc_dmhc_evictee_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_1___d480 = INST_ret_ifc_dmhc_evictee_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_0___d471 = INST_ret_ifc_dmhc_evictee_gslots_0.METH_read();
  DEF__read_degree__h67200 = DEF_ret_ifc_dmhc_evictee_gslots_3___d498.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h66901 = DEF_ret_ifc_dmhc_evictee_gslots_2___d489.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h66602 = DEF_ret_ifc_dmhc_evictee_gslots_1___d480.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h66303 = DEF_ret_ifc_dmhc_evictee_gslots_0___d471.get_bits_in_word8(0u, 0u, 2u);
  DEF_x_degree__h67364 = (tUInt8)3u & (DEF__read_degree__h67200 - (tUInt8)1u);
  DEF_x_degree__h67065 = (tUInt8)3u & (DEF__read_degree__h66901 - (tUInt8)1u);
  DEF_x_degree__h66467 = (tUInt8)3u & (DEF__read_degree__h66303 - (tUInt8)1u);
  DEF_x_degree__h66766 = (tUInt8)3u & (DEF__read_degree__h66602 - (tUInt8)1u);
  wop_primExtractWide(81u,
		      83u,
		      DEF_ret_ifc_dmhc_evictee_gslots_3___d498,
		      32u,
		      82u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503);
  wop_primExtractWide(81u,
		      83u,
		      DEF_ret_ifc_dmhc_evictee_gslots_2___d489,
		      32u,
		      82u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494);
  wop_primExtractWide(81u,
		      83u,
		      DEF_ret_ifc_dmhc_evictee_gslots_1___d480,
		      32u,
		      82u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485);
  wop_primExtractWide(81u,
		      83u,
		      DEF_ret_ifc_dmhc_evictee_gslots_0___d471,
		      32u,
		      82u,
		      32u,
		      2u,
		      DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476);
  DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_101___d470 = DEF_ret_ifc_dmhc_evictee_mslot___d334.get_bits_in_word8(3u,
													     5u,
													     1u);
  DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h67065),
															0u);
  switch (DEF__read_degree__h66901) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497 = UWide_literal_83_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497 = DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496;
  }
  DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h67364),
															0u);
  switch (DEF__read_degree__h67200) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506 = UWide_literal_83_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506 = DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505;
  }
  DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h66766),
															0u);
  switch (DEF__read_degree__h66602) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488 = UWide_literal_83_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488 = DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487;
  }
  DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478.set_bits_in_word(primExtract32(19u,
											       81u,
											       DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476,
											       32u,
											       80u,
											       32u,
											       62u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   81u,
														   DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476,
														   32u,
														   61u,
														   32u,
														   30u),
												     1u).set_whole_word((DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476.get_bits_in_word32(0u,
																								     0u,
																								     30u) << 2u) | (tUInt32)(DEF_x_degree__h66467),
															0u);
  switch (DEF__read_degree__h66303) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479 = UWide_literal_83_h0;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479 = DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478;
  }
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  if (DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_101___d470)
    INST_ret_ifc_dmhc_evictee_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479);
  if (DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_101___d470)
    INST_ret_ifc_dmhc_evictee_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488);
  if (DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_101___d470)
    INST_ret_ifc_dmhc_evictee_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497);
  if (DEF_ret_ifc_dmhc_evictee_mslot_34_BIT_101___d470)
    INST_ret_ifc_dmhc_evictee_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l164c9()
{
  tUInt32 DEF_gaddr__h67746;
  tUInt32 DEF_gaddr__h67837;
  tUInt32 DEF_gaddr__h67928;
  tUInt32 DEF_gaddr__h68019;
  DEF_ret_ifc_dmhc_evictee_gslots_3___d498 = INST_ret_ifc_dmhc_evictee_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_2___d489 = INST_ret_ifc_dmhc_evictee_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_1___d480 = INST_ret_ifc_dmhc_evictee_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_0___d471 = INST_ret_ifc_dmhc_evictee_gslots_0.METH_read();
  DEF_gaddr__h68019 = INST_ret_ifc_dmhc_evictee_hvals_3.METH_read();
  DEF_gaddr__h67928 = INST_ret_ifc_dmhc_evictee_hvals_2.METH_read();
  DEF_gaddr__h67837 = INST_ret_ifc_dmhc_evictee_hvals_1.METH_read();
  DEF_gaddr__h67746 = INST_ret_ifc_dmhc_evictee_hvals_0.METH_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)5u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h67746,
						    DEF_ret_ifc_dmhc_evictee_gslots_0___d471);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h67837,
						    DEF_ret_ifc_dmhc_evictee_gslots_1___d480);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h68019,
						    DEF_ret_ifc_dmhc_evictee_gslots_3___d498);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h67928,
						    DEF_ret_ifc_dmhc_evictee_gslots_2___d489);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l172c9()
{
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_72_67_XOR_ret_if_ETC___d573;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_69_45_XOR_ret_if_ETC___d551;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_70_52_XOR_ret_if_ETC___d558;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_XOR_ret_if_ETC___d580;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_68_38_XOR_ret_if_ETC___d544;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_67_31_XOR_ret_if_ETC___d537;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_65_17_XOR_ret_if_ETC___d523;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_71_60_XOR_ret_if_ETC___d566;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_66_24_THEN_1__ETC___d584;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_75_25_THEN_1__ETC___d586;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_84_27_THEN_1__ETC___d589;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_93_29_THEN_1__ETC___d592;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_THEN_1__ETC___d626;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_82_75_THEN_1__ETC___d628;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_91_77_THEN_1__ETC___d631;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_100_79_THEN_1_ETC___d634;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_66___d524;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_69___d545;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_73___d574;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_75___d525;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_78___d546;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_82___d575;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_84___d527;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_87___d548;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_91___d577;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_93___d529;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_96___d550;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_16_BIT_100___d579;
  tUInt32 DEF_x__h70558;
  tUInt32 DEF_hash_val__h70726;
  tUInt32 DEF_hash_val__h76642;
  tUInt32 DEF_hash_val__h73456;
  DEF_ret_ifc_dmhc_new_mslot___d516 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_100___d579 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(3u,
												     4u,
												     1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_96___d550 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(3u,
												    0u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_93___d529 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    29u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_91___d577 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    27u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_87___d548 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    23u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_84___d527 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    20u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_82___d575 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    18u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_78___d546 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    14u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_75___d525 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    11u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_73___d574 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    9u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_69___d545 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    5u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_66___d524 = DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
												    2u,
												    1u);
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_100_79_THEN_1_ETC___d634 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_100___d579 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_91_77_THEN_1__ETC___d631 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_91___d577 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_82_75_THEN_1__ETC___d628 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_82___d575 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_THEN_1__ETC___d626 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_73___d574 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_93_29_THEN_1__ETC___d592 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_93___d529 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_84_27_THEN_1__ETC___d589 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_84___d527 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_75_25_THEN_1__ETC___d586 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_75___d525 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_66_24_THEN_1__ETC___d584 = DEF_ret_ifc_dmhc_new_mslot_16_BIT_66___d524 ? 1u : 0u;
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_71_60_XOR_ret_if_ETC___d566 = ((DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
															7u,
															1u) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																						  16u,
																						  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																													     25u,
																													     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(3u,
																																					2u,
																																					1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_67_31_XOR_ret_if_ETC___d537 = ((DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
															3u,
															1u) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																						  12u,
																						  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																													     21u,
																													     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																																					30u,
																																					1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_65_17_XOR_ret_if_ETC___d523 = ((DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
															1u,
															1u) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																						  10u,
																						  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																													     19u,
																													     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																																					28u,
																																					1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_68_38_XOR_ret_if_ETC___d544 = ((DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
															4u,
															1u) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																						  13u,
																						  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																													     22u,
																													     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																																					31u,
																																					1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_XOR_ret_if_ETC___d580 = ((DEF_ret_ifc_dmhc_new_mslot_16_BIT_73___d574 ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_82___d575) ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_91___d577) ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_100___d579;
  DEF_hash_val__h73456 = 511u & ((((((tUInt32)(((((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_16_BIT_69___d545 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_16_BIT_78___d546 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_16_BIT_87___d548 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_16_BIT_96___d550 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_XOR_ret_if_ETC___d580)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_71_60_XOR_ret_if_ETC___d566)) << 3u)) | (tUInt32)(((DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																																																																											4u,
																																																																											3u) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																																																																																		  13u,
																																																																																		  3u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																																																																																									     22u,
																																																																																									     3u)) ^ primExtract8(3u,
																																																																																												 102u,
																																																																																												 DEF_ret_ifc_dmhc_new_mslot___d516,
																																																																																												 32u,
																																																																																												 97u,
																																																																																												 32u,
																																																																																												 95u)));
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_70_52_XOR_ret_if_ETC___d558 = ((DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
															6u,
															1u) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																						  15u,
																						  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																													     24u,
																													     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(3u,
																																					1u,
																																					1u);
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_69_45_XOR_ret_if_ETC___d551 = ((DEF_ret_ifc_dmhc_new_mslot_16_BIT_69___d545 ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_78___d546) ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_87___d548) ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_96___d550;
  DEF_hash_val__h76642 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_THEN_1__ETC___d626 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_82_75_THEN_1__ETC___d628 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_91_77_THEN_1__ETC___d631 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_100_79_THEN_1_ETC___d634 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_71_60_XOR_ret_if_ETC___d566)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_67_31_XOR_ret_if_ETC___d537)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_69_45_XOR_ret_if_ETC___d551)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_69_45_XOR_ret_if_ETC___d551)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_67_31_XOR_ret_if_ETC___d537)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_71_60_XOR_ret_if_ETC___d566)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_65_17_XOR_ret_if_ETC___d523)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_THEN_1__ETC___d626)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_82_75_THEN_1__ETC___d628))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_91_77_THEN_1__ETC___d631))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_100_79_THEN_1_ETC___d634))));
  DEF_ret_ifc_dmhc_new_mslot_16_BIT_72_67_XOR_ret_if_ETC___d573 = ((DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
															8u,
															1u) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																						  17u,
																						  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(2u,
																													     26u,
																													     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d516.get_bits_in_word8(3u,
																																					3u,
																																					1u);
  DEF_hash_val__h70726 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_66_24_THEN_1__ETC___d584 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_75_25_THEN_1__ETC___d586 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_84_27_THEN_1__ETC___d589 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_93_29_THEN_1__ETC___d592 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_71_60_XOR_ret_if_ETC___d566)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_72_67_XOR_ret_if_ETC___d573)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_69_45_XOR_ret_if_ETC___d551)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_70_52_XOR_ret_if_ETC___d558)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_67_31_XOR_ret_if_ETC___d537)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_68_38_XOR_ret_if_ETC___d544)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_65_17_XOR_ret_if_ETC___d523)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_66_24_THEN_1__ETC___d584)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_75_25_THEN_1__ETC___d586))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_84_27_THEN_1__ETC___d589))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_16_BIT_93_29_THEN_1__ETC___d592))));
  DEF_x__h70558 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_65_17_XOR_ret_if_ETC___d523)) << 8u) | (((tUInt32)(((DEF_ret_ifc_dmhc_new_mslot_16_BIT_66___d524 ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_75___d525) ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_84___d527) ^ DEF_ret_ifc_dmhc_new_mslot_16_BIT_93___d529)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_67_31_XOR_ret_if_ETC___d537)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_68_38_XOR_ret_if_ETC___d544)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_69_45_XOR_ret_if_ETC___d551)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_70_52_XOR_ret_if_ETC___d558)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_71_60_XOR_ret_if_ETC___d566)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_72_67_XOR_ret_if_ETC___d573)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_new_mslot_16_BIT_73_74_XOR_ret_if_ETC___d580));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)6u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_x__h70558,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h70726,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_new_hvals_0.METH_write(DEF_x__h70558);
  INST_ret_ifc_dmhc_new_hvals_1.METH_write(DEF_hash_val__h70726);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h73456,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_new_hvals_2.METH_write(DEF_hash_val__h73456);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h76642,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_new_hvals_3.METH_write(DEF_hash_val__h76642);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l182c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)7u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198);
  INST_ret_ifc_dmhc_new_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199);
  INST_ret_ifc_dmhc_new_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200);
  INST_ret_ifc_dmhc_new_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l192c9()
{
  tUInt8 DEF__theResult_____3_fst_degree__h80708;
  tUInt8 DEF__theResult_____3_fst_degree__h80729;
  tUInt8 DEF_x__h80772;
  tUInt8 DEF__theResult_____3_fst_mslot__h80707;
  tUInt8 DEF__theResult_____3_fst_mslot__h80728;
  tUInt8 DEF_x__h80786;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664;
  tUInt8 DEF__read_mslot__h80602;
  tUInt8 DEF__read_mslot__h80630;
  tUInt8 DEF__read_mslot__h80658;
  tUInt8 DEF__read_mslot__h80680;
  DEF_ret_ifc_dmhc_new_gslots_3___d652 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d654 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d656 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d658 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  DEF__read_mslot__h80680 = DEF_ret_ifc_dmhc_new_gslots_0___d658.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_mslot__h80658 = DEF_ret_ifc_dmhc_new_gslots_1___d656.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_mslot__h80630 = DEF_ret_ifc_dmhc_new_gslots_2___d654.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_mslot__h80602 = DEF_ret_ifc_dmhc_new_gslots_3___d652.get_bits_in_word8(0u, 2u, 8u);
  DEF__read_degree__h80681 = DEF_ret_ifc_dmhc_new_gslots_0___d658.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h80659 = DEF_ret_ifc_dmhc_new_gslots_1___d656.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h80631 = DEF_ret_ifc_dmhc_new_gslots_2___d654.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h80603 = DEF_ret_ifc_dmhc_new_gslots_3___d652.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 = DEF__read_degree__h80659 < DEF__read_degree__h80681;
  DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665 = DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ? DEF_ret_ifc_dmhc_new_gslots_1___d656 : DEF_ret_ifc_dmhc_new_gslots_0___d658;
  DEF__theResult_____3_fst_mslot__h80707 = DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ? DEF__read_mslot__h80658 : DEF__read_mslot__h80680;
  DEF__theResult_____3_fst_degree__h80708 = DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ? DEF__read_degree__h80659 : DEF__read_degree__h80681;
  DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 = DEF__read_degree__h80631 < DEF__theResult_____3_fst_degree__h80708;
  DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666 = DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ? DEF_ret_ifc_dmhc_new_gslots_2___d654 : DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665;
  DEF__theResult_____3_fst_mslot__h80728 = DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ? DEF__read_mslot__h80630 : DEF__theResult_____3_fst_mslot__h80707;
  DEF__theResult_____3_fst_degree__h80729 = DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ? DEF__read_degree__h80631 : DEF__theResult_____3_fst_degree__h80708;
  DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 = DEF__read_degree__h80603 < DEF__theResult_____3_fst_degree__h80729;
  DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667 = DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 ? DEF_ret_ifc_dmhc_new_gslots_3___d652 : DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666;
  DEF_x__h80786 = DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 ? DEF__read_mslot__h80602 : DEF__theResult_____3_fst_mslot__h80728;
  DEF_x__h80772 = DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_UL_ETC___d664 ? (tUInt8)3u : (DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_UL_ETC___d662 ? (tUInt8)2u : (DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_UL_ETC___d660 ? (tUInt8)1u : (tUInt8)0u));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)8u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_victim_gslot.METH_write(DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667);
  INST_ret_ifc_dmhc_victim_mslot_addr.METH_write(DEF_x__h80786);
  INST_ret_ifc_dmhc_victim_g_index.METH_write(DEF_x__h80772);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l201c9()
{
  tUInt8 DEF_n_maddr__h81552;
  tUInt8 DEF_n_degree__h81561;
  tUInt8 DEF_n_degree__h81858;
  tUInt8 DEF_n_degree__h82006;
  tUInt8 DEF_n_degree__h82154;
  tUInt8 DEF__theResult_____2_fst_maddr__h81601;
  tUInt8 DEF__theResult_____2_fst_maddr__h81617;
  tUInt8 DEF__theResult_____2_fst_maddr__h81597;
  tUInt8 DEF__theResult_____2_fst_maddr__h81621;
  tUInt8 DEF__theResult_____2_fst_maddr__h81593;
  tUInt8 DEF__theResult_____2_fst_maddr__h81625;
  tUInt8 DEF_tmp_gslot_maddr__h81589;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_80_EQ_0___d681;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_80_EQ_1___d684;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_80_EQ_2___d683;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_80_EQ_3___d682;
  tUInt8 DEF__read_maddr__h80601;
  tUInt8 DEF__read_maddr__h80629;
  tUInt8 DEF__read_maddr__h80657;
  tUInt8 DEF__read_maddr__h80679;
  tUInt8 DEF_x__h82132;
  DEF_x2__h97421 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_x__h82132 = INST_ret_ifc_dmhc_victim_g_index.METH_read();
  DEF_ret_ifc_dmhc_new_mslot___d516 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_3___d652 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d654 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d656 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d658 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  wop_primExtractWide(65u,
		      102u,
		      DEF_ret_ifc_dmhc_new_mslot___d516,
		      32u,
		      64u,
		      32u,
		      0u,
		      DEF__read_value__h68708);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_0___d658,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h80678);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_1___d656,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h80656);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_2___d654,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h80628);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_3___d652,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF__read_value__h80600);
  DEF__read_maddr__h80679 = DEF_ret_ifc_dmhc_new_gslots_0___d658.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_maddr__h80657 = DEF_ret_ifc_dmhc_new_gslots_1___d656.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_maddr__h80629 = DEF_ret_ifc_dmhc_new_gslots_2___d654.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_maddr__h80601 = DEF_ret_ifc_dmhc_new_gslots_3___d652.get_bits_in_word8(0u, 10u, 8u);
  DEF__read_degree__h80681 = DEF_ret_ifc_dmhc_new_gslots_0___d658.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h80659 = DEF_ret_ifc_dmhc_new_gslots_1___d656.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h80631 = DEF_ret_ifc_dmhc_new_gslots_2___d654.get_bits_in_word8(0u, 0u, 2u);
  DEF__read_degree__h80603 = DEF_ret_ifc_dmhc_new_gslots_3___d652.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_victim_g_index_80_EQ_3___d682 = DEF_x__h82132 == (tUInt8)3u;
  DEF_ret_ifc_dmhc_victim_g_index_80_EQ_2___d683 = DEF_x__h82132 == (tUInt8)2u;
  DEF_ret_ifc_dmhc_victim_g_index_80_EQ_1___d684 = DEF_x__h82132 == (tUInt8)1u;
  DEF_ret_ifc_dmhc_victim_g_index_80_EQ_0___d681 = DEF_x__h82132 == (tUInt8)0u;
  DEF__theResult_____2_fst_value__h81616 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_0___d681 ? UWide_literal_65_h0 : DEF__read_value__h80678;
  wop_xor(DEF__theResult_____2_fst_value__h81616,
	  DEF__read_value__h80656,
	  DEF__theResult_____2_fst_value__h81600);
  DEF__theResult_____2_fst_value__h81620 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_1___d684 ? DEF__theResult_____2_fst_value__h81616 : DEF__theResult_____2_fst_value__h81600;
  wop_xor(DEF__theResult_____2_fst_value__h81620,
	  DEF__read_value__h80628,
	  DEF__theResult_____2_fst_value__h81596);
  DEF__theResult_____2_fst_value__h81624 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_2___d683 ? DEF__theResult_____2_fst_value__h81620 : DEF__theResult_____2_fst_value__h81596;
  wop_xor(DEF__theResult_____2_fst_value__h81624,
	  DEF__read_value__h80600,
	  DEF__theResult_____2_fst_value__h81592);
  DEF__theResult_____2_fst_value__h81628 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_3___d682 ? DEF__theResult_____2_fst_value__h81624 : DEF__theResult_____2_fst_value__h81592;
  DEF__theResult_____2_fst_maddr__h81617 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_0___d681 ? (tUInt8)0u : DEF__read_maddr__h80679;
  DEF__theResult_____2_fst_maddr__h81601 = DEF__theResult_____2_fst_maddr__h81617 ^ DEF__read_maddr__h80657;
  DEF__theResult_____2_fst_maddr__h81621 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_1___d684 ? DEF__theResult_____2_fst_maddr__h81617 : DEF__theResult_____2_fst_maddr__h81601;
  DEF__theResult_____2_fst_maddr__h81597 = DEF__theResult_____2_fst_maddr__h81621 ^ DEF__read_maddr__h80629;
  DEF__theResult_____2_fst_maddr__h81625 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_2___d683 ? DEF__theResult_____2_fst_maddr__h81621 : DEF__theResult_____2_fst_maddr__h81597;
  DEF__theResult_____2_fst_maddr__h81593 = DEF__theResult_____2_fst_maddr__h81625 ^ DEF__read_maddr__h80601;
  DEF_tmp_gslot_maddr__h81589 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_3___d682 ? DEF__theResult_____2_fst_maddr__h81625 : DEF__theResult_____2_fst_maddr__h81593;
  DEF_n_degree__h82154 = (tUInt8)3u & (DEF__read_degree__h80603 + (tUInt8)1u);
  DEF_n_degree__h82006 = (tUInt8)3u & (DEF__read_degree__h80631 + (tUInt8)1u);
  DEF_n_degree__h81858 = (tUInt8)3u & (DEF__read_degree__h80659 + (tUInt8)1u);
  DEF_n_degree__h81561 = (tUInt8)3u & (DEF__read_degree__h80681 + (tUInt8)1u);
  wop_xor(DEF__theResult_____2_fst_value__h81628, DEF__read_value__h68708, DEF_n_value__h81551);
  DEF_n_maddr__h81552 = DEF_tmp_gslot_maddr__h81589 ^ DEF_x2__h97421;
  DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712.set_bits_in_word(primExtract32(19u,
											       65u,
											       DEF_n_value__h81551,
											       32u,
											       64u,
											       32u,
											       46u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   65u,
														   DEF_n_value__h81551,
														   32u,
														   45u,
														   32u,
														   14u),
												     1u).set_whole_word((((DEF_n_value__h81551.get_bits_in_word32(0u,
																				  0u,
																				  14u) << 18u) | (((tUInt32)(DEF_n_maddr__h81552)) << 10u)) | (((tUInt32)(DEF_x2__h97421)) << 2u)) | (tUInt32)((tUInt8)1u),
															0u);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_0___d658,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_1___d656,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_2___d654,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721);
  wop_primExtractWide(73u,
		      83u,
		      DEF_ret_ifc_dmhc_new_gslots_3___d652,
		      32u,
		      82u,
		      32u,
		      10u,
		      DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725);
  DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h97421)) << 2u)) | (tUInt32)(DEF_n_degree__h82154),
															0u);
  DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_3___d682 ? DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712 : DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727;
  DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h97421)) << 2u)) | (tUInt32)(DEF_n_degree__h82006),
															0u);
  DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_2___d683 ? DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712 : DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723;
  DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h97421)) << 2u)) | (tUInt32)(DEF_n_degree__h81858),
															0u);
  DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_1___d684 ? DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712 : DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719;
  DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715.set_bits_in_word(primExtract32(19u,
											       73u,
											       DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713,
											       32u,
											       72u,
											       32u,
											       54u),
										 2u,
										 0u,
										 19u).set_whole_word(primExtract32(32u,
														   73u,
														   DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713,
														   32u,
														   53u,
														   32u,
														   22u),
												     1u).set_whole_word(((DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713.get_bits_in_word32(0u,
																								   0u,
																								   22u) << 10u) | (((tUInt32)(DEF_x2__h97421)) << 2u)) | (tUInt32)(DEF_n_degree__h81561),
															0u);
  DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716 = DEF_ret_ifc_dmhc_victim_g_index_80_EQ_0___d681 ? DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712 : DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715;
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)9u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716);
  INST_ret_ifc_dmhc_new_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720);
  INST_ret_ifc_dmhc_new_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724);
  INST_ret_ifc_dmhc_new_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l243c9()
{
  tUInt32 DEF_gaddr__h82541;
  tUInt32 DEF_gaddr__h82632;
  tUInt32 DEF_gaddr__h82723;
  tUInt32 DEF_gaddr__h82814;
  DEF_ret_ifc_dmhc_new_gslots_3___d652 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d654 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d656 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d658 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  DEF_gaddr__h82814 = INST_ret_ifc_dmhc_new_hvals_3.METH_read();
  DEF_gaddr__h82723 = INST_ret_ifc_dmhc_new_hvals_2.METH_read();
  DEF_gaddr__h82632 = INST_ret_ifc_dmhc_new_hvals_1.METH_read();
  DEF_gaddr__h82541 = INST_ret_ifc_dmhc_new_hvals_0.METH_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)10u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h82541,
						    DEF_ret_ifc_dmhc_new_gslots_0___d658);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h82632,
						    DEF_ret_ifc_dmhc_new_gslots_1___d656);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h82814,
						    DEF_ret_ifc_dmhc_new_gslots_3___d652);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h82723,
						    DEF_ret_ifc_dmhc_new_gslots_2___d654);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l251c9()
{
  DEF_x2__h97421 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_new_mslot___d516 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_x__h83187 = (tUInt8)255u & (DEF_x2__h97421 + (tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)11u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)1u, DEF_x2__h97421, DEF_ret_ifc_dmhc_new_mslot___d516);
  INST_ret_ifc_dmhc_mslot_counter.METH_write(DEF_x__h83187);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_action_l258c9()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_09_MINUS_1___d749;
  tUInt8 DEF_NOT_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_4_ETC___d750;
  DEF_x2__h97421 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_victim_gslot___d739 = INST_ret_ifc_dmhc_victim_gslot.METH_read();
  DEF_x2__h83651 = INST_ret_ifc_dmhc_victim_mslot_addr.METH_read();
  DEF__read_degree__h83470 = DEF_ret_ifc_dmhc_victim_gslot___d739.get_bits_in_word8(0u, 0u, 2u);
  DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741 = DEF__read_degree__h83470 == (tUInt8)0u;
  DEF_NOT_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_4_ETC___d750 = !DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741;
  DEF_ret_ifc_dmhc_mslot_counter_09_MINUS_1___d749 = (tUInt8)255u & (DEF_x2__h97421 - (tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)12u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  if (DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741)
    INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  if (DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741)
    INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
  if (DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741)
    INST_ret_ifc_dmhc_stage.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741)
      DEF_v__h83595 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741)
      dollar_display(sim_hdl,
		     this,
		     "s,64,8",
		     &__str_literal_1,
		     DEF_v__h83595,
		     DEF_ret_ifc_dmhc_mslot_counter_09_MINUS_1___d749);
  if (DEF_NOT_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_4_ETC___d750)
    INST_ret_ifc_dmhc_m_table.METH_a_put((tUInt8)0u,
					 DEF_x2__h83651,
					 UWide_literal_102_h2aaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_NOT_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_4_ETC___d750)
    INST_ret_ifc_dmhc_ldvn_start_reg.METH_write((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1()
{
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_mslot_replacement_fsm_start()
{
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_init_tables()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_AND_re_ETC___d764;
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255___d760;
  tUInt8 DEF_IF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_THE_ETC___d763;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d762;
  DEF_ret_ifc_dmhc_hash_units_0_init__h386 = INST_ret_ifc_dmhc_hash_units_0_init.METH_read();
  DEF_x2__h97421 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255___d760 = DEF_x2__h97421 == (tUInt8)255u;
  DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d762 = DEF_ret_ifc_dmhc_hash_units_0_init__h386 || !DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255___d760;
  DEF_x__h83187 = (tUInt8)255u & (DEF_x2__h97421 + (tUInt8)1u);
  DEF_IF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_THE_ETC___d763 = DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255___d760 ? (tUInt8)0u : DEF_x__h83187;
  DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_AND_re_ETC___d764 = DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255___d760 && DEF_ret_ifc_dmhc_hash_units_0_init__h386;
  if (DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d762)
    INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)1u, DEF_x2__h97421, UWide_literal_102_h0);
  if (DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d762)
    INST_ret_ifc_dmhc_mslot_counter.METH_write(DEF_IF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_THE_ETC___d763);
  if (DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_AND_re_ETC___d764)
    INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_AND_re_ETC___d764)
      DEF_v__h84259 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_mslot_counter_09_EQ_255_60_AND_re_ETC___d764)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF_v__h84259);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_lookup_gtables()
{
  tUInt8 DEF_re_maddr__h84533;
  tUInt8 DEF_x_a_read_maddr__h30284;
  tUInt8 DEF_x_a_read_maddr__h30401;
  tUInt8 DEF_x_a_read_maddr__h30518;
  tUInt64 DEF_v__h84288;
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_v__h84288 = INST_ret_ifc_dmhc_stage1_ff.METH_first();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF_x_a_read_value__h30517);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF_x_a_read_value__h30400);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF_x_a_read_value__h30283);
  DEF_x_a_read_maddr__h30518 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201.get_bits_in_word8(0u,
												      10u,
												      8u);
  wop_primExtractWide(65u,
		      83u,
		      DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198,
		      32u,
		      82u,
		      32u,
		      18u,
		      DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770);
  DEF_x_a_read_maddr__h30401 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200.get_bits_in_word8(0u,
												      10u,
												      8u);
  DEF_x_a_read_maddr__h30284 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199.get_bits_in_word8(0u,
												      10u,
												      8u);
  wop_xor(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770,
	  DEF_x_a_read_value__h30283,
	  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772);
  wop_xor(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772,
	  DEF_x_a_read_value__h30400,
	  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774);
  wop_xor(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774,
	  DEF_x_a_read_value__h30517,
	  DEF_re_value__h84534);
  DEF_re_maddr__h84533 = ((DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198.get_bits_in_word8(0u,
												  10u,
												  8u) ^ DEF_x_a_read_maddr__h30284) ^ DEF_x_a_read_maddr__h30401) ^ DEF_x_a_read_maddr__h30518;
  INST_ret_ifc_dmhc_stage1_ff.METH_deq();
  INST_ret_ifc_dmhc_rec_value.METH_wset(DEF_re_value__h84534);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h84822 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,8,65p",
		   &__str_literal_3,
		   DEF_v__h84822,
		   DEF_re_maddr__h84533,
		   &DEF_re_value__h84534);
  INST_ret_ifc_dmhc_m_table.METH_a_put((tUInt8)0u,
				       DEF_re_maddr__h84533,
				       UWide_literal_102_h2aaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_stage2_ff.METH_enq(DEF_v__h84288);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_dmhc_lookup_mtable()
{
  tUInt8 DEF_ret_ifc_dmhc_stage2_ff_first__91_EQ_ret_ifc_dm_ETC___d792;
  tUInt64 DEF_x_a_read_key__h17926;
  tUInt64 DEF_v__h84943;
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  DEF_v__h84943 = INST_ret_ifc_dmhc_stage2_ff.METH_first();
  wop_primExtractWide(65u,
		      102u,
		      DEF_ret_ifc_dmhc_m_table_a_read____d61,
		      32u,
		      64u,
		      32u,
		      0u,
		      DEF_x_a_read_value__h17927);
  DEF_x_a_read_key__h17926 = primExtract64(36u,
					   102u,
					   DEF_ret_ifc_dmhc_m_table_a_read____d61,
					   32u,
					   100u,
					   32u,
					   65u);
  DEF_ret_ifc_dmhc_stage2_ff_first__91_EQ_ret_ifc_dm_ETC___d792 = DEF_v__h84943 == DEF_x_a_read_key__h17926;
  INST_ret_ifc_dmhc_stage2_ff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h85001 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,36,65p",
		   &__str_literal_4,
		   DEF_v__h85001,
		   DEF_x_a_read_key__h17926,
		   &DEF_x_a_read_value__h17927);
  INST_ret_ifc_dmhc_is_hit_wire.METH_wset(DEF_ret_ifc_dmhc_stage2_ff_first__91_EQ_ret_ifc_dm_ETC___d792);
  INST_ret_ifc_dmhc_rec_value.METH_wset(DEF_x_a_read_value__h17927);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_do_read()
{
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807;
  tUInt32 DEF_hash_val__h85759;
  tUInt32 DEF_hash_val__h87847;
  tUInt32 DEF_hash_val__h93663;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850;
  tUInt32 DEF_hash_val__h90527;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918;
  tUInt8 DEF_x_BIT_0___h94019;
  tUInt8 DEF_x_BIT_1___h88148;
  tUInt8 DEF_x_BIT_2___h94137;
  tUInt8 DEF_x_BIT_3___h91176;
  tUInt8 DEF_x_BIT_4___h94196;
  tUInt8 DEF_x_BIT_5___h90940;
  tUInt8 DEF_x_BIT_6___h94078;
  tUInt8 DEF_x_BIT_7___h91058;
  tUInt8 DEF_x_BIT_8___h93964;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_10___d809;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_13___d830;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_17___d859;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_19___d811;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_22___d832;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_26___d861;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_28___d813;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_31___d834;
  tUInt8 DEF_ret_ifc_readReqFifo_first__00_BIT_35___d863;
  tUInt64 DEF_ret_ifc_readReqFifo_first____d800;
  DEF_ret_ifc_readReqFifo_first____d800 = INST_ret_ifc_readReqFifo.METH_first();
  DEF_ret_ifc_readReqFifo_first__00_BIT_35___d863 = (tUInt8)(DEF_ret_ifc_readReqFifo_first____d800 >> 35u);
  DEF_ret_ifc_readReqFifo_first__00_BIT_31___d834 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 31u));
  DEF_ret_ifc_readReqFifo_first__00_BIT_28___d813 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 28u));
  DEF_ret_ifc_readReqFifo_first__00_BIT_22___d832 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 22u));
  DEF_ret_ifc_readReqFifo_first__00_BIT_26___d861 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 26u));
  DEF_ret_ifc_readReqFifo_first__00_BIT_19___d811 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 19u));
  DEF_ret_ifc_readReqFifo_first__00_BIT_17___d859 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 17u));
  DEF_ret_ifc_readReqFifo_first__00_BIT_13___d830 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 13u));
  DEF_ret_ifc_readReqFifo_first__00_BIT_10___d809 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 10u));
  DEF_x_BIT_7___h91058 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 7u));
  DEF_x_BIT_8___h93964 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 8u));
  DEF_x_BIT_6___h94078 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 6u));
  DEF_x_BIT_4___h94196 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 4u));
  DEF_x_BIT_5___h90940 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 5u));
  DEF_x_BIT_3___h91176 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 3u));
  DEF_x_BIT_1___h88148 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 1u));
  DEF_x_BIT_2___h94137 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 2u));
  DEF_x_BIT_0___h94019 = (tUInt8)((tUInt8)1u & DEF_ret_ifc_readReqFifo_first____d800);
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915 = DEF_ret_ifc_readReqFifo_first__00_BIT_26___d861 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918 = DEF_ret_ifc_readReqFifo_first__00_BIT_35___d863 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876 = DEF_ret_ifc_readReqFifo_first__00_BIT_28___d813 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912 = DEF_ret_ifc_readReqFifo_first__00_BIT_17___d859 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910 = DEF_x_BIT_8___h93964 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873 = DEF_ret_ifc_readReqFifo_first__00_BIT_19___d811 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870 = DEF_ret_ifc_readReqFifo_first__00_BIT_10___d809 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868 = DEF_x_BIT_1___h88148 ? 1u : 0u;
  DEF_ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850 = ((DEF_x_BIT_6___h94078 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 15u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 24u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 33u)));
  DEF_ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807 = ((DEF_x_BIT_0___h94019 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 9u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 18u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 27u)));
  DEF_ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821 = ((DEF_x_BIT_2___h94137 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 11u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 20u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 29u)));
  DEF_ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828 = ((DEF_x_BIT_3___h91176 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 12u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 21u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 30u)));
  DEF_ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864 = ((DEF_x_BIT_8___h93964 ^ DEF_ret_ifc_readReqFifo_first__00_BIT_17___d859) ^ DEF_ret_ifc_readReqFifo_first__00_BIT_26___d861) ^ DEF_ret_ifc_readReqFifo_first__00_BIT_35___d863;
  DEF_hash_val__h90527 = 511u & ((((((tUInt32)(((((tUInt8)((DEF_x_BIT_4___h94196 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__00_BIT_13___d830 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__00_BIT_22___d832 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__00_BIT_31___d834 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850)) << 3u)) | (tUInt32)(((((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d800 >> 3u))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d800 >> 12u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d800 >> 21u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d800 >> 30u)))));
  DEF_ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842 = ((DEF_x_BIT_5___h90940 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 14u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 23u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 32u)));
  DEF_ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835 = ((DEF_x_BIT_4___h94196 ^ DEF_ret_ifc_readReqFifo_first__00_BIT_13___d830) ^ DEF_ret_ifc_readReqFifo_first__00_BIT_22___d832) ^ DEF_ret_ifc_readReqFifo_first__00_BIT_31___d834;
  DEF_hash_val__h93663 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_8_58_THEN_ETC___d910)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_17_59_THE_ETC___d912))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_26_61_THE_ETC___d915))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_35_63_THE_ETC___d918))));
  DEF_ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857 = ((DEF_x_BIT_7___h91058 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 16u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 25u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d800 >> 34u)));
  DEF_hash_val__h87847 = 511u & (((((((((((tUInt32)(((((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807)) << 1u)) | (tUInt32)(((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_1_08_THEN_ETC___d868)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_10_09_THE_ETC___d870))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_19_11_THE_ETC___d873))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__00_BIT_28_13_THE_ETC___d876))));
  DEF_hash_val__h85759 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_0_01_XOR_ret_ETC___d807)) << 8u) | (((tUInt32)(((DEF_x_BIT_1___h88148 ^ DEF_ret_ifc_readReqFifo_first__00_BIT_10___d809) ^ DEF_ret_ifc_readReqFifo_first__00_BIT_19___d811) ^ DEF_ret_ifc_readReqFifo_first__00_BIT_28___d813)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_2_15_XOR_ret_ETC___d821)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_3_22_XOR_ret_ETC___d828)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_4_29_XOR_ret_ETC___d835)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_5_36_XOR_ret_ETC___d842)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_6_44_XOR_ret_ETC___d850)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_7_51_XOR_ret_ETC___d857)) << 1u)) | (tUInt32)(DEF_ret_ifc_readReqFifo_first__00_BIT_8_58_XOR_ret_ETC___d864));
  INST_ret_ifc_readReqFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h85650 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,s,36",
		   &__str_literal_5,
		   DEF_v___1__h85650,
		   &PARAM_param1,
		   DEF_ret_ifc_readReqFifo_first____d800);
  INST_ret_ifc_dmhc_stage1_ff.METH_enq(DEF_ret_ifc_readReqFifo_first____d800);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h85759,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h87847,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h90527,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
  INST_ret_ifc_delay_ff.METH_enq(DEF_ret_ifc_readReqFifo_first____d800);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u,
						    DEF_hash_val__h93663,
						    UWide_literal_83_h2aaaaaaaaaaaaaaaaaaaa);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_do_delay()
{
  tUInt64 DEF_v__h96352;
  DEF_ret_ifc_dmhc_is_hit_wire_wget____d938 = INST_ret_ifc_dmhc_is_hit_wire.METH_wget();
  DEF_ret_ifc_dmhc_is_hit_wire_whas____d937 = INST_ret_ifc_dmhc_is_hit_wire.METH_whas();
  DEF_v__h96352 = INST_ret_ifc_delay_ff.METH_first();
  DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d937 && DEF_ret_ifc_dmhc_is_hit_wire_wget____d938;
  INST_ret_ifc_delay_ff.METH_deq();
  INST_ret_ifc_delay2_ff.METH_enq(DEF_v__h96352);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h96430 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,1",
		   &__str_literal_6,
		   DEF_v__h96430,
		   DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939);
}

void MOD_mkMatchTable_ModuleForForLoop::RL_ret_ifc_do_resp()
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953;
  tUInt64 DEF_v__h96463;
  DEF_ret_ifc_dmhc_is_hit_wire_wget____d938 = INST_ret_ifc_dmhc_is_hit_wire.METH_wget();
  DEF_ret_ifc_dmhc_is_hit_wire_whas____d937 = INST_ret_ifc_dmhc_is_hit_wire.METH_whas();
  DEF_x_wget__h2155 = INST_ret_ifc_dmhc_rec_value.METH_wget();
  DEF_v__h96463 = INST_ret_ifc_delay2_ff.METH_first();
  DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d937 && DEF_ret_ifc_dmhc_is_hit_wire_wget____d938;
  DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947 = INST_ret_ifc_dmhc_rec_value.METH_whas() ? DEF_x_wget__h2155 : UWide_literal_65_h0;
  DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948 = DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939 ? DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947 : DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947;
  DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949.set_bits_in_word((tUInt8)3u & ((DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939 << 1u) | DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948.get_bits_in_word8(2u,
																														       0u,
																														       1u)),
										 2u,
										 0u,
										 2u).set_whole_word(DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948.get_whole_word(1u),
												    1u).set_whole_word(DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948.get_whole_word(0u),
														       0u);
  DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953 = !DEF_ret_ifc_dmhc_is_hit_wire_whas____d937 || !DEF_ret_ifc_dmhc_is_hit_wire_wget____d938;
  INST_ret_ifc_delay2_ff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h96520 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,s,36,1",
		   &__str_literal_7,
		   DEF_v___1__h96520,
		   &PARAM_param1,
		   DEF_v__h96463,
		   DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939);
  INST_ret_ifc_readDataFifo.METH_enq(DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      DEF_v__h96689 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h96689);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &PARAM_param1, &__str_literal_9);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_10);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s,65p",
		    2147483649u,
		    &__str_literal_11,
		    &__str_literal_12,
		    &DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_13);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      dollar_fflush("32", 2147483649u);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      DEF_v__h96819 = dollar_time(sim_hdl);
  }
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h96819);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &PARAM_param1, &__str_literal_9);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_10);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &__str_literal_15, &__str_literal_16);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_13);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__37_51_OR_NO_ETC___d953)
      dollar_fflush("32", 2147483649u);
  }
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_9()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 && (((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_17);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_10()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 && ((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_18);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_11()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 && (((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_19);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_12()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 && ((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_20);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_13()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 && (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_21);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_14()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 && DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_22);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_23()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 && ((((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_23);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_24()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 && (((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_24);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_25()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 && ((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_25);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_26()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 && (((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_26);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_27()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 && ((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_27);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_28()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 && (((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_28);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_29()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 && ((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_29);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_30()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 && (((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_30);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_31()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 && ((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_31);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_32()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 && (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_32);
}

void MOD_mkMatchTable_ModuleForForLoop::__me_check_33()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 && DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_33);
}


/* Methods */

void MOD_mkMatchTable_ModuleForForLoop::METH_lookupPort_request_put(tUInt64 ARG_lookupPort_request_put)
{
  INST_ret_ifc_readReqFifo.METH_enq(ARG_lookupPort_request_put);
}

tUInt8 MOD_mkMatchTable_ModuleForForLoop::METH_RDY_lookupPort_request_put()
{
  tUInt8 PORT_RDY_lookupPort_request_put;
  tUInt8 DEF_CAN_FIRE_lookupPort_request_put;
  DEF_CAN_FIRE_lookupPort_request_put = INST_ret_ifc_readReqFifo.METH_i_notFull();
  PORT_RDY_lookupPort_request_put = DEF_CAN_FIRE_lookupPort_request_put;
  return PORT_RDY_lookupPort_request_put;
}

tUWide MOD_mkMatchTable_ModuleForForLoop::METH_lookupPort_response_get()
{
  tUInt8 DEF_NOT_ret_ifc_readDataFifo_first__56_BIT_65_57___d959;
  tUInt8 DEF_ret_ifc_readDataFifo_first__56_BIT_65___d957;
  DEF_ret_ifc_readDataFifo_first____d956 = INST_ret_ifc_readDataFifo.METH_first();
  wop_primExtractWide(65u,
		      66u,
		      DEF_ret_ifc_readDataFifo_first____d956,
		      32u,
		      64u,
		      32u,
		      0u,
		      DEF_value__h97151);
  DEF_ret_ifc_readDataFifo_first__56_BIT_65___d957 = DEF_ret_ifc_readDataFifo_first____d956.get_bits_in_word8(2u,
													      1u,
													      1u);
  DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960 = DEF_ret_ifc_readDataFifo_first__56_BIT_65___d957 ? DEF_value__h97151 : DEF_value__h97151;
  PORT_lookupPort_response_get.set_bits_in_word((tUInt8)3u & ((DEF_ret_ifc_readDataFifo_first__56_BIT_65___d957 << 1u) | DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960.get_bits_in_word8(2u,
																									 0u,
																									 1u)),
						2u,
						0u,
						2u).set_whole_word(DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960.get_whole_word(1u),
								   1u).set_whole_word(DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960.get_whole_word(0u),
										      0u);
  DEF_NOT_ret_ifc_readDataFifo_first__56_BIT_65_57___d959 = !DEF_ret_ifc_readDataFifo_first__56_BIT_65___d957;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h97091 = dollar_time(sim_hdl);
  INST_ret_ifc_readDataFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h97091);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &PARAM_param1);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_34);
    if (DEF_ret_ifc_readDataFifo_first__56_BIT_65___d957)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s,65p",
		    2147483649u,
		    &__str_literal_11,
		    &__str_literal_12,
		    &DEF_value__h97151);
    if (DEF_NOT_ret_ifc_readDataFifo_first__56_BIT_65_57___d959)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &__str_literal_15, &__str_literal_16);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    dollar_fflush("32", 2147483649u);
  }
  return PORT_lookupPort_response_get;
}

tUInt8 MOD_mkMatchTable_ModuleForForLoop::METH_RDY_lookupPort_response_get()
{
  tUInt8 PORT_RDY_lookupPort_response_get;
  tUInt8 DEF_CAN_FIRE_lookupPort_response_get;
  DEF_CAN_FIRE_lookupPort_response_get = INST_ret_ifc_readDataFifo.METH_i_notEmpty();
  PORT_RDY_lookupPort_response_get = DEF_CAN_FIRE_lookupPort_response_get;
  return PORT_RDY_lookupPort_response_get;
}

void MOD_mkMatchTable_ModuleForForLoop::METH_add_entry_put(tUWide ARG_add_entry_put)
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_miss_service_64___d965;
  tUInt64 DEF_v_fst__h97319;
  PORT_EN_add_entry_put = (tUInt8)1u;
  DEF_WILL_FIRE_add_entry_put = (tUInt8)1u;
  PORT_add_entry_put = ARG_add_entry_put;
  DEF_x2__h97421 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_miss_service__h97337 = INST_ret_ifc_dmhc_miss_service.METH_read();
  wop_primExtractWide(65u, 101u, ARG_add_entry_put, 32u, 64u, 32u, 0u, DEF_v_snd__h97320);
  DEF_v_fst__h97319 = primExtract64(36u, 101u, ARG_add_entry_put, 32u, 100u, 32u, 65u);
  DEF_NOT_ret_ifc_dmhc_miss_service_64___d965 = !DEF_ret_ifc_dmhc_miss_service__h97337;
  DEF__1_CONCAT_add_entry_put___d966.set_bits_in_word((tUInt8)63u & (((tUInt8)1u << 5u) | ARG_add_entry_put.get_bits_in_word8(3u,
															      0u,
															      5u)),
						      3u,
						      0u,
						      6u).set_whole_word(ARG_add_entry_put.get_whole_word(2u),
									 2u).set_whole_word(ARG_add_entry_put.get_whole_word(1u),
											    1u).set_whole_word(ARG_add_entry_put.get_whole_word(0u),
													       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h97289 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,36,65p",
		   &__str_literal_35,
		   DEF_v___1__h97289,
		   DEF_v_fst__h97319,
		   &DEF_v_snd__h97320);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_64___d965)
    INST_ret_ifc_dmhc_new_mslot.METH_write(DEF__1_CONCAT_add_entry_put___d966);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_64___d965)
    INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_64___d965)
    INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)0u,
					 DEF_x2__h97421,
					 UWide_literal_102_h2aaaaaaaaaaaaaaaaaaaaaaaaa);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_64___d965)
    INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkMatchTable_ModuleForForLoop::METH_RDY_add_entry_put()
{
  tUInt8 PORT_RDY_add_entry_put;
  tUInt8 DEF_CAN_FIRE_add_entry_put;
  DEF_ret_ifc_dmhc_inited___d758 = INST_ret_ifc_dmhc_inited.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326 = INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226 = INST_ret_ifc_dmhc_mslot_replacement_state_fired.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299 = INST_ret_ifc_dmhc_mslot_replacement_abort.METH_whas();
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224 = INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300 = INST_ret_ifc_dmhc_mslot_replacement_abort.METH_wget();
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992 = INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_read();
  DEF_ret_ifc_dmhc_miss_service__h97337 = INST_ret_ifc_dmhc_miss_service.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326 == (tUInt8)12u;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299 && DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330 = (DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301 || DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326 == (tUInt8)0u) || DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330 && (!DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224 || DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226);
  DEF_CAN_FIRE_add_entry_put = DEF_ret_ifc_dmhc_inited___d758 && (DEF_ret_ifc_dmhc_miss_service__h97337 || (DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755 && !DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992));
  PORT_RDY_add_entry_put = DEF_CAN_FIRE_add_entry_put;
  return PORT_RDY_add_entry_put;
}

void MOD_mkMatchTable_ModuleForForLoop::METH_delete_entry_put(tUInt8 ARG_delete_entry_put)
{
}

tUInt8 MOD_mkMatchTable_ModuleForForLoop::METH_RDY_delete_entry_put()
{
  tUInt8 PORT_RDY_delete_entry_put;
  tUInt8 DEF_CAN_FIRE_delete_entry_put;
  DEF_CAN_FIRE_delete_entry_put = (tUInt8)1u;
  PORT_RDY_delete_entry_put = DEF_CAN_FIRE_delete_entry_put;
  return PORT_RDY_delete_entry_put;
}

void MOD_mkMatchTable_ModuleForForLoop::METH_modify_entry_put(tUWide ARG_modify_entry_put)
{
  PORT_modify_entry_put = ARG_modify_entry_put;
}

tUInt8 MOD_mkMatchTable_ModuleForForLoop::METH_RDY_modify_entry_put()
{
  tUInt8 PORT_RDY_modify_entry_put;
  tUInt8 DEF_CAN_FIRE_modify_entry_put;
  DEF_CAN_FIRE_modify_entry_put = (tUInt8)1u;
  PORT_RDY_modify_entry_put = DEF_CAN_FIRE_modify_entry_put;
  return PORT_RDY_modify_entry_put;
}


/* Reset routines */

void MOD_mkMatchTable_ModuleForForLoop::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_ret_ifc_readReqFifo.reset_RST(ARG_rst_in);
  INST_ret_ifc_readDataFifo.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage2_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage1_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_miss_service.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_fired.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_start_reg.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_inited.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_delay_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_delay2_ff.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMatchTable_ModuleForForLoop::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMatchTable_ModuleForForLoop::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_ret_ifc_delay2_ff.dump_state(indent + 2u);
  INST_ret_ifc_delay_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_inited.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_is_hit_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_abort.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_fired.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_m_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_miss_service.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_abort.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_to_repair.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_rec_value.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_g_index.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage1_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage2_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_g_index.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_gslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_mslot_addr.dump_state(indent + 2u);
  INST_ret_ifc_readDataFifo.dump_state(indent + 2u);
  INST_ret_ifc_readReqFifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMatchTable_ModuleForForLoop::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 258u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960", 65u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_add_entry_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_add_entry_put___d966", 102u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h30923", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h30951", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h30979", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h31001", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h80603", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h80631", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h80659", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h80681", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h83470", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h18834", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h30920", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h30948", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h30976", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h30998", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h68708", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h80600", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h80628", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h80656", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_value__h80678", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h31791", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h31795", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h31799", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h31815", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h31819", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h31823", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h31827", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h81592", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h81596", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h81600", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h81616", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h81620", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h81624", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_theResult_____2_fst_value__h81628", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_value__h31754", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_value__h81551", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "re_value__h84534", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_0___d471", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_1___d480", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_2___d489", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_3___d498", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_mslot___d334", 102u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read____d198", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_init__h386", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_1_g_table_a_read____d199", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_2_g_table_a_read____d200", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_3_g_table_a_read____d201", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_inited___d758", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_wget____d938", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas____d937", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_m_table_a_read____d61", 102u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_miss_service__h97337", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_wget____d300", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas____d299", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_start_reg__h83992", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_fired__h53226", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_to_repair___d64", 102u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_0___d658", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_1___d656", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_2___d654", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_3___d652", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_mslot___d516", 102u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_0___d210", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_1___d208", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_2___d206", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_3___d204", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_victim_gslot___d739", 83u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_readDataFifo_first____d956", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h85650", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h96520", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h97289", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h83595", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h84259", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h84822", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h85001", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h96430", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h96689", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h96819", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h97091", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v_snd__h97320", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h97151", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h83651", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h97421", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h83187", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h17927", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h30283", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h30400", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_a_read_value__h30517", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h2155", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_add_entry_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "add_entry_put", 101u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lookupPort_response_get", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "modify_entry_put", 73u);
  num = INST_ret_ifc_delay2_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_delay_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_inited.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_is_hit_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_abort.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_fired.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_m_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_miss_service.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_abort.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_to_repair.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_rec_value.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_g_index.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage1_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage2_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_g_index.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_gslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_mslot_addr.dump_VCD_defs(num);
  num = INST_ret_ifc_readDataFifo.dump_VCD_defs(num);
  num = INST_ret_ifc_readReqFifo.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMatchTable_ModuleForForLoop::dump_VCD(tVCDDumpType dt,
						 unsigned int levels,
						 MOD_mkMatchTable_ModuleForForLoop &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMatchTable_ModuleForForLoop::vcd_defs(tVCDDumpType dt,
						 MOD_mkMatchTable_ModuleForForLoop &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 102u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 102u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 102u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 102u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 102u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 83u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 101u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 73u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479) != DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479, 83u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479 = DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488) != DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488, 83u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488 = DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497) != DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497, 83u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497 = DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506) != DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506, 83u);
	backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506 = DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948) != DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948, 65u);
	backing.DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948 = DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665) != DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665, 83u);
	backing.DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665 = DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666) != DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666, 83u);
	backing.DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666 = DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667) != DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667, 83u);
	backing.DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667 = DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947) != DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947, 65u);
	backing.DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947 = DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261) != DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266) != DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271) != DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256) != DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276) != DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217) != DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217 = DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218) != DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218 = DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219) != DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219, 83u);
	backing.DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219 = DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716) != DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716, 83u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720) != DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720, 83u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724) != DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724, 83u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712) != DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712, 83u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728) != DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728, 83u);
	backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728;
      }
      ++num;
      if ((backing.DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960) != DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960, 65u);
	backing.DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960 = DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_add_entry_put) != DEF_WILL_FIRE_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_add_entry_put, 1u);
	backing.DEF_WILL_FIRE_add_entry_put = DEF_WILL_FIRE_add_entry_put;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_add_entry_put___d966) != DEF__1_CONCAT_add_entry_put___d966)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_add_entry_put___d966, 102u);
	backing.DEF__1_CONCAT_add_entry_put___d966 = DEF__1_CONCAT_add_entry_put___d966;
      }
      ++num;
      if ((backing.DEF__read_degree__h30923) != DEF__read_degree__h30923)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h30923, 2u);
	backing.DEF__read_degree__h30923 = DEF__read_degree__h30923;
      }
      ++num;
      if ((backing.DEF__read_degree__h30951) != DEF__read_degree__h30951)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h30951, 2u);
	backing.DEF__read_degree__h30951 = DEF__read_degree__h30951;
      }
      ++num;
      if ((backing.DEF__read_degree__h30979) != DEF__read_degree__h30979)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h30979, 2u);
	backing.DEF__read_degree__h30979 = DEF__read_degree__h30979;
      }
      ++num;
      if ((backing.DEF__read_degree__h31001) != DEF__read_degree__h31001)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h31001, 2u);
	backing.DEF__read_degree__h31001 = DEF__read_degree__h31001;
      }
      ++num;
      if ((backing.DEF__read_degree__h80603) != DEF__read_degree__h80603)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h80603, 2u);
	backing.DEF__read_degree__h80603 = DEF__read_degree__h80603;
      }
      ++num;
      if ((backing.DEF__read_degree__h80631) != DEF__read_degree__h80631)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h80631, 2u);
	backing.DEF__read_degree__h80631 = DEF__read_degree__h80631;
      }
      ++num;
      if ((backing.DEF__read_degree__h80659) != DEF__read_degree__h80659)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h80659, 2u);
	backing.DEF__read_degree__h80659 = DEF__read_degree__h80659;
      }
      ++num;
      if ((backing.DEF__read_degree__h80681) != DEF__read_degree__h80681)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h80681, 2u);
	backing.DEF__read_degree__h80681 = DEF__read_degree__h80681;
      }
      ++num;
      if ((backing.DEF__read_degree__h83470) != DEF__read_degree__h83470)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h83470, 2u);
	backing.DEF__read_degree__h83470 = DEF__read_degree__h83470;
      }
      ++num;
      if ((backing.DEF__read_value__h18834) != DEF__read_value__h18834)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h18834, 65u);
	backing.DEF__read_value__h18834 = DEF__read_value__h18834;
      }
      ++num;
      if ((backing.DEF__read_value__h30920) != DEF__read_value__h30920)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h30920, 65u);
	backing.DEF__read_value__h30920 = DEF__read_value__h30920;
      }
      ++num;
      if ((backing.DEF__read_value__h30948) != DEF__read_value__h30948)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h30948, 65u);
	backing.DEF__read_value__h30948 = DEF__read_value__h30948;
      }
      ++num;
      if ((backing.DEF__read_value__h30976) != DEF__read_value__h30976)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h30976, 65u);
	backing.DEF__read_value__h30976 = DEF__read_value__h30976;
      }
      ++num;
      if ((backing.DEF__read_value__h30998) != DEF__read_value__h30998)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h30998, 65u);
	backing.DEF__read_value__h30998 = DEF__read_value__h30998;
      }
      ++num;
      if ((backing.DEF__read_value__h68708) != DEF__read_value__h68708)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h68708, 65u);
	backing.DEF__read_value__h68708 = DEF__read_value__h68708;
      }
      ++num;
      if ((backing.DEF__read_value__h80600) != DEF__read_value__h80600)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h80600, 65u);
	backing.DEF__read_value__h80600 = DEF__read_value__h80600;
      }
      ++num;
      if ((backing.DEF__read_value__h80628) != DEF__read_value__h80628)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h80628, 65u);
	backing.DEF__read_value__h80628 = DEF__read_value__h80628;
      }
      ++num;
      if ((backing.DEF__read_value__h80656) != DEF__read_value__h80656)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h80656, 65u);
	backing.DEF__read_value__h80656 = DEF__read_value__h80656;
      }
      ++num;
      if ((backing.DEF__read_value__h80678) != DEF__read_value__h80678)
      {
	vcd_write_val(sim_hdl, num, DEF__read_value__h80678, 65u);
	backing.DEF__read_value__h80678 = DEF__read_value__h80678;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h31791) != DEF__theResult_____2_fst_value__h31791)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h31791, 65u);
	backing.DEF__theResult_____2_fst_value__h31791 = DEF__theResult_____2_fst_value__h31791;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h31795) != DEF__theResult_____2_fst_value__h31795)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h31795, 65u);
	backing.DEF__theResult_____2_fst_value__h31795 = DEF__theResult_____2_fst_value__h31795;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h31799) != DEF__theResult_____2_fst_value__h31799)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h31799, 65u);
	backing.DEF__theResult_____2_fst_value__h31799 = DEF__theResult_____2_fst_value__h31799;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h31815) != DEF__theResult_____2_fst_value__h31815)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h31815, 65u);
	backing.DEF__theResult_____2_fst_value__h31815 = DEF__theResult_____2_fst_value__h31815;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h31819) != DEF__theResult_____2_fst_value__h31819)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h31819, 65u);
	backing.DEF__theResult_____2_fst_value__h31819 = DEF__theResult_____2_fst_value__h31819;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h31823) != DEF__theResult_____2_fst_value__h31823)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h31823, 65u);
	backing.DEF__theResult_____2_fst_value__h31823 = DEF__theResult_____2_fst_value__h31823;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h31827) != DEF__theResult_____2_fst_value__h31827)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h31827, 65u);
	backing.DEF__theResult_____2_fst_value__h31827 = DEF__theResult_____2_fst_value__h31827;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h81592) != DEF__theResult_____2_fst_value__h81592)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h81592, 65u);
	backing.DEF__theResult_____2_fst_value__h81592 = DEF__theResult_____2_fst_value__h81592;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h81596) != DEF__theResult_____2_fst_value__h81596)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h81596, 65u);
	backing.DEF__theResult_____2_fst_value__h81596 = DEF__theResult_____2_fst_value__h81596;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h81600) != DEF__theResult_____2_fst_value__h81600)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h81600, 65u);
	backing.DEF__theResult_____2_fst_value__h81600 = DEF__theResult_____2_fst_value__h81600;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h81616) != DEF__theResult_____2_fst_value__h81616)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h81616, 65u);
	backing.DEF__theResult_____2_fst_value__h81616 = DEF__theResult_____2_fst_value__h81616;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h81620) != DEF__theResult_____2_fst_value__h81620)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h81620, 65u);
	backing.DEF__theResult_____2_fst_value__h81620 = DEF__theResult_____2_fst_value__h81620;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h81624) != DEF__theResult_____2_fst_value__h81624)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h81624, 65u);
	backing.DEF__theResult_____2_fst_value__h81624 = DEF__theResult_____2_fst_value__h81624;
      }
      ++num;
      if ((backing.DEF__theResult_____2_fst_value__h81628) != DEF__theResult_____2_fst_value__h81628)
      {
	vcd_write_val(sim_hdl, num, DEF__theResult_____2_fst_value__h81628, 65u);
	backing.DEF__theResult_____2_fst_value__h81628 = DEF__theResult_____2_fst_value__h81628;
      }
      ++num;
      if ((backing.DEF_n_value__h31754) != DEF_n_value__h31754)
      {
	vcd_write_val(sim_hdl, num, DEF_n_value__h31754, 65u);
	backing.DEF_n_value__h31754 = DEF_n_value__h31754;
      }
      ++num;
      if ((backing.DEF_n_value__h81551) != DEF_n_value__h81551)
      {
	vcd_write_val(sim_hdl, num, DEF_n_value__h81551, 65u);
	backing.DEF_n_value__h81551 = DEF_n_value__h81551;
      }
      ++num;
      if ((backing.DEF_re_value__h84534) != DEF_re_value__h84534)
      {
	vcd_write_val(sim_hdl, num, DEF_re_value__h84534, 65u);
	backing.DEF_re_value__h84534 = DEF_re_value__h84534;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478) != DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478 = DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476) != DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476, 81u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476 = DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d471) != DEF_ret_ifc_dmhc_evictee_gslots_0___d471)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_0___d471, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d471 = DEF_ret_ifc_dmhc_evictee_gslots_0___d471;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487) != DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487 = DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485) != DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485, 81u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485 = DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d480) != DEF_ret_ifc_dmhc_evictee_gslots_1___d480)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_1___d480, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d480 = DEF_ret_ifc_dmhc_evictee_gslots_1___d480;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496) != DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496 = DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494) != DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494, 81u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494 = DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d489) != DEF_ret_ifc_dmhc_evictee_gslots_2___d489)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_2___d489, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d489 = DEF_ret_ifc_dmhc_evictee_gslots_2___d489;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505) != DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505 = DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503) != DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503, 81u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503 = DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d498) != DEF_ret_ifc_dmhc_evictee_gslots_3___d498)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_3___d498, 83u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d498 = DEF_ret_ifc_dmhc_evictee_gslots_3___d498;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_mslot___d334) != DEF_ret_ifc_dmhc_evictee_mslot___d334)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_mslot___d334, 102u);
	backing.DEF_ret_ifc_dmhc_evictee_mslot___d334 = DEF_ret_ifc_dmhc_evictee_mslot___d334;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770, 65u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772, 65u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774, 65u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198, 83u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386) != DEF_ret_ifc_dmhc_hash_units_0_init__h386)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_init__h386, 1u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386 = DEF_ret_ifc_dmhc_hash_units_0_init__h386;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199) != DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199, 83u);
	backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200) != DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200, 83u);
	backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201) != DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201, 83u);
	backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_inited___d758) != DEF_ret_ifc_dmhc_inited___d758)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_inited___d758, 1u);
	backing.DEF_ret_ifc_dmhc_inited___d758 = DEF_ret_ifc_dmhc_inited___d758;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d938) != DEF_ret_ifc_dmhc_is_hit_wire_wget____d938)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_wget____d938, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d938 = DEF_ret_ifc_dmhc_is_hit_wire_wget____d938;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939) != DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939 = DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949) != DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949, 66u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949 = DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d937) != DEF_ret_ifc_dmhc_is_hit_wire_whas____d937)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas____d937, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d937 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d937;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_m_table_a_read____d61) != DEF_ret_ifc_dmhc_m_table_a_read____d61)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_m_table_a_read____d61, 102u);
	backing.DEF_ret_ifc_dmhc_m_table_a_read____d61 = DEF_ret_ifc_dmhc_m_table_a_read____d61;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_miss_service__h97337) != DEF_ret_ifc_dmhc_miss_service__h97337)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_miss_service__h97337, 1u);
	backing.DEF_ret_ifc_dmhc_miss_service__h97337 = DEF_ret_ifc_dmhc_miss_service__h97337;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300) != DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300 = DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224) != DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992) != DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226) != DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226 = DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326) != DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326, 4u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329) != DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64) != DEF_ret_ifc_dmhc_mslot_to_repair___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_to_repair___d64, 102u);
	backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64 = DEF_ret_ifc_dmhc_mslot_to_repair___d64;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715) != DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715 = DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713) != DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713, 73u);
	backing.DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713 = DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_0___d658) != DEF_ret_ifc_dmhc_new_gslots_0___d658)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_0___d658, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_0___d658 = DEF_ret_ifc_dmhc_new_gslots_0___d658;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719) != DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719 = DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717) != DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717, 73u);
	backing.DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717 = DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_1___d656) != DEF_ret_ifc_dmhc_new_gslots_1___d656)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_1___d656, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_1___d656 = DEF_ret_ifc_dmhc_new_gslots_1___d656;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723) != DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723 = DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721) != DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721, 73u);
	backing.DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721 = DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_2___d654) != DEF_ret_ifc_dmhc_new_gslots_2___d654)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_2___d654, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_2___d654 = DEF_ret_ifc_dmhc_new_gslots_2___d654;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727) != DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727 = DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725) != DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725, 73u);
	backing.DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725 = DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_3___d652) != DEF_ret_ifc_dmhc_new_gslots_3___d652)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_3___d652, 83u);
	backing.DEF_ret_ifc_dmhc_new_gslots_3___d652 = DEF_ret_ifc_dmhc_new_gslots_3___d652;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_mslot___d516) != DEF_ret_ifc_dmhc_new_mslot___d516)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_mslot___d516, 102u);
	backing.DEF_ret_ifc_dmhc_new_mslot___d516 = DEF_ret_ifc_dmhc_new_mslot___d516;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260) != DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260 = DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257) != DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257, 73u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257 = DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_0___d210) != DEF_ret_ifc_dmhc_repair_gslots_0___d210)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_0___d210, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_0___d210 = DEF_ret_ifc_dmhc_repair_gslots_0___d210;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265) != DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265 = DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262) != DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262, 73u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262 = DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_1___d208) != DEF_ret_ifc_dmhc_repair_gslots_1___d208)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_1___d208, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_1___d208 = DEF_ret_ifc_dmhc_repair_gslots_1___d208;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270) != DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270 = DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267) != DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267, 73u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267 = DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_2___d206) != DEF_ret_ifc_dmhc_repair_gslots_2___d206)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_2___d206, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_2___d206 = DEF_ret_ifc_dmhc_repair_gslots_2___d206;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275) != DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275 = DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272) != DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272, 73u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272 = DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_3___d204) != DEF_ret_ifc_dmhc_repair_gslots_3___d204)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_3___d204, 83u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_3___d204 = DEF_ret_ifc_dmhc_repair_gslots_3___d204;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741) != DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741, 1u);
	backing.DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741 = DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_victim_gslot___d739) != DEF_ret_ifc_dmhc_victim_gslot___d739)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_victim_gslot___d739, 83u);
	backing.DEF_ret_ifc_dmhc_victim_gslot___d739 = DEF_ret_ifc_dmhc_victim_gslot___d739;
      }
      ++num;
      if ((backing.DEF_ret_ifc_readDataFifo_first____d956) != DEF_ret_ifc_readDataFifo_first____d956)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_readDataFifo_first____d956, 66u);
	backing.DEF_ret_ifc_readDataFifo_first____d956 = DEF_ret_ifc_readDataFifo_first____d956;
      }
      ++num;
      if ((backing.DEF_v___1__h85650) != DEF_v___1__h85650)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h85650, 64u);
	backing.DEF_v___1__h85650 = DEF_v___1__h85650;
      }
      ++num;
      if ((backing.DEF_v___1__h96520) != DEF_v___1__h96520)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h96520, 64u);
	backing.DEF_v___1__h96520 = DEF_v___1__h96520;
      }
      ++num;
      if ((backing.DEF_v___1__h97289) != DEF_v___1__h97289)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h97289, 64u);
	backing.DEF_v___1__h97289 = DEF_v___1__h97289;
      }
      ++num;
      if ((backing.DEF_v__h83595) != DEF_v__h83595)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h83595, 64u);
	backing.DEF_v__h83595 = DEF_v__h83595;
      }
      ++num;
      if ((backing.DEF_v__h84259) != DEF_v__h84259)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h84259, 64u);
	backing.DEF_v__h84259 = DEF_v__h84259;
      }
      ++num;
      if ((backing.DEF_v__h84822) != DEF_v__h84822)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h84822, 64u);
	backing.DEF_v__h84822 = DEF_v__h84822;
      }
      ++num;
      if ((backing.DEF_v__h85001) != DEF_v__h85001)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h85001, 64u);
	backing.DEF_v__h85001 = DEF_v__h85001;
      }
      ++num;
      if ((backing.DEF_v__h96430) != DEF_v__h96430)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h96430, 64u);
	backing.DEF_v__h96430 = DEF_v__h96430;
      }
      ++num;
      if ((backing.DEF_v__h96689) != DEF_v__h96689)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h96689, 64u);
	backing.DEF_v__h96689 = DEF_v__h96689;
      }
      ++num;
      if ((backing.DEF_v__h96819) != DEF_v__h96819)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h96819, 64u);
	backing.DEF_v__h96819 = DEF_v__h96819;
      }
      ++num;
      if ((backing.DEF_v__h97091) != DEF_v__h97091)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h97091, 64u);
	backing.DEF_v__h97091 = DEF_v__h97091;
      }
      ++num;
      if ((backing.DEF_v_snd__h97320) != DEF_v_snd__h97320)
      {
	vcd_write_val(sim_hdl, num, DEF_v_snd__h97320, 65u);
	backing.DEF_v_snd__h97320 = DEF_v_snd__h97320;
      }
      ++num;
      if ((backing.DEF_value__h97151) != DEF_value__h97151)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h97151, 65u);
	backing.DEF_value__h97151 = DEF_value__h97151;
      }
      ++num;
      if ((backing.DEF_x2__h83651) != DEF_x2__h83651)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h83651, 8u);
	backing.DEF_x2__h83651 = DEF_x2__h83651;
      }
      ++num;
      if ((backing.DEF_x2__h97421) != DEF_x2__h97421)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h97421, 8u);
	backing.DEF_x2__h97421 = DEF_x2__h97421;
      }
      ++num;
      if ((backing.DEF_x__h83187) != DEF_x__h83187)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h83187, 8u);
	backing.DEF_x__h83187 = DEF_x__h83187;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h17927) != DEF_x_a_read_value__h17927)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h17927, 65u);
	backing.DEF_x_a_read_value__h17927 = DEF_x_a_read_value__h17927;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h30283) != DEF_x_a_read_value__h30283)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h30283, 65u);
	backing.DEF_x_a_read_value__h30283 = DEF_x_a_read_value__h30283;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h30400) != DEF_x_a_read_value__h30400)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h30400, 65u);
	backing.DEF_x_a_read_value__h30400 = DEF_x_a_read_value__h30400;
      }
      ++num;
      if ((backing.DEF_x_a_read_value__h30517) != DEF_x_a_read_value__h30517)
      {
	vcd_write_val(sim_hdl, num, DEF_x_a_read_value__h30517, 65u);
	backing.DEF_x_a_read_value__h30517 = DEF_x_a_read_value__h30517;
      }
      ++num;
      if ((backing.DEF_x_wget__h2155) != DEF_x_wget__h2155)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h2155, 65u);
	backing.DEF_x_wget__h2155 = DEF_x_wget__h2155;
      }
      ++num;
      if ((backing.PORT_EN_add_entry_put) != PORT_EN_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_add_entry_put, 1u);
	backing.PORT_EN_add_entry_put = PORT_EN_add_entry_put;
      }
      ++num;
      if ((backing.PORT_add_entry_put) != PORT_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, PORT_add_entry_put, 101u);
	backing.PORT_add_entry_put = PORT_add_entry_put;
      }
      ++num;
      if ((backing.PORT_lookupPort_response_get) != PORT_lookupPort_response_get)
      {
	vcd_write_val(sim_hdl, num, PORT_lookupPort_response_get, 66u);
	backing.PORT_lookupPort_response_get = PORT_lookupPort_response_get;
      }
      ++num;
      if ((backing.PORT_modify_entry_put) != PORT_modify_entry_put)
      {
	vcd_write_val(sim_hdl, num, PORT_modify_entry_put, 73u);
	backing.PORT_modify_entry_put = PORT_modify_entry_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479, 83u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479 = DEF_IF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_1_TO__ETC___d479;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488, 83u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488 = DEF_IF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_1_TO__ETC___d488;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497, 83u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497 = DEF_IF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_1_TO__ETC___d497;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506, 83u);
      backing.DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506 = DEF_IF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_1_TO__ETC___d506;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948, 65u);
      backing.DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948 = DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_i_ETC___d948;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665, 83u);
      backing.DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665 = DEF_IF_ret_ifc_dmhc_new_gslots_1_56_BITS_1_TO_0_57_ETC___d665;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666, 83u);
      backing.DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666 = DEF_IF_ret_ifc_dmhc_new_gslots_2_54_BITS_1_TO_0_55_ETC___d666;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667, 83u);
      backing.DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667 = DEF_IF_ret_ifc_dmhc_new_gslots_3_52_BITS_1_TO_0_53_ETC___d667;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947, 65u);
      backing.DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947 = DEF_IF_ret_ifc_dmhc_rec_value_whas__45_THEN_ret_if_ETC___d947;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_0_26_THEN_ETC___d261;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_1_29_THEN_ETC___d266;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_2_28_THEN_ETC___d271;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d256;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276 = DEF_IF_ret_ifc_dmhc_repair_g_index_25_EQ_3_27_THEN_ETC___d276;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217 = DEF_IF_ret_ifc_dmhc_repair_gslots_1_08_BITS_1_TO_0_ETC___d217;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218 = DEF_IF_ret_ifc_dmhc_repair_gslots_2_06_BITS_1_TO_0_ETC___d218;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219, 83u);
      backing.DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219 = DEF_IF_ret_ifc_dmhc_repair_gslots_3_04_BITS_1_TO_0_ETC___d219;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716, 83u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_0_81_THEN_ETC___d716;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720, 83u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_1_84_THEN_ETC___d720;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724, 83u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_2_83_THEN_ETC___d724;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712, 83u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d712;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728, 83u);
      backing.DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728 = DEF_IF_ret_ifc_dmhc_victim_g_index_80_EQ_3_82_THEN_ETC___d728;
      vcd_write_val(sim_hdl, num++, DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960, 65u);
      backing.DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960 = DEF_IF_ret_ifc_readDataFifo_first__56_BIT_65_57_TH_ETC___d960;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_add_entry_put, 1u);
      backing.DEF_WILL_FIRE_add_entry_put = DEF_WILL_FIRE_add_entry_put;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_add_entry_put___d966, 102u);
      backing.DEF__1_CONCAT_add_entry_put___d966 = DEF__1_CONCAT_add_entry_put___d966;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h30923, 2u);
      backing.DEF__read_degree__h30923 = DEF__read_degree__h30923;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h30951, 2u);
      backing.DEF__read_degree__h30951 = DEF__read_degree__h30951;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h30979, 2u);
      backing.DEF__read_degree__h30979 = DEF__read_degree__h30979;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h31001, 2u);
      backing.DEF__read_degree__h31001 = DEF__read_degree__h31001;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h80603, 2u);
      backing.DEF__read_degree__h80603 = DEF__read_degree__h80603;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h80631, 2u);
      backing.DEF__read_degree__h80631 = DEF__read_degree__h80631;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h80659, 2u);
      backing.DEF__read_degree__h80659 = DEF__read_degree__h80659;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h80681, 2u);
      backing.DEF__read_degree__h80681 = DEF__read_degree__h80681;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h83470, 2u);
      backing.DEF__read_degree__h83470 = DEF__read_degree__h83470;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h18834, 65u);
      backing.DEF__read_value__h18834 = DEF__read_value__h18834;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h30920, 65u);
      backing.DEF__read_value__h30920 = DEF__read_value__h30920;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h30948, 65u);
      backing.DEF__read_value__h30948 = DEF__read_value__h30948;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h30976, 65u);
      backing.DEF__read_value__h30976 = DEF__read_value__h30976;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h30998, 65u);
      backing.DEF__read_value__h30998 = DEF__read_value__h30998;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h68708, 65u);
      backing.DEF__read_value__h68708 = DEF__read_value__h68708;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h80600, 65u);
      backing.DEF__read_value__h80600 = DEF__read_value__h80600;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h80628, 65u);
      backing.DEF__read_value__h80628 = DEF__read_value__h80628;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h80656, 65u);
      backing.DEF__read_value__h80656 = DEF__read_value__h80656;
      vcd_write_val(sim_hdl, num++, DEF__read_value__h80678, 65u);
      backing.DEF__read_value__h80678 = DEF__read_value__h80678;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h31791, 65u);
      backing.DEF__theResult_____2_fst_value__h31791 = DEF__theResult_____2_fst_value__h31791;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h31795, 65u);
      backing.DEF__theResult_____2_fst_value__h31795 = DEF__theResult_____2_fst_value__h31795;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h31799, 65u);
      backing.DEF__theResult_____2_fst_value__h31799 = DEF__theResult_____2_fst_value__h31799;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h31815, 65u);
      backing.DEF__theResult_____2_fst_value__h31815 = DEF__theResult_____2_fst_value__h31815;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h31819, 65u);
      backing.DEF__theResult_____2_fst_value__h31819 = DEF__theResult_____2_fst_value__h31819;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h31823, 65u);
      backing.DEF__theResult_____2_fst_value__h31823 = DEF__theResult_____2_fst_value__h31823;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h31827, 65u);
      backing.DEF__theResult_____2_fst_value__h31827 = DEF__theResult_____2_fst_value__h31827;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h81592, 65u);
      backing.DEF__theResult_____2_fst_value__h81592 = DEF__theResult_____2_fst_value__h81592;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h81596, 65u);
      backing.DEF__theResult_____2_fst_value__h81596 = DEF__theResult_____2_fst_value__h81596;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h81600, 65u);
      backing.DEF__theResult_____2_fst_value__h81600 = DEF__theResult_____2_fst_value__h81600;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h81616, 65u);
      backing.DEF__theResult_____2_fst_value__h81616 = DEF__theResult_____2_fst_value__h81616;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h81620, 65u);
      backing.DEF__theResult_____2_fst_value__h81620 = DEF__theResult_____2_fst_value__h81620;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h81624, 65u);
      backing.DEF__theResult_____2_fst_value__h81624 = DEF__theResult_____2_fst_value__h81624;
      vcd_write_val(sim_hdl, num++, DEF__theResult_____2_fst_value__h81628, 65u);
      backing.DEF__theResult_____2_fst_value__h81628 = DEF__theResult_____2_fst_value__h81628;
      vcd_write_val(sim_hdl, num++, DEF_n_value__h31754, 65u);
      backing.DEF_n_value__h31754 = DEF_n_value__h31754;
      vcd_write_val(sim_hdl, num++, DEF_n_value__h81551, 65u);
      backing.DEF_n_value__h81551 = DEF_n_value__h81551;
      vcd_write_val(sim_hdl, num++, DEF_re_value__h84534, 65u);
      backing.DEF_re_value__h84534 = DEF_re_value__h84534;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478 = DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2__ETC___d478;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476, 81u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476 = DEF_ret_ifc_dmhc_evictee_gslots_0_71_BITS_82_TO_2___d476;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_0___d471, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d471 = DEF_ret_ifc_dmhc_evictee_gslots_0___d471;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487 = DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2__ETC___d487;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485, 81u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485 = DEF_ret_ifc_dmhc_evictee_gslots_1_80_BITS_82_TO_2___d485;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_1___d480, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d480 = DEF_ret_ifc_dmhc_evictee_gslots_1___d480;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496 = DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2__ETC___d496;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494, 81u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494 = DEF_ret_ifc_dmhc_evictee_gslots_2_89_BITS_82_TO_2___d494;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_2___d489, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d489 = DEF_ret_ifc_dmhc_evictee_gslots_2___d489;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505 = DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2__ETC___d505;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503, 81u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503 = DEF_ret_ifc_dmhc_evictee_gslots_3_98_BITS_82_TO_2___d503;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_3___d498, 83u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d498 = DEF_ret_ifc_dmhc_evictee_gslots_3___d498;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_mslot___d334, 102u);
      backing.DEF_ret_ifc_dmhc_evictee_mslot___d334 = DEF_ret_ifc_dmhc_evictee_mslot___d334;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770, 65u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d770;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772, 65u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d772;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774, 65u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__98_B_ETC___d774;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198, 83u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d198;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_init__h386, 1u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386 = DEF_ret_ifc_dmhc_hash_units_0_init__h386;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199, 83u);
      backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d199;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200, 83u);
      backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d200;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201, 83u);
      backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d201;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_inited___d758, 1u);
      backing.DEF_ret_ifc_dmhc_inited___d758 = DEF_ret_ifc_dmhc_inited___d758;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_wget____d938, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d938 = DEF_ret_ifc_dmhc_is_hit_wire_wget____d938;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939 = DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d939;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949, 66u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949 = DEF_ret_ifc_dmhc_is_hit_wire_whas__37_AND_ret_ifc__ETC___d949;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas____d937, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d937 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d937;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_m_table_a_read____d61, 102u);
      backing.DEF_ret_ifc_dmhc_m_table_a_read____d61 = DEF_ret_ifc_dmhc_m_table_a_read____d61;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_miss_service__h97337, 1u);
      backing.DEF_ret_ifc_dmhc_miss_service__h97337 = DEF_ret_ifc_dmhc_miss_service__h97337;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300 = DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d300;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d301;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d330;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__99__ETC___d755;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d299;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h53224;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h83992;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226 = DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h53226;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326, 4u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d326;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d329;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_to_repair___d64, 102u);
      backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64 = DEF_ret_ifc_dmhc_mslot_to_repair___d64;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715 = DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10_13__ETC___d715;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713, 73u);
      backing.DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713 = DEF_ret_ifc_dmhc_new_gslots_0_58_BITS_82_TO_10___d713;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_0___d658, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_0___d658 = DEF_ret_ifc_dmhc_new_gslots_0___d658;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719 = DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10_17__ETC___d719;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717, 73u);
      backing.DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717 = DEF_ret_ifc_dmhc_new_gslots_1_56_BITS_82_TO_10___d717;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_1___d656, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_1___d656 = DEF_ret_ifc_dmhc_new_gslots_1___d656;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723 = DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10_21__ETC___d723;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721, 73u);
      backing.DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721 = DEF_ret_ifc_dmhc_new_gslots_2_54_BITS_82_TO_10___d721;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_2___d654, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_2___d654 = DEF_ret_ifc_dmhc_new_gslots_2___d654;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727 = DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10_25__ETC___d727;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725, 73u);
      backing.DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725 = DEF_ret_ifc_dmhc_new_gslots_3_52_BITS_82_TO_10___d725;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_3___d652, 83u);
      backing.DEF_ret_ifc_dmhc_new_gslots_3___d652 = DEF_ret_ifc_dmhc_new_gslots_3___d652;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_mslot___d516, 102u);
      backing.DEF_ret_ifc_dmhc_new_mslot___d516 = DEF_ret_ifc_dmhc_new_mslot___d516;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260 = DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10__ETC___d260;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257, 73u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257 = DEF_ret_ifc_dmhc_repair_gslots_0_10_BITS_82_TO_10___d257;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_0___d210, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_0___d210 = DEF_ret_ifc_dmhc_repair_gslots_0___d210;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265 = DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10__ETC___d265;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262, 73u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262 = DEF_ret_ifc_dmhc_repair_gslots_1_08_BITS_82_TO_10___d262;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_1___d208, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_1___d208 = DEF_ret_ifc_dmhc_repair_gslots_1___d208;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270 = DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10__ETC___d270;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267, 73u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267 = DEF_ret_ifc_dmhc_repair_gslots_2_06_BITS_82_TO_10___d267;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_2___d206, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_2___d206 = DEF_ret_ifc_dmhc_repair_gslots_2___d206;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275 = DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10__ETC___d275;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272, 73u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272 = DEF_ret_ifc_dmhc_repair_gslots_3_04_BITS_82_TO_10___d272;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_3___d204, 83u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_3___d204 = DEF_ret_ifc_dmhc_repair_gslots_3___d204;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741, 1u);
      backing.DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741 = DEF_ret_ifc_dmhc_victim_gslot_39_BITS_1_TO_0_40_EQ_0___d741;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_victim_gslot___d739, 83u);
      backing.DEF_ret_ifc_dmhc_victim_gslot___d739 = DEF_ret_ifc_dmhc_victim_gslot___d739;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_readDataFifo_first____d956, 66u);
      backing.DEF_ret_ifc_readDataFifo_first____d956 = DEF_ret_ifc_readDataFifo_first____d956;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h85650, 64u);
      backing.DEF_v___1__h85650 = DEF_v___1__h85650;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h96520, 64u);
      backing.DEF_v___1__h96520 = DEF_v___1__h96520;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h97289, 64u);
      backing.DEF_v___1__h97289 = DEF_v___1__h97289;
      vcd_write_val(sim_hdl, num++, DEF_v__h83595, 64u);
      backing.DEF_v__h83595 = DEF_v__h83595;
      vcd_write_val(sim_hdl, num++, DEF_v__h84259, 64u);
      backing.DEF_v__h84259 = DEF_v__h84259;
      vcd_write_val(sim_hdl, num++, DEF_v__h84822, 64u);
      backing.DEF_v__h84822 = DEF_v__h84822;
      vcd_write_val(sim_hdl, num++, DEF_v__h85001, 64u);
      backing.DEF_v__h85001 = DEF_v__h85001;
      vcd_write_val(sim_hdl, num++, DEF_v__h96430, 64u);
      backing.DEF_v__h96430 = DEF_v__h96430;
      vcd_write_val(sim_hdl, num++, DEF_v__h96689, 64u);
      backing.DEF_v__h96689 = DEF_v__h96689;
      vcd_write_val(sim_hdl, num++, DEF_v__h96819, 64u);
      backing.DEF_v__h96819 = DEF_v__h96819;
      vcd_write_val(sim_hdl, num++, DEF_v__h97091, 64u);
      backing.DEF_v__h97091 = DEF_v__h97091;
      vcd_write_val(sim_hdl, num++, DEF_v_snd__h97320, 65u);
      backing.DEF_v_snd__h97320 = DEF_v_snd__h97320;
      vcd_write_val(sim_hdl, num++, DEF_value__h97151, 65u);
      backing.DEF_value__h97151 = DEF_value__h97151;
      vcd_write_val(sim_hdl, num++, DEF_x2__h83651, 8u);
      backing.DEF_x2__h83651 = DEF_x2__h83651;
      vcd_write_val(sim_hdl, num++, DEF_x2__h97421, 8u);
      backing.DEF_x2__h97421 = DEF_x2__h97421;
      vcd_write_val(sim_hdl, num++, DEF_x__h83187, 8u);
      backing.DEF_x__h83187 = DEF_x__h83187;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h17927, 65u);
      backing.DEF_x_a_read_value__h17927 = DEF_x_a_read_value__h17927;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h30283, 65u);
      backing.DEF_x_a_read_value__h30283 = DEF_x_a_read_value__h30283;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h30400, 65u);
      backing.DEF_x_a_read_value__h30400 = DEF_x_a_read_value__h30400;
      vcd_write_val(sim_hdl, num++, DEF_x_a_read_value__h30517, 65u);
      backing.DEF_x_a_read_value__h30517 = DEF_x_a_read_value__h30517;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h2155, 65u);
      backing.DEF_x_wget__h2155 = DEF_x_wget__h2155;
      vcd_write_val(sim_hdl, num++, PORT_EN_add_entry_put, 1u);
      backing.PORT_EN_add_entry_put = PORT_EN_add_entry_put;
      vcd_write_val(sim_hdl, num++, PORT_add_entry_put, 101u);
      backing.PORT_add_entry_put = PORT_add_entry_put;
      vcd_write_val(sim_hdl, num++, PORT_lookupPort_response_get, 66u);
      backing.PORT_lookupPort_response_get = PORT_lookupPort_response_get;
      vcd_write_val(sim_hdl, num++, PORT_modify_entry_put, 73u);
      backing.PORT_modify_entry_put = PORT_modify_entry_put;
    }
}

void MOD_mkMatchTable_ModuleForForLoop::vcd_prims(tVCDDumpType dt,
						  MOD_mkMatchTable_ModuleForForLoop &backing)
{
  INST_ret_ifc_delay2_ff.dump_VCD(dt, backing.INST_ret_ifc_delay2_ff);
  INST_ret_ifc_delay_ff.dump_VCD(dt, backing.INST_ret_ifc_delay_ff);
  INST_ret_ifc_dmhc_evictee_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_0);
  INST_ret_ifc_dmhc_evictee_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_1);
  INST_ret_ifc_dmhc_evictee_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_2);
  INST_ret_ifc_dmhc_evictee_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_3);
  INST_ret_ifc_dmhc_evictee_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_0);
  INST_ret_ifc_dmhc_evictee_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_1);
  INST_ret_ifc_dmhc_evictee_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_2);
  INST_ret_ifc_dmhc_evictee_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_3);
  INST_ret_ifc_dmhc_evictee_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_mslot);
  INST_ret_ifc_dmhc_hash_units_0_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_g_table);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_0_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_0_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_init);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_is_miss);
  INST_ret_ifc_dmhc_hash_units_1_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_g_table);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_1_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_1_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_init);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_is_miss);
  INST_ret_ifc_dmhc_hash_units_2_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_g_table);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_2_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_2_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_init);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_is_miss);
  INST_ret_ifc_dmhc_hash_units_3_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_g_table);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_3_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_3_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_init);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_is_miss);
  INST_ret_ifc_dmhc_inited.dump_VCD(dt, backing.INST_ret_ifc_dmhc_inited);
  INST_ret_ifc_dmhc_is_hit_wire.dump_VCD(dt, backing.INST_ret_ifc_dmhc_is_hit_wire);
  INST_ret_ifc_dmhc_ldvn_abort.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_abort);
  INST_ret_ifc_dmhc_ldvn_start_reg.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg_1);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg_2);
  INST_ret_ifc_dmhc_ldvn_start_wire.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_wire);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_VCD(dt,
						    backing.INST_ret_ifc_dmhc_ldvn_state_can_overlap);
  INST_ret_ifc_dmhc_ldvn_state_fired.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_fired);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_fired_1);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_VCD(dt,
						   backing.INST_ret_ifc_dmhc_ldvn_state_mkFSMstate);
  INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_VCD(dt,
						   backing.INST_ret_ifc_dmhc_ldvn_state_overlap_pw);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_set_pw);
  INST_ret_ifc_dmhc_m_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_m_table);
  INST_ret_ifc_dmhc_miss_service.dump_VCD(dt, backing.INST_ret_ifc_dmhc_miss_service);
  INST_ret_ifc_dmhc_mslot_counter.dump_VCD(dt, backing.INST_ret_ifc_dmhc_mslot_counter);
  INST_ret_ifc_dmhc_mslot_replacement_abort.dump_VCD(dt,
						     backing.INST_ret_ifc_dmhc_mslot_replacement_abort);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_VCD(dt,
							 backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg_1);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg_2);
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_VCD(dt,
							  backing.INST_ret_ifc_dmhc_mslot_replacement_start_wire);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_VCD(dt,
								 backing.INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_state_fired);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_VCD(dt,
							     backing.INST_ret_ifc_dmhc_mslot_replacement_state_fired_1);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_VCD(dt,
								backing.INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate);
  INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_VCD(dt,
								backing.INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_VCD(dt,
							    backing.INST_ret_ifc_dmhc_mslot_replacement_state_set_pw);
  INST_ret_ifc_dmhc_mslot_to_repair.dump_VCD(dt, backing.INST_ret_ifc_dmhc_mslot_to_repair);
  INST_ret_ifc_dmhc_new_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_0);
  INST_ret_ifc_dmhc_new_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_1);
  INST_ret_ifc_dmhc_new_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_2);
  INST_ret_ifc_dmhc_new_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_3);
  INST_ret_ifc_dmhc_new_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_0);
  INST_ret_ifc_dmhc_new_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_1);
  INST_ret_ifc_dmhc_new_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_2);
  INST_ret_ifc_dmhc_new_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_3);
  INST_ret_ifc_dmhc_new_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_mslot);
  INST_ret_ifc_dmhc_rec_value.dump_VCD(dt, backing.INST_ret_ifc_dmhc_rec_value);
  INST_ret_ifc_dmhc_repair_g_index.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_g_index);
  INST_ret_ifc_dmhc_repair_gslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslot);
  INST_ret_ifc_dmhc_repair_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_0);
  INST_ret_ifc_dmhc_repair_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_1);
  INST_ret_ifc_dmhc_repair_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_2);
  INST_ret_ifc_dmhc_repair_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_3);
  INST_ret_ifc_dmhc_repair_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_0);
  INST_ret_ifc_dmhc_repair_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_1);
  INST_ret_ifc_dmhc_repair_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_2);
  INST_ret_ifc_dmhc_repair_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_3);
  INST_ret_ifc_dmhc_repair_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_mslot);
  INST_ret_ifc_dmhc_stage.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage);
  INST_ret_ifc_dmhc_stage1_ff.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage1_ff);
  INST_ret_ifc_dmhc_stage2_ff.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage2_ff);
  INST_ret_ifc_dmhc_victim_g_index.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_g_index);
  INST_ret_ifc_dmhc_victim_gslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_gslot);
  INST_ret_ifc_dmhc_victim_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_mslot);
  INST_ret_ifc_dmhc_victim_mslot_addr.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_mslot_addr);
  INST_ret_ifc_readDataFifo.dump_VCD(dt, backing.INST_ret_ifc_readDataFifo);
  INST_ret_ifc_readReqFifo.dump_VCD(dt, backing.INST_ret_ifc_readReqFifo);
}
