0.7
2020.2
Oct 14 2022
05:20:55
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sim_1/new/uart_rx_test.v,1671661031,verilog,,,,uart_rx_test,,,,,,,,
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sim_1/new/uart_test.v,1671658850,verilog,,,,uart_test,,,,,,,,
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/FIFO.v,1671649029,verilog,,C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/baud_rate_generator.v,,FIFO,,,,,,,,
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/baud_rate_generator.v,1671654060,verilog,,C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/uart_rx.v,,baud_rate_generator,,,,,,,,
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/uart.v,1671658318,verilog,,C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/uart_rx.v,,uart,,,,,,,,
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/uart_rx.v,1671655472,verilog,,C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sim_1/new/uart_rx_test.v,,uart_rx,,,,,,,,
C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sources_1/new/uart_tx.v,1671653385,verilog,,C:/Projects/FPGA-Intro/UART_Interface/UART_Interface.srcs/sim_1/new/uart_test.v,,uart_tx,,,,,,,,
