<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 23 13:37:34 2025


Command Line:  synthesis -f FIR_impl1_lattice.synproj -gui -msgset D:/RTL_FPGA/VHDL/FIR_1/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = FIR.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/VHDL/FIR_1/impl1 (searchpath added)
-p D:/RTL_FPGA/VHDL/FIR_1 (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/VHDL/FIR_1/FIR.vhd
VHDL design file = D:/RTL_FPGA/VHDL/FIR_1/d_ff.vhd
NGD file = FIR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/RTL_FPGA/VHDL/FIR_1/impl1". VHDL-1504
Analyzing VHDL file d:/rtl_fpga/vhdl/fir_1/fir.vhd. VHDL-1481
INFO - synthesis: d:/rtl_fpga/vhdl/fir_1/fir.vhd(5): analyzing entity fir. VHDL-1012
INFO - synthesis: d:/rtl_fpga/vhdl/fir_1/fir.vhd(18): analyzing architecture behavioral. VHDL-1010
unit FIR is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/rtl_fpga/vhdl/fir_1/d_ff.vhd. VHDL-1481
unit FIR is not yet analyzed. VHDL-1485
unit FIR is not yet analyzed. VHDL-1485
d:/rtl_fpga/vhdl/fir_1/fir.vhd(5): executing FIR(behavioral)

WARNING - synthesis: d:/rtl_fpga/vhdl/fir_1/fir.vhd(16): replacing existing netlist FIR(behavioral). VHDL-1205
Top module name (VHDL): FIR
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = FIR.





######### Begin FIR Info ########


Number of FIR filters recognized: 1



######### End FIR Info ########


WARNING - synthesis: Bit 3 of Register \i65/mult_25_rep_6_e1 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/mult_25_rep_6_e1 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/mult_25_rep_6_e1 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/mult_25_rep_6_e1 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/mult_25_rep_6_e3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/mult_25_rep_6_e2 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/mult_25_rep_6_e2 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/mult_25_rep_6_e2 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/mult_25_rep_6_e2 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/mult_31_e3 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/mult_25_e3 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/sum_c0c1_ret3_rep_7_e1 is stuck at Zero
WARNING - synthesis: d:/rtl_fpga/vhdl/fir_1/fir.vhd(56): Register \i65/sum_c0c1_ret3_i3 clock is stuck at Zero. VDB-5035
WARNING - synthesis: Bit 7 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: Bit 6 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: Bit 5 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: Bit 4 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: Bit 2 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: Bit 1 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: Bit 0 of Register _add_1_e3 is stuck at Zero
WARNING - synthesis: d:/rtl_fpga/vhdl/fir_1/fir.vhd(63): Register \i65/sum_c0c1c2_i3 clock is stuck at Zero. VDB-5035
WARNING - synthesis: Bit 7 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/mult_24_e3 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/sum_c0c1_ret3_rep_7_e2 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/sum_c0c1_ret3_rep_7_e3 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \i65/sum_c0c1_ret3_e2 is stuck at Zero
Mapped 1 DMALU(s).

######## Missing driver on net n546. Patching with GND.
######## Missing driver on net n545. Patching with GND.
GSR instance connected to net n612.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in FIR_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file FIR_impl1.ngd.

################### Begin Area Report (FIR)######################
Number of register bits => 20 of 24879 (0 % )
ALU54B => 1
FD1P3AX => 4
FD1S3AX => 16
GSR => 1
IB => 9
LUT4 => 24
MULT18X18D => 2
MULT9X9D => 1
OB => 8
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 24
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : CL_c, loads : 12
  Net : clk_c_enable_4, loads : 4
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Ca_c_1, loads : 15
  Net : CL_c, loads : 12
  Net : Ca_c_0, loads : 10
  Net : x_c_3, loads : 8
  Net : x_c_2, loads : 8
  Net : x_c_1, loads : 8
  Net : x_c_0, loads : 8
  Net : reset_c, loads : 4
  Net : clk_c_enable_4, loads : 4
  Net : n663, loads : 4
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  379.651 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 94.117  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.203  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
