// Seed: 978895597
`default_nettype wire
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7
);
  type_9(
      id_2, id_6
  );
  assign id_3 = 1;
  assign id_4 = 1;
  always @(posedge 1) begin
    if (1) id_4 <= 1;
  end
  type_10(
      1, 1, id_1, id_7[1 : 1], id_0, id_5
  );
endmodule
