Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 80 ns : File "C:/Verilog/04_02/blocking/blocking.srcs/sim_1/new/sim_logic.v" Line 36
