Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o G:/RegularCPU_withNoIO/TestALU_isim_beh.exe -prj G:/RegularCPU_withNoIO/TestALU_beh.prj work.TestALU 
ISim P.40xd (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "G:/RegularCPU_withNoIO/ALU.vhd" into library work
Parsing VHDL file "G:/RegularCPU_withNoIO/TestALU.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 66792 KB
Fuse CPU Usage: 343 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity testalu
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable G:/RegularCPU_withNoIO/TestALU_isim_beh.exe
Fuse Memory Usage: 82732 KB
Fuse CPU Usage: 453 ms
