Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 10:42:28 2020
| Host         : LAPTOP-EGPC0TEM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file virtual_oscilloscope_control_sets_placed.rpt
| Design       : virtual_oscilloscope
| Device       : xc7s15
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            1 |
|      4 |            1 |
|     10 |            2 |
|     12 |            3 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             183 |           61 |
| No           | No                    | Yes                    |               9 |            5 |
| No           | Yes                   | No                     |              74 |           29 |
| Yes          | No                    | No                     |             114 |           36 |
| Yes          | No                    | Yes                    |              32 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                   Enable Signal                   |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  signal_pulse_o_BUFG                    |                                                   | Driver_ADC0/Freq_Cal0/Delta_Clear_Flag                                        |                1 |              1 |
|  clk_10/inst/clk_out2                   |                                                   | Driver_ADC0/cnt[0]_i_2_n_0                                                    |                2 |              2 |
|  clk_10/inst/clk_out1                   |                                                   | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
| ~key_mode_IBUF_BUFG                     |                                                   |                                                                               |                1 |              3 |
|  clk_10/inst/clk_out1                   |                                                   | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_10/inst/clk_out1                   |                                                   | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                5 |             10 |
|  clk_10/inst/clk_out1                   | Driver_ADC0/enb_reg_n_0_repN_1                    |                                                                               |                2 |             10 |
|  clk_10/inst/clk_out1                   | Driver_HDMI0/Set_X0_carry__0_n_2                  |                                                                               |                7 |             12 |
|  clk_10/inst/clk_out1                   | Driver_HDMI0/Set_Y0_carry__0_n_2                  |                                                                               |                6 |             12 |
|  clk_10/inst/clk_out1                   | Driver_HDMI0/VSync_Cnt0                           |                                                                               |                3 |             12 |
|  signal_pulse_o_BUFG                    | Driver_ADC0/Freq_Cal0/Period[15]_i_1_n_0          |                                                                               |                5 |             16 |
|  Driver_ADC0/Clk_Division_ADC/Clk_reg_0 |                                                   |                                                                               |                4 |             16 |
|  u_generator/Read_Addr_reg[15]_i_2_n_0  |                                                   |                                                                               |                5 |             17 |
|  clk_10/inst/clk_out2                   |                                                   | Driver_ADC0/Clk_Division_ADC/Count0                                           |                8 |             32 |
|  clk_10/inst/clk_out1                   |                                                   | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             32 |
|  clk_10/inst/clk_out1                   | Driver_ADC0/cnt_flag                              | Driver_ADC0/cnt[0]_i_2_n_0                                                    |               11 |             32 |
|  clk_10/inst/clk_out2                   |                                                   |                                                                               |               17 |             45 |
|  signal_pulse_o_BUFG                    | Driver_ADC0/Freq_Cal0/Measure_Num_Cnt[19]_i_1_n_0 |                                                                               |               13 |             52 |
|  clk_10/inst/clk_out1                   |                                                   |                                                                               |               34 |            102 |
+-----------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


