
*** Running vivado
    with args -log AppCombi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AppCombi_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AppCombi_top.tcl -notrace
Command: synth_design -top AppCombi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1146.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AppCombi_top' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:43]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (2#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:90]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (3#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (4#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-3491] module 'Bin2DualBCD' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd:34' bound to instance 'inst_Bin2DualBCD' of component 'Bin2DualBCD' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd:42]
INFO: [Synth 8-3491] module 'Bin2DualBCD_NS' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd:34' bound to instance 'inst_Bin2DualBCD_NS' of component 'Bin2DualBCD_NS' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD_NS' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD_NS' (5#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd:40]
INFO: [Synth 8-3491] module 'Bin2DualBCD_S' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd:34' bound to instance 'inst_Bin2DualBCD_S' of component 'Bin2DualBCD_S' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD_S' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD_S' (6#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd:40]
INFO: [Synth 8-3491] module 'Moins_5' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd:34' bound to instance 'inst_Moins_5' of component 'Moins_5' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Moins_5' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd:39]
INFO: [Synth 8-3491] module 'Add4bits' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:34' bound to instance 'inst_Add4bits' of component 'Add4bits' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Add4bits' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:42]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addA' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add1bit' (7#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:42]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addB' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:66]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addC' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:75]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addD' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'Add4bits' (8#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Moins_5' (9#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD' (10#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd:42]
INFO: [Synth 8-3491] module 'decodeur3_8' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd:34' bound to instance 'inst_deco' of component 'decodeur3_8' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:164]
INFO: [Synth 8-638] synthesizing module 'decodeur3_8' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decodeur3_8' (11#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd:39]
INFO: [Synth 8-3491] module 'Fct2_3' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd:34' bound to instance 'inst_2_3' of component 'Fct2_3' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'Fct2_3' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd:39]
INFO: [Synth 8-3491] module 'Add12bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:34' bound to instance 'inst_add12bit_1' of component 'Add12bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Add12bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:42]
INFO: [Synth 8-3491] module 'Add4bits' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:34' bound to instance 'inst_Add4_1' of component 'Add4bits' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Add4bits__parameterized1' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:42]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addA' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:57]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addB' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:66]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addC' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:75]
INFO: [Synth 8-3491] module 'Add1bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd:34' bound to instance 'inst_addD' of component 'Add1bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'Add4bits__parameterized1' (11#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:42]
INFO: [Synth 8-3491] module 'Add4bits' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:34' bound to instance 'inst_Add4_2' of component 'Add4bits' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:66]
INFO: [Synth 8-3491] module 'Add4bits' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd:34' bound to instance 'inst_Add4_3' of component 'Add4bits' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Add12bit' (12#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:42]
INFO: [Synth 8-3491] module 'Add12bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:34' bound to instance 'inst_add12bit_2' of component 'Add12bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd:69]
INFO: [Synth 8-3491] module 'Add12bit' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd:34' bound to instance 'inst_add12bit_3' of component 'Add12bit' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Fct2_3' (13#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd:39]
INFO: [Synth 8-3491] module 'Parite' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd:34' bound to instance 'inst_parite' of component 'Parite' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Parite' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd:45]
WARNING: [Synth 8-614] signal 'parite_temp' is read in the process but is not in the sensitivity list [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Parite' (14#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd:40]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd:34' bound to instance 'inst_mux' of component 'MUX' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:183]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'MUX' (15#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'AppCombi_top' (16#1) [C:/Users/Félix/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:43]
TclStackFree: incorrect freePtr. Call out of sequence?
