int\r\ngm100_identify(struct nvkm_device *device)\r\n{\r\nswitch (device->chipset) {\r\ncase 0x117:\r\ndevice->cname = "GM107";\r\ndevice->oclass[NVDEV_SUBDEV_VBIOS ] = &nvkm_bios_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_GPIO ] = gk104_gpio_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_I2C ] = gf110_i2c_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_FUSE ] = &gm107_fuse_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_CLK ] = &gk104_clk_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_THERM ] = &gm107_therm_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_DEVINIT] = gm107_devinit_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_MC ] = gk20a_mc_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_BUS ] = gf100_bus_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_TIMER ] = &gk20a_timer_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_FB ] = gm107_fb_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_LTC ] = gm107_ltc_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_IBUS ] = &gk104_ibus_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_MMU ] = &gf100_mmu_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_BAR ] = &gf100_bar_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_PMU ] = gk208_pmu_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;\r\n#endif\r\ndevice->oclass[NVDEV_ENGINE_DMAOBJ ] = gf110_dmaeng_oclass;\r\ndevice->oclass[NVDEV_ENGINE_FIFO ] = gk208_fifo_oclass;\r\ndevice->oclass[NVDEV_ENGINE_SW ] = gf100_sw_oclass;\r\ndevice->oclass[NVDEV_ENGINE_GR ] = gm107_gr_oclass;\r\ndevice->oclass[NVDEV_ENGINE_DISP ] = gm107_disp_oclass;\r\ndevice->oclass[NVDEV_ENGINE_CE0 ] = &gk104_ce0_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_CE1 ] = &gk104_ce1_oclass;\r\n#endif\r\ndevice->oclass[NVDEV_ENGINE_CE2 ] = &gk104_ce2_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;\r\n#endif\r\nbreak;\r\ncase 0x124:\r\ndevice->cname = "GM204";\r\ndevice->oclass[NVDEV_SUBDEV_VBIOS ] = &nvkm_bios_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_GPIO ] = gk104_gpio_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_I2C ] = gm204_i2c_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_FUSE ] = &gm107_fuse_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_CLK ] = &gk104_clk_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_THERM ] = &gm107_therm_oclass;\r\n#endif\r\ndevice->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_DEVINIT] = gm204_devinit_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_MC ] = gk20a_mc_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_BUS ] = gf100_bus_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_TIMER ] = &gk20a_timer_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_FB ] = gm107_fb_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_LTC ] = gm107_ltc_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_IBUS ] = &gk104_ibus_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_MMU ] = &gf100_mmu_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_BAR ] = &gf100_bar_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_PMU ] = gk208_pmu_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;\r\n#endif\r\ndevice->oclass[NVDEV_ENGINE_DMAOBJ ] = gf110_dmaeng_oclass;\r\ndevice->oclass[NVDEV_ENGINE_FIFO ] = gm204_fifo_oclass;\r\ndevice->oclass[NVDEV_ENGINE_SW ] = gf100_sw_oclass;\r\ndevice->oclass[NVDEV_ENGINE_GR ] = gm204_gr_oclass;\r\ndevice->oclass[NVDEV_ENGINE_DISP ] = gm204_disp_oclass;\r\ndevice->oclass[NVDEV_ENGINE_CE0 ] = &gm204_ce0_oclass;\r\ndevice->oclass[NVDEV_ENGINE_CE1 ] = &gm204_ce1_oclass;\r\ndevice->oclass[NVDEV_ENGINE_CE2 ] = &gm204_ce2_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;\r\n#endif\r\nbreak;\r\ncase 0x126:\r\ndevice->cname = "GM206";\r\ndevice->oclass[NVDEV_SUBDEV_VBIOS ] = &nvkm_bios_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_GPIO ] = gk104_gpio_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_I2C ] = gm204_i2c_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_FUSE ] = &gm107_fuse_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_CLK ] = &gk104_clk_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_THERM ] = &gm107_therm_oclass;\r\n#endif\r\ndevice->oclass[NVDEV_SUBDEV_MXM ] = &nv50_mxm_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_DEVINIT] = gm204_devinit_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_MC ] = gk20a_mc_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_BUS ] = gf100_bus_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_TIMER ] = &gk20a_timer_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_FB ] = gm107_fb_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_LTC ] = gm107_ltc_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_IBUS ] = &gk104_ibus_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_INSTMEM] = nv50_instmem_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_MMU ] = &gf100_mmu_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_BAR ] = &gf100_bar_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_PMU ] = gk208_pmu_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;\r\n#endif\r\ndevice->oclass[NVDEV_ENGINE_DMAOBJ ] = gf110_dmaeng_oclass;\r\ndevice->oclass[NVDEV_ENGINE_FIFO ] = gm204_fifo_oclass;\r\ndevice->oclass[NVDEV_ENGINE_SW ] = gf100_sw_oclass;\r\ndevice->oclass[NVDEV_ENGINE_GR ] = gm206_gr_oclass;\r\ndevice->oclass[NVDEV_ENGINE_DISP ] = gm204_disp_oclass;\r\ndevice->oclass[NVDEV_ENGINE_CE0 ] = &gm204_ce0_oclass;\r\ndevice->oclass[NVDEV_ENGINE_CE1 ] = &gm204_ce1_oclass;\r\ndevice->oclass[NVDEV_ENGINE_CE2 ] = &gm204_ce2_oclass;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;\r\n#endif\r\nbreak;\r\ndefault:\r\nnv_fatal(device, "unknown Maxwell chipset\n");\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}
