<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart5.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart5.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart5_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart5_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a361453e6b07f7f34edeed25fc30a357c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a361453e6b07f7f34edeed25fc30a357c">REG_USART5_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008200U)</td></tr>
<tr class="memdesc:a361453e6b07f7f34edeed25fc30a357c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Control Register  <a href="#a361453e6b07f7f34edeed25fc30a357c">More...</a><br /></td></tr>
<tr class="separator:a361453e6b07f7f34edeed25fc30a357c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9df05f752b5fc583056cb2b4be57994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#af9df05f752b5fc583056cb2b4be57994">REG_USART5_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008204U)</td></tr>
<tr class="memdesc:af9df05f752b5fc583056cb2b4be57994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Mode Register  <a href="#af9df05f752b5fc583056cb2b4be57994">More...</a><br /></td></tr>
<tr class="separator:af9df05f752b5fc583056cb2b4be57994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21db62e0fb1ef66ad6fec602994b3097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a21db62e0fb1ef66ad6fec602994b3097">REG_USART5_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008208U)</td></tr>
<tr class="memdesc:a21db62e0fb1ef66ad6fec602994b3097"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Interrupt Enable Register  <a href="#a21db62e0fb1ef66ad6fec602994b3097">More...</a><br /></td></tr>
<tr class="separator:a21db62e0fb1ef66ad6fec602994b3097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548e53a29c4c8782ce62703acdf9c6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a548e53a29c4c8782ce62703acdf9c6e3">REG_USART5_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000820CU)</td></tr>
<tr class="memdesc:a548e53a29c4c8782ce62703acdf9c6e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Interrupt Disable Register  <a href="#a548e53a29c4c8782ce62703acdf9c6e3">More...</a><br /></td></tr>
<tr class="separator:a548e53a29c4c8782ce62703acdf9c6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fc2074f49e9b922dcb2a5467989d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#af6fc2074f49e9b922dcb2a5467989d3c">REG_USART5_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008210U)</td></tr>
<tr class="memdesc:af6fc2074f49e9b922dcb2a5467989d3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Interrupt Mask Register  <a href="#af6fc2074f49e9b922dcb2a5467989d3c">More...</a><br /></td></tr>
<tr class="separator:af6fc2074f49e9b922dcb2a5467989d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4905cdec47deefbbec599f62090edb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a4905cdec47deefbbec599f62090edb19">REG_USART5_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008214U)</td></tr>
<tr class="memdesc:a4905cdec47deefbbec599f62090edb19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Channel Status Register  <a href="#a4905cdec47deefbbec599f62090edb19">More...</a><br /></td></tr>
<tr class="separator:a4905cdec47deefbbec599f62090edb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b126fcfb36fb9a5370b052d60a22c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#ad6b126fcfb36fb9a5370b052d60a22c5">REG_USART5_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008218U)</td></tr>
<tr class="memdesc:ad6b126fcfb36fb9a5370b052d60a22c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Receive Holding Register  <a href="#ad6b126fcfb36fb9a5370b052d60a22c5">More...</a><br /></td></tr>
<tr class="separator:ad6b126fcfb36fb9a5370b052d60a22c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc2e8abe1d600fb8dd1fb24acea04dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#afbc2e8abe1d600fb8dd1fb24acea04dc">REG_USART5_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000821CU)</td></tr>
<tr class="memdesc:afbc2e8abe1d600fb8dd1fb24acea04dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Transmit Holding Register  <a href="#afbc2e8abe1d600fb8dd1fb24acea04dc">More...</a><br /></td></tr>
<tr class="separator:afbc2e8abe1d600fb8dd1fb24acea04dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1513d795c69d9b64cc77afc5c5675a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a2c1513d795c69d9b64cc77afc5c5675a">REG_USART5_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008220U)</td></tr>
<tr class="memdesc:a2c1513d795c69d9b64cc77afc5c5675a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Baud Rate Generator Register  <a href="#a2c1513d795c69d9b64cc77afc5c5675a">More...</a><br /></td></tr>
<tr class="separator:a2c1513d795c69d9b64cc77afc5c5675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338ce8f0b3d6c320a26fca87051838ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a338ce8f0b3d6c320a26fca87051838ad">REG_USART5_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008224U)</td></tr>
<tr class="memdesc:a338ce8f0b3d6c320a26fca87051838ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Receiver Time-out Register  <a href="#a338ce8f0b3d6c320a26fca87051838ad">More...</a><br /></td></tr>
<tr class="separator:a338ce8f0b3d6c320a26fca87051838ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce5192bd0bbeabb86d3f083bd806655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a4ce5192bd0bbeabb86d3f083bd806655">REG_USART5_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008228U)</td></tr>
<tr class="memdesc:a4ce5192bd0bbeabb86d3f083bd806655"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Transmitter Timeguard Register  <a href="#a4ce5192bd0bbeabb86d3f083bd806655">More...</a><br /></td></tr>
<tr class="separator:a4ce5192bd0bbeabb86d3f083bd806655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a19d8c6db28f8282e7deba3bb117097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a5a19d8c6db28f8282e7deba3bb117097">REG_USART5_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008240U)</td></tr>
<tr class="memdesc:a5a19d8c6db28f8282e7deba3bb117097"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART FI DI Ratio Register  <a href="#a5a19d8c6db28f8282e7deba3bb117097">More...</a><br /></td></tr>
<tr class="separator:a5a19d8c6db28f8282e7deba3bb117097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa271043cd39d773d0537d283940ec788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#aa271043cd39d773d0537d283940ec788">REG_USART5_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008244U)</td></tr>
<tr class="memdesc:aa271043cd39d773d0537d283940ec788"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Number of Errors Register  <a href="#aa271043cd39d773d0537d283940ec788">More...</a><br /></td></tr>
<tr class="separator:aa271043cd39d773d0537d283940ec788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe75ec8542ad4ba10996e7a05a5abaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a3fe75ec8542ad4ba10996e7a05a5abaf">REG_USART5_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008254U)</td></tr>
<tr class="memdesc:a3fe75ec8542ad4ba10996e7a05a5abaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART LIN Mode Register  <a href="#a3fe75ec8542ad4ba10996e7a05a5abaf">More...</a><br /></td></tr>
<tr class="separator:a3fe75ec8542ad4ba10996e7a05a5abaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1117e38f7c278bb6881a0c1c7b2f054a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a1117e38f7c278bb6881a0c1c7b2f054a">REG_USART5_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008258U)</td></tr>
<tr class="memdesc:a1117e38f7c278bb6881a0c1c7b2f054a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART LIN Identifier Register  <a href="#a1117e38f7c278bb6881a0c1c7b2f054a">More...</a><br /></td></tr>
<tr class="separator:a1117e38f7c278bb6881a0c1c7b2f054a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032756bd385d48c7439930ac77003d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a032756bd385d48c7439930ac77003d7f">REG_USART5_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000825CU)</td></tr>
<tr class="memdesc:a032756bd385d48c7439930ac77003d7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART LIN Baud Rate Register  <a href="#a032756bd385d48c7439930ac77003d7f">More...</a><br /></td></tr>
<tr class="separator:a032756bd385d48c7439930ac77003d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd61fd9f85a5df295001b68522edaac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#afd61fd9f85a5df295001b68522edaac4">REG_USART5_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008290U)</td></tr>
<tr class="memdesc:afd61fd9f85a5df295001b68522edaac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Comparison Register  <a href="#afd61fd9f85a5df295001b68522edaac4">More...</a><br /></td></tr>
<tr class="separator:afd61fd9f85a5df295001b68522edaac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fe891e696bf3c1b243c589da5243e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a69fe891e696bf3c1b243c589da5243e6">REG_USART5_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400082E4U)</td></tr>
<tr class="memdesc:a69fe891e696bf3c1b243c589da5243e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Write Protection Mode Register  <a href="#a69fe891e696bf3c1b243c589da5243e6">More...</a><br /></td></tr>
<tr class="separator:a69fe891e696bf3c1b243c589da5243e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43590b052c995fe21d138c5f65561e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a43590b052c995fe21d138c5f65561e89">REG_USART5_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400082E8U)</td></tr>
<tr class="memdesc:a43590b052c995fe21d138c5f65561e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) USART Write Protection Status Register  <a href="#a43590b052c995fe21d138c5f65561e89">More...</a><br /></td></tr>
<tr class="separator:a43590b052c995fe21d138c5f65561e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab967e2cd2332e9dae1d9f662c4e0dc42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#ab967e2cd2332e9dae1d9f662c4e0dc42">REG_USART5_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008300U)</td></tr>
<tr class="memdesc:ab967e2cd2332e9dae1d9f662c4e0dc42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Receive Pointer Register  <a href="#ab967e2cd2332e9dae1d9f662c4e0dc42">More...</a><br /></td></tr>
<tr class="separator:ab967e2cd2332e9dae1d9f662c4e0dc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc17d4dffb1ff78c39b1e9aabd166b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a8cc17d4dffb1ff78c39b1e9aabd166b7">REG_USART5_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008304U)</td></tr>
<tr class="memdesc:a8cc17d4dffb1ff78c39b1e9aabd166b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Receive Counter Register  <a href="#a8cc17d4dffb1ff78c39b1e9aabd166b7">More...</a><br /></td></tr>
<tr class="separator:a8cc17d4dffb1ff78c39b1e9aabd166b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f7f337c30e542386e9124e008271be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#ad4f7f337c30e542386e9124e008271be">REG_USART5_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008308U)</td></tr>
<tr class="memdesc:ad4f7f337c30e542386e9124e008271be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Transmit Pointer Register  <a href="#ad4f7f337c30e542386e9124e008271be">More...</a><br /></td></tr>
<tr class="separator:ad4f7f337c30e542386e9124e008271be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496d8e4536273b25727d65e0e7400c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a496d8e4536273b25727d65e0e7400c50">REG_USART5_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000830CU)</td></tr>
<tr class="memdesc:a496d8e4536273b25727d65e0e7400c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Transmit Counter Register  <a href="#a496d8e4536273b25727d65e0e7400c50">More...</a><br /></td></tr>
<tr class="separator:a496d8e4536273b25727d65e0e7400c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c0797cf5ed06b69b5e126b1b05a37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a08c0797cf5ed06b69b5e126b1b05a37b">REG_USART5_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008310U)</td></tr>
<tr class="memdesc:a08c0797cf5ed06b69b5e126b1b05a37b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Receive Next Pointer Register  <a href="#a08c0797cf5ed06b69b5e126b1b05a37b">More...</a><br /></td></tr>
<tr class="separator:a08c0797cf5ed06b69b5e126b1b05a37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6d76eba9a4574a7be4cb37233547a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#afc6d76eba9a4574a7be4cb37233547a2">REG_USART5_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008314U)</td></tr>
<tr class="memdesc:afc6d76eba9a4574a7be4cb37233547a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Receive Next Counter Register  <a href="#afc6d76eba9a4574a7be4cb37233547a2">More...</a><br /></td></tr>
<tr class="separator:afc6d76eba9a4574a7be4cb37233547a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762804c8f4d3e67580180e68be1e95bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a762804c8f4d3e67580180e68be1e95bd">REG_USART5_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008318U)</td></tr>
<tr class="memdesc:a762804c8f4d3e67580180e68be1e95bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Transmit Next Pointer Register  <a href="#a762804c8f4d3e67580180e68be1e95bd">More...</a><br /></td></tr>
<tr class="separator:a762804c8f4d3e67580180e68be1e95bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6931d6dae96abca124f1036c8a2f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#ada6931d6dae96abca124f1036c8a2f49">REG_USART5_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000831CU)</td></tr>
<tr class="memdesc:ada6931d6dae96abca124f1036c8a2f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Transmit Next Counter Register  <a href="#ada6931d6dae96abca124f1036c8a2f49">More...</a><br /></td></tr>
<tr class="separator:ada6931d6dae96abca124f1036c8a2f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128e39f03a9f3f31db3aba0bbf55eb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a128e39f03a9f3f31db3aba0bbf55eb6b">REG_USART5_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008320U)</td></tr>
<tr class="memdesc:a128e39f03a9f3f31db3aba0bbf55eb6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Transfer Control Register  <a href="#a128e39f03a9f3f31db3aba0bbf55eb6b">More...</a><br /></td></tr>
<tr class="separator:a128e39f03a9f3f31db3aba0bbf55eb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e529fa6737b7363b4ae2780171719c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart5_8h.xhtml#a23e529fa6737b7363b4ae2780171719c">REG_USART5_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008324U)</td></tr>
<tr class="memdesc:a23e529fa6737b7363b4ae2780171719c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART5) Transfer Status Register  <a href="#a23e529fa6737b7363b4ae2780171719c">More...</a><br /></td></tr>
<tr class="separator:a23e529fa6737b7363b4ae2780171719c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2c1513d795c69d9b64cc77afc5c5675a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1513d795c69d9b64cc77afc5c5675a">&sect;&nbsp;</a></span>REG_USART5_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="afd61fd9f85a5df295001b68522edaac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd61fd9f85a5df295001b68522edaac4">&sect;&nbsp;</a></span>REG_USART5_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Comparison Register </p>

</div>
</div>
<a id="a361453e6b07f7f34edeed25fc30a357c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361453e6b07f7f34edeed25fc30a357c">&sect;&nbsp;</a></span>REG_USART5_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Control Register </p>

</div>
</div>
<a id="a4905cdec47deefbbec599f62090edb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4905cdec47deefbbec599f62090edb19">&sect;&nbsp;</a></span>REG_USART5_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Channel Status Register </p>

</div>
</div>
<a id="a5a19d8c6db28f8282e7deba3bb117097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a19d8c6db28f8282e7deba3bb117097">&sect;&nbsp;</a></span>REG_USART5_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART FI DI Ratio Register </p>

</div>
</div>
<a id="a548e53a29c4c8782ce62703acdf9c6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548e53a29c4c8782ce62703acdf9c6e3">&sect;&nbsp;</a></span>REG_USART5_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000820CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Interrupt Disable Register </p>

</div>
</div>
<a id="a21db62e0fb1ef66ad6fec602994b3097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21db62e0fb1ef66ad6fec602994b3097">&sect;&nbsp;</a></span>REG_USART5_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Interrupt Enable Register </p>

</div>
</div>
<a id="af6fc2074f49e9b922dcb2a5467989d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6fc2074f49e9b922dcb2a5467989d3c">&sect;&nbsp;</a></span>REG_USART5_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Interrupt Mask Register </p>

</div>
</div>
<a id="a032756bd385d48c7439930ac77003d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032756bd385d48c7439930ac77003d7f">&sect;&nbsp;</a></span>REG_USART5_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000825CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="a1117e38f7c278bb6881a0c1c7b2f054a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1117e38f7c278bb6881a0c1c7b2f054a">&sect;&nbsp;</a></span>REG_USART5_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART LIN Identifier Register </p>

</div>
</div>
<a id="a3fe75ec8542ad4ba10996e7a05a5abaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe75ec8542ad4ba10996e7a05a5abaf">&sect;&nbsp;</a></span>REG_USART5_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART LIN Mode Register </p>

</div>
</div>
<a id="af9df05f752b5fc583056cb2b4be57994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9df05f752b5fc583056cb2b4be57994">&sect;&nbsp;</a></span>REG_USART5_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Mode Register </p>

</div>
</div>
<a id="aa271043cd39d773d0537d283940ec788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa271043cd39d773d0537d283940ec788">&sect;&nbsp;</a></span>REG_USART5_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Number of Errors Register </p>

</div>
</div>
<a id="a128e39f03a9f3f31db3aba0bbf55eb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128e39f03a9f3f31db3aba0bbf55eb6b">&sect;&nbsp;</a></span>REG_USART5_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Transfer Control Register </p>

</div>
</div>
<a id="a23e529fa6737b7363b4ae2780171719c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e529fa6737b7363b4ae2780171719c">&sect;&nbsp;</a></span>REG_USART5_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Transfer Status Register </p>

</div>
</div>
<a id="a8cc17d4dffb1ff78c39b1e9aabd166b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc17d4dffb1ff78c39b1e9aabd166b7">&sect;&nbsp;</a></span>REG_USART5_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Receive Counter Register </p>

</div>
</div>
<a id="ad6b126fcfb36fb9a5370b052d60a22c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b126fcfb36fb9a5370b052d60a22c5">&sect;&nbsp;</a></span>REG_USART5_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Receive Holding Register </p>

</div>
</div>
<a id="afc6d76eba9a4574a7be4cb37233547a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6d76eba9a4574a7be4cb37233547a2">&sect;&nbsp;</a></span>REG_USART5_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Receive Next Counter Register </p>

</div>
</div>
<a id="a08c0797cf5ed06b69b5e126b1b05a37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c0797cf5ed06b69b5e126b1b05a37b">&sect;&nbsp;</a></span>REG_USART5_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Receive Next Pointer Register </p>

</div>
</div>
<a id="ab967e2cd2332e9dae1d9f662c4e0dc42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab967e2cd2332e9dae1d9f662c4e0dc42">&sect;&nbsp;</a></span>REG_USART5_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Receive Pointer Register </p>

</div>
</div>
<a id="a338ce8f0b3d6c320a26fca87051838ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338ce8f0b3d6c320a26fca87051838ad">&sect;&nbsp;</a></span>REG_USART5_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Receiver Time-out Register </p>

</div>
</div>
<a id="a496d8e4536273b25727d65e0e7400c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496d8e4536273b25727d65e0e7400c50">&sect;&nbsp;</a></span>REG_USART5_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000830CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Transmit Counter Register </p>

</div>
</div>
<a id="afbc2e8abe1d600fb8dd1fb24acea04dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc2e8abe1d600fb8dd1fb24acea04dc">&sect;&nbsp;</a></span>REG_USART5_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000821CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Transmit Holding Register </p>

</div>
</div>
<a id="ada6931d6dae96abca124f1036c8a2f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6931d6dae96abca124f1036c8a2f49">&sect;&nbsp;</a></span>REG_USART5_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000831CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Transmit Next Counter Register </p>

</div>
</div>
<a id="a762804c8f4d3e67580180e68be1e95bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762804c8f4d3e67580180e68be1e95bd">&sect;&nbsp;</a></span>REG_USART5_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Transmit Next Pointer Register </p>

</div>
</div>
<a id="ad4f7f337c30e542386e9124e008271be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f7f337c30e542386e9124e008271be">&sect;&nbsp;</a></span>REG_USART5_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) Transmit Pointer Register </p>

</div>
</div>
<a id="a4ce5192bd0bbeabb86d3f083bd806655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce5192bd0bbeabb86d3f083bd806655">&sect;&nbsp;</a></span>REG_USART5_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="a69fe891e696bf3c1b243c589da5243e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fe891e696bf3c1b243c589da5243e6">&sect;&nbsp;</a></span>REG_USART5_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400082E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Write Protection Mode Register </p>

</div>
</div>
<a id="a43590b052c995fe21d138c5f65561e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43590b052c995fe21d138c5f65561e89">&sect;&nbsp;</a></span>REG_USART5_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART5_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400082E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART5) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
