Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Sat Dec 27 23:13:12 2025
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_unified_top_timing_summary_routed.rpt -pb fpga_unified_top_timing_summary_routed.pb -rpx fpga_unified_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_unified_top
| Device            : xcau15p-ffvb676
| Speed File        : -1  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         32          
LUTAR-1    Warning           LUT drives async reset alert                        5           
TIMING-18  Warning           Missing input or output delay                       4           
TIMING-20  Warning           Non-clocked latch                                   16          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clock_gen/inst/mmcme4_adv_inst/PSDONE (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ctrl/FSM_onehot_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.451        0.000                      0                 2963        0.005        0.000                      0                 2947        2.000        0.000                       0                  1613  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clock_gen/inst/clk_in1                                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                                 {1.389 6.389}      10.000          100.000         
  clk_out2_clk_wiz_0                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0                                                                                 {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          
sys_clk_se                                                                                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                   4.725        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                   4.725        0.000                       0                     3  
  clk_out3_clk_wiz_0                                                                                       1.113        0.000                      0                 1643        0.005        0.000                      0                 1643        3.400        0.000                       0                  1127  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.365        0.000                      0                  992        0.013        0.000                      0                  992       24.427        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         0.518        0.000                      0                    1        8.265        0.000                      0                    1  
clk_out3_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         0.451        0.000                      0                    1        8.321        0.000                      0                    1  
clk_out3_clk_wiz_0                                                                                   clk_out2_clk_wiz_0                                                                                         0.970        0.000                      0                    1        3.067        0.000                      0                    1  
clk_out1_clk_wiz_0                                                                                   clk_out3_clk_wiz_0                                                                                         7.131        0.000                      0                    3        1.241        0.000                      0                    3  
clk_out2_clk_wiz_0                                                                                   clk_out3_clk_wiz_0                                                                                         7.951        0.000                      0                    2        0.120        0.000                      0                    2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out3_clk_wiz_0                                                                                        49.528        0.000                      0                    8                                                                        
clk_out3_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.484        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out3_clk_wiz_0                                                                                   clk_out3_clk_wiz_0                                                                                         8.309        0.000                      0                  208        0.118        0.000                      0                  208  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.779        0.000                      0                  100        0.103        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_out3_clk_wiz_0                                                                                   clk_out3_clk_wiz_0                                                                                   
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out3_clk_wiz_0                                                                                   
(none)                                                                                               clk_out3_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_out3_clk_wiz_0                                                                                                                                                                                        
(none)                                                                                                                                                                                                    clk_out3_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  clock_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 1.389 6.389 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y21   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X39Y141  sensor/FF3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X39Y141  sensor/FF3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X39Y141  sensor/FF3/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X39Y141  sensor/FF3/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X39Y141  sensor/FF3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE_DIV/I        n/a            1.499         10.000      8.501      BUFGCE_DIV_X0Y2  clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y0        clock_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X38Y141    sensor/FF1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y141    sensor/FF1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y141    sensor/FF1/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y141    sensor/FF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y141    sensor/FF1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/FF2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 3.310ns (37.849%)  route 5.435ns (62.151%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 13.053 - 10.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.622ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.565ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.913     2.621    critical_path/clk
    SLICE_X37Y141        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.714 r  critical_path/start_reg/Q
                         net (fo=1, routed)           0.054     2.768    critical_path/start_reg_n_0
    SLICE_X37Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.806 f  critical_path/lut_chain[0].INV/O
                         net (fo=1, routed)           0.105     2.911    critical_path/connection_1
    SLICE_X37Y142        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     2.951 r  critical_path/lut_chain[1].INV/O
                         net (fo=1, routed)           0.098     3.049    critical_path/connection_2
    SLICE_X38Y141        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.111 f  critical_path/lut_chain[2].INV/O
                         net (fo=1, routed)           0.045     3.156    critical_path/connection_3
    SLICE_X38Y141        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     3.194 r  critical_path/lut_chain[3].INV/O
                         net (fo=1, routed)           0.099     3.293    critical_path/connection_4
    SLICE_X37Y141        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     3.332 f  critical_path/lut_chain[4].INV/O
                         net (fo=1, routed)           0.049     3.381    critical_path/connection_5
    SLICE_X37Y141        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     3.419 r  critical_path/lut_chain[5].INV/O
                         net (fo=1, routed)           0.104     3.523    critical_path/connection_6
    SLICE_X38Y141        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     3.663 f  critical_path/lut_chain[6].INV/O
                         net (fo=1, routed)           0.188     3.851    critical_path/connection_7
    SLICE_X38Y141        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     3.890 r  critical_path/lut_chain[7].INV/O
                         net (fo=1, routed)           0.047     3.937    critical_path/connection_8
    SLICE_X38Y141        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.976 f  critical_path/lut_chain[8].INV/O
                         net (fo=1, routed)           0.106     4.082    critical_path/connection_9
    SLICE_X37Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.148 r  critical_path/lut_chain[9].INV/O
                         net (fo=1, routed)           0.050     4.198    critical_path/connection_10
    SLICE_X37Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.237 f  critical_path/lut_chain[10].INV/O
                         net (fo=1, routed)           0.109     4.346    critical_path/connection_11
    SLICE_X39Y141        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.408 r  critical_path/lut_chain[11].INV/O
                         net (fo=1, routed)           0.060     4.468    critical_path/connection_12
    SLICE_X39Y140        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.509 f  critical_path/lut_chain[12].INV/O
                         net (fo=1, routed)           0.098     4.607    critical_path/connection_13
    SLICE_X40Y140        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.671 r  critical_path/lut_chain[13].INV/O
                         net (fo=1, routed)           0.046     4.717    critical_path/connection_14
    SLICE_X40Y140        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.755 f  critical_path/lut_chain[14].INV/O
                         net (fo=1, routed)           0.098     4.853    critical_path/connection_15
    SLICE_X39Y140        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.891 r  critical_path/lut_chain[15].INV/O
                         net (fo=1, routed)           0.098     4.989    critical_path/connection_16
    SLICE_X40Y140        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.028 f  critical_path/lut_chain[16].INV/O
                         net (fo=1, routed)           0.101     5.129    critical_path/connection_17
    SLICE_X40Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.193 r  critical_path/lut_chain[17].INV/O
                         net (fo=1, routed)           0.145     5.338    critical_path/connection_18
    SLICE_X40Y141        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.401 f  critical_path/lut_chain[18].INV/O
                         net (fo=1, routed)           0.107     5.508    critical_path/connection_19
    SLICE_X40Y142        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     5.606 r  critical_path/lut_chain[19].INV/O
                         net (fo=1, routed)           0.097     5.703    critical_path/connection_20
    SLICE_X40Y143        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.741 f  critical_path/lut_chain[20].INV/O
                         net (fo=1, routed)           0.053     5.794    critical_path/connection_21
    SLICE_X40Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.908 r  critical_path/lut_chain[21].INV/O
                         net (fo=1, routed)           0.099     6.007    critical_path/connection_22
    SLICE_X40Y144        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     6.046 f  critical_path/lut_chain[22].INV/O
                         net (fo=1, routed)           0.101     6.147    critical_path/connection_23
    SLICE_X39Y144        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     6.187 r  critical_path/lut_chain[23].INV/O
                         net (fo=1, routed)           0.105     6.292    critical_path/connection_24
    SLICE_X39Y143        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     6.331 f  critical_path/lut_chain[24].INV/O
                         net (fo=1, routed)           0.107     6.438    critical_path/connection_25
    SLICE_X38Y143        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     6.477 r  critical_path/lut_chain[25].INV/O
                         net (fo=1, routed)           0.046     6.523    critical_path/connection_26
    SLICE_X38Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.562 f  critical_path/lut_chain[26].INV/O
                         net (fo=1, routed)           0.046     6.608    critical_path/connection_27
    SLICE_X38Y143        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.648 r  critical_path/lut_chain[27].INV/O
                         net (fo=1, routed)           0.107     6.755    critical_path/connection_28
    SLICE_X39Y143        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     6.794 f  critical_path/lut_chain[28].INV/O
                         net (fo=1, routed)           0.053     6.847    critical_path/connection_29
    SLICE_X39Y143        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     6.960 r  critical_path/lut_chain[29].INV/O
                         net (fo=1, routed)           0.051     7.011    critical_path/connection_30
    SLICE_X39Y143        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     7.112 f  critical_path/lut_chain[30].INV/O
                         net (fo=1, routed)           0.048     7.160    critical_path/connection_31
    SLICE_X39Y143        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     7.198 r  critical_path/lut_chain[31].INV/O
                         net (fo=1, routed)           0.111     7.309    critical_path/connection_32
    SLICE_X39Y142        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.347 f  critical_path/lut_chain[32].INV/O
                         net (fo=1, routed)           0.103     7.450    critical_path/connection_33
    SLICE_X39Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     7.550 r  critical_path/lut_chain[33].INV/O
                         net (fo=1, routed)           0.050     7.600    critical_path/connection_34
    SLICE_X39Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     7.664 f  critical_path/lut_chain[34].INV/O
                         net (fo=1, routed)           0.053     7.717    critical_path/connection_35
    SLICE_X39Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     7.830 r  critical_path/lut_chain[35].INV/O
                         net (fo=1, routed)           0.099     7.929    critical_path/connection_36
    SLICE_X39Y142        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     7.968 f  critical_path/lut_chain[36].INV/O
                         net (fo=1, routed)           0.169     8.137    critical_path/connection_37
    SLICE_X39Y141        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     8.219 r  critical_path/lut_chain[37].INV/O
                         net (fo=1, routed)           0.215     8.434    critical_path/connection_38
    SLICE_X39Y141        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     8.572 f  critical_path/lut_chain[38].INV/O
                         net (fo=1, routed)           0.150     8.722    critical_path/connection_39
    SLICE_X39Y140        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     8.786 r  critical_path/lut_chain[39].INV/O
                         net (fo=1, routed)           0.050     8.836    critical_path/connection_40
    SLICE_X39Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     8.874 f  critical_path/lut_chain[40].INV/O
                         net (fo=1, routed)           0.104     8.978    critical_path/connection_41
    SLICE_X39Y141        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     9.042 r  critical_path/lut_chain[41].INV/O
                         net (fo=1, routed)           0.105     9.147    critical_path/connection_42
    SLICE_X39Y141        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     9.267 f  critical_path/lut_chain[42].INV/O
                         net (fo=1, routed)           0.226     9.493    critical_path/connection_43
    SLICE_X39Y141        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     9.629 r  critical_path/lut_chain[43].INV/O
                         net (fo=1, routed)           0.207     9.836    critical_path/connection_44
    SLICE_X39Y141        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     9.925 f  critical_path/lut_chain[44].INV/O
                         net (fo=1, routed)           0.251    10.176    critical_path/connection_45
    SLICE_X39Y141        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.122    10.298 r  critical_path/lut_chain[45].INV/O
                         net (fo=1, routed)           0.213    10.511    critical_path/connection_46
    SLICE_X39Y141        LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087    10.598 f  critical_path/lut_chain[46].INV/O
                         net (fo=1, routed)           0.150    10.748    critical_path/connection_47
    SLICE_X38Y141        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080    10.828 r  critical_path/lut_chain[47].INV/O
                         net (fo=1, routed)           0.133    10.961    critical_path/connection_48
    SLICE_X38Y142        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    11.000 f  critical_path/lut_chain[48].INV/O
                         net (fo=1, routed)           0.102    11.102    critical_path/connection_49
    SLICE_X38Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040    11.142 r  critical_path/lut_chain[49].INV/O
                         net (fo=3, routed)           0.224    11.366    sensor/in_sensor
    SLICE_X39Y141        FDCE                                         r  sensor/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.697    13.053    sensor/sclk
    SLICE_X39Y141        FDCE                                         r  sensor/FF2/C
                         clock pessimism             -0.523    12.530    
                         clock uncertainty           -0.077    12.453    
    SLICE_X39Y141        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.027    12.480    sensor/FF2
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 3.310ns (37.993%)  route 5.402ns (62.007%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.622ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.565ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.913     2.621    critical_path/clk
    SLICE_X37Y141        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.714 r  critical_path/start_reg/Q
                         net (fo=1, routed)           0.054     2.768    critical_path/start_reg_n_0
    SLICE_X37Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.806 f  critical_path/lut_chain[0].INV/O
                         net (fo=1, routed)           0.105     2.911    critical_path/connection_1
    SLICE_X37Y142        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     2.951 r  critical_path/lut_chain[1].INV/O
                         net (fo=1, routed)           0.098     3.049    critical_path/connection_2
    SLICE_X38Y141        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.111 f  critical_path/lut_chain[2].INV/O
                         net (fo=1, routed)           0.045     3.156    critical_path/connection_3
    SLICE_X38Y141        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     3.194 r  critical_path/lut_chain[3].INV/O
                         net (fo=1, routed)           0.099     3.293    critical_path/connection_4
    SLICE_X37Y141        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     3.332 f  critical_path/lut_chain[4].INV/O
                         net (fo=1, routed)           0.049     3.381    critical_path/connection_5
    SLICE_X37Y141        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     3.419 r  critical_path/lut_chain[5].INV/O
                         net (fo=1, routed)           0.104     3.523    critical_path/connection_6
    SLICE_X38Y141        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     3.663 f  critical_path/lut_chain[6].INV/O
                         net (fo=1, routed)           0.188     3.851    critical_path/connection_7
    SLICE_X38Y141        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     3.890 r  critical_path/lut_chain[7].INV/O
                         net (fo=1, routed)           0.047     3.937    critical_path/connection_8
    SLICE_X38Y141        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.976 f  critical_path/lut_chain[8].INV/O
                         net (fo=1, routed)           0.106     4.082    critical_path/connection_9
    SLICE_X37Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.148 r  critical_path/lut_chain[9].INV/O
                         net (fo=1, routed)           0.050     4.198    critical_path/connection_10
    SLICE_X37Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.237 f  critical_path/lut_chain[10].INV/O
                         net (fo=1, routed)           0.109     4.346    critical_path/connection_11
    SLICE_X39Y141        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.408 r  critical_path/lut_chain[11].INV/O
                         net (fo=1, routed)           0.060     4.468    critical_path/connection_12
    SLICE_X39Y140        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.509 f  critical_path/lut_chain[12].INV/O
                         net (fo=1, routed)           0.098     4.607    critical_path/connection_13
    SLICE_X40Y140        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.671 r  critical_path/lut_chain[13].INV/O
                         net (fo=1, routed)           0.046     4.717    critical_path/connection_14
    SLICE_X40Y140        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.755 f  critical_path/lut_chain[14].INV/O
                         net (fo=1, routed)           0.098     4.853    critical_path/connection_15
    SLICE_X39Y140        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.891 r  critical_path/lut_chain[15].INV/O
                         net (fo=1, routed)           0.098     4.989    critical_path/connection_16
    SLICE_X40Y140        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.028 f  critical_path/lut_chain[16].INV/O
                         net (fo=1, routed)           0.101     5.129    critical_path/connection_17
    SLICE_X40Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.193 r  critical_path/lut_chain[17].INV/O
                         net (fo=1, routed)           0.145     5.338    critical_path/connection_18
    SLICE_X40Y141        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.401 f  critical_path/lut_chain[18].INV/O
                         net (fo=1, routed)           0.107     5.508    critical_path/connection_19
    SLICE_X40Y142        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     5.606 r  critical_path/lut_chain[19].INV/O
                         net (fo=1, routed)           0.097     5.703    critical_path/connection_20
    SLICE_X40Y143        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.741 f  critical_path/lut_chain[20].INV/O
                         net (fo=1, routed)           0.053     5.794    critical_path/connection_21
    SLICE_X40Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.908 r  critical_path/lut_chain[21].INV/O
                         net (fo=1, routed)           0.099     6.007    critical_path/connection_22
    SLICE_X40Y144        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     6.046 f  critical_path/lut_chain[22].INV/O
                         net (fo=1, routed)           0.101     6.147    critical_path/connection_23
    SLICE_X39Y144        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     6.187 r  critical_path/lut_chain[23].INV/O
                         net (fo=1, routed)           0.105     6.292    critical_path/connection_24
    SLICE_X39Y143        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     6.331 f  critical_path/lut_chain[24].INV/O
                         net (fo=1, routed)           0.107     6.438    critical_path/connection_25
    SLICE_X38Y143        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     6.477 r  critical_path/lut_chain[25].INV/O
                         net (fo=1, routed)           0.046     6.523    critical_path/connection_26
    SLICE_X38Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.562 f  critical_path/lut_chain[26].INV/O
                         net (fo=1, routed)           0.046     6.608    critical_path/connection_27
    SLICE_X38Y143        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.648 r  critical_path/lut_chain[27].INV/O
                         net (fo=1, routed)           0.107     6.755    critical_path/connection_28
    SLICE_X39Y143        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     6.794 f  critical_path/lut_chain[28].INV/O
                         net (fo=1, routed)           0.053     6.847    critical_path/connection_29
    SLICE_X39Y143        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     6.960 r  critical_path/lut_chain[29].INV/O
                         net (fo=1, routed)           0.051     7.011    critical_path/connection_30
    SLICE_X39Y143        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     7.112 f  critical_path/lut_chain[30].INV/O
                         net (fo=1, routed)           0.048     7.160    critical_path/connection_31
    SLICE_X39Y143        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     7.198 r  critical_path/lut_chain[31].INV/O
                         net (fo=1, routed)           0.111     7.309    critical_path/connection_32
    SLICE_X39Y142        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.347 f  critical_path/lut_chain[32].INV/O
                         net (fo=1, routed)           0.103     7.450    critical_path/connection_33
    SLICE_X39Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     7.550 r  critical_path/lut_chain[33].INV/O
                         net (fo=1, routed)           0.050     7.600    critical_path/connection_34
    SLICE_X39Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     7.664 f  critical_path/lut_chain[34].INV/O
                         net (fo=1, routed)           0.053     7.717    critical_path/connection_35
    SLICE_X39Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     7.830 r  critical_path/lut_chain[35].INV/O
                         net (fo=1, routed)           0.099     7.929    critical_path/connection_36
    SLICE_X39Y142        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     7.968 f  critical_path/lut_chain[36].INV/O
                         net (fo=1, routed)           0.169     8.137    critical_path/connection_37
    SLICE_X39Y141        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     8.219 r  critical_path/lut_chain[37].INV/O
                         net (fo=1, routed)           0.215     8.434    critical_path/connection_38
    SLICE_X39Y141        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     8.572 f  critical_path/lut_chain[38].INV/O
                         net (fo=1, routed)           0.150     8.722    critical_path/connection_39
    SLICE_X39Y140        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     8.786 r  critical_path/lut_chain[39].INV/O
                         net (fo=1, routed)           0.050     8.836    critical_path/connection_40
    SLICE_X39Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     8.874 f  critical_path/lut_chain[40].INV/O
                         net (fo=1, routed)           0.104     8.978    critical_path/connection_41
    SLICE_X39Y141        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     9.042 r  critical_path/lut_chain[41].INV/O
                         net (fo=1, routed)           0.105     9.147    critical_path/connection_42
    SLICE_X39Y141        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     9.267 f  critical_path/lut_chain[42].INV/O
                         net (fo=1, routed)           0.226     9.493    critical_path/connection_43
    SLICE_X39Y141        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     9.629 r  critical_path/lut_chain[43].INV/O
                         net (fo=1, routed)           0.207     9.836    critical_path/connection_44
    SLICE_X39Y141        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     9.925 f  critical_path/lut_chain[44].INV/O
                         net (fo=1, routed)           0.251    10.176    critical_path/connection_45
    SLICE_X39Y141        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.122    10.298 r  critical_path/lut_chain[45].INV/O
                         net (fo=1, routed)           0.213    10.511    critical_path/connection_46
    SLICE_X39Y141        LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087    10.598 f  critical_path/lut_chain[46].INV/O
                         net (fo=1, routed)           0.150    10.748    critical_path/connection_47
    SLICE_X38Y141        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080    10.828 r  critical_path/lut_chain[47].INV/O
                         net (fo=1, routed)           0.133    10.961    critical_path/connection_48
    SLICE_X38Y142        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    11.000 f  critical_path/lut_chain[48].INV/O
                         net (fo=1, routed)           0.102    11.102    critical_path/connection_49
    SLICE_X38Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040    11.142 r  critical_path/lut_chain[49].INV/O
                         net (fo=3, routed)           0.191    11.333    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X38Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.688    13.044    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X38Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.453    12.591    
                         clock uncertainty           -0.077    12.514    
    SLICE_X38Y141        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    12.541    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.258ns (44.676%)  route 2.796ns (55.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 13.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.565ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.170     7.762    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.699    13.055    u_sysmon/clk
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[11]/C
                         clock pessimism             -0.523    12.532    
                         clock uncertainty           -0.077    12.454    
    SLICE_X42Y146        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    12.410    u_sysmon/vccint_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.258ns (44.676%)  route 2.796ns (55.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 13.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.565ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.170     7.762    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.699    13.055    u_sysmon/clk
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[3]/C
                         clock pessimism             -0.523    12.532    
                         clock uncertainty           -0.077    12.454    
    SLICE_X42Y146        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    12.410    u_sysmon/vccint_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.258ns (44.676%)  route 2.796ns (55.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 13.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.565ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.170     7.762    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.699    13.055    u_sysmon/clk
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[4]/C
                         clock pessimism             -0.523    12.532    
                         clock uncertainty           -0.077    12.454    
    SLICE_X42Y146        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    12.410    u_sysmon/vccint_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.258ns (44.676%)  route 2.796ns (55.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 13.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.565ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.170     7.762    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.699    13.055    u_sysmon/clk
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[6]/C
                         clock pessimism             -0.523    12.532    
                         clock uncertainty           -0.077    12.454    
    SLICE_X42Y146        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    12.410    u_sysmon/vccint_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.258ns (44.801%)  route 2.782ns (55.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 13.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.565ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.156     7.748    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.699    13.055    u_sysmon/clk
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[0]/C
                         clock pessimism             -0.523    12.532    
                         clock uncertainty           -0.077    12.454    
    SLICE_X42Y146        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    12.411    u_sysmon/vccint_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.258ns (44.801%)  route 2.782ns (55.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 13.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.565ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.156     7.748    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.699    13.055    u_sysmon/clk
    SLICE_X42Y146        FDRE                                         r  u_sysmon/vccint_data_reg[5]/C
                         clock pessimism             -0.523    12.532    
                         clock uncertainty           -0.077    12.454    
    SLICE_X42Y146        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    12.411    u_sysmon/vccint_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.258ns (45.140%)  route 2.744ns (54.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 13.057 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.565ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.118     7.710    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y145        FDRE                                         r  u_sysmon/vccint_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.701    13.057    u_sysmon/clk
    SLICE_X42Y145        FDRE                                         r  u_sysmon/vccint_data_reg[10]/C
                         clock pessimism             -0.523    12.534    
                         clock uncertainty           -0.077    12.456    
    SLICE_X42Y145        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    12.412    u_sysmon/vccint_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sysmon/vccint_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.258ns (45.140%)  route 2.744ns (54.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 13.057 - 10.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.622ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.565ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        2.000     2.708    u_sysmon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     4.839 r  u_sysmon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=9, routed)           1.626     6.465    u_sysmon/drdy
    SLICE_X45Y143        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.127     6.592 r  u_sysmon/vccint_data[15]_i_1/O
                         net (fo=16, routed)          1.118     7.710    u_sysmon/vccint_data[15]_i_1_n_0
    SLICE_X42Y145        FDRE                                         r  u_sysmon/vccint_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.701    13.057    u_sysmon/clk
    SLICE_X42Y145        FDRE                                         r  u_sysmon/vccint_data_reg[1]/C
                         clock pessimism             -0.523    12.534    
                         clock uncertainty           -0.077    12.456    
    SLICE_X42Y145        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    12.412    u_sysmon/vccint_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  4.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.071ns (41.778%)  route 0.099ns (58.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Net Delay (Source):      1.694ns (routing 0.565ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.622ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.694     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y158        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     3.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=2, routed)           0.099     3.220    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y158        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.931     2.639    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y158        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.523     3.162    
    SLICE_X39Y158        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     3.215    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (52.106%)  route 0.036ns (47.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      0.961ns (routing 0.320ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.354ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.961     1.623    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y157        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.662 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.036     1.697    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.079     1.272    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.356     1.629    
    SLICE_X41Y157        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.676    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 periodic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.059ns (49.859%)  route 0.059ns (50.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.354ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    clk_sys
    SLICE_X45Y155        FDRE                                         r  periodic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.679 r  periodic_trigger_reg/Q
                         net (fo=3, routed)           0.053     1.732    periodic_trigger
    SLICE_X43Y155        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     1.752 r  trigger_prev_i_1/O
                         net (fo=1, routed)           0.006     1.758    combined_trigger
    SLICE_X43Y155        FDRE                                         r  trigger_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.093     1.286    clk_sys
    SLICE_X43Y155        FDRE                                         r  trigger_prev_reg/C
                         clock pessimism              0.397     1.683    
    SLICE_X43Y155        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.730    trigger_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      0.970ns (routing 0.320ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.354ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.970     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y166        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.029     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X40Y166        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.006     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X40Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.091     1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.354     1.638    
    SLICE_X40Y166        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      0.975ns (routing 0.320ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.354ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.975     1.637    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y146        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.676 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.025     1.700    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y146        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.715 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.015     1.730    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y146        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.095     1.288    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y146        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.354     1.643    
    SLICE_X43Y146        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.689    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      0.961ns (routing 0.320ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.961     1.623    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.662 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.025     1.686    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.701 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.015     1.716    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.357     1.629    
    SLICE_X41Y145        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.675    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      0.959ns (routing 0.320ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.959     1.621    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.660 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.025     1.685    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.699 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.016     1.715    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.356     1.627    
    SLICE_X40Y144        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.673    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      0.959ns (routing 0.320ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.354ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.959     1.621    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.660 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.025     1.684    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.699 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.015     1.714    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.077     1.270    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.356     1.627    
    SLICE_X41Y147        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.673    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      0.959ns (routing 0.320ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.959     1.621    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.660 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.025     1.685    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.700 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.015     1.715    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.356     1.627    
    SLICE_X40Y144        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.673    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.540%)  route 0.040ns (42.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Net Delay (Source):      0.965ns (routing 0.320ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.354ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.965     1.627    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.666 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=2, routed)           0.025     1.690    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.705 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.015     1.720    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.085     1.278    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.355     1.633    
    SLICE_X40Y142        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.679    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0    u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.222         10.000      7.778      MMCM_X0Y0        clock_gen/inst/mmcme4_adv_inst/PSCLK
Min Period        n/a     BUFGCE_DIV/I        n/a            1.499         10.000      8.501      BUFGCE_DIV_X0Y0  clock_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.250         10.000      8.750      MMCM_X0Y0        clock_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     RAMD32/CLK          n/a            1.146         10.000      8.854      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.146         10.000      8.854      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.146         10.000      8.854      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.146         10.000      8.854      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.146         10.000      8.854      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.146         10.000      8.854      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0    u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0    u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0        clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0        clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0    u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0    u_sysmon/sysmon_inst/inst/inst_sysmon/DCLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0        clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0        clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X39Y161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.392ns (18.870%)  route 1.685ns (81.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.633ns (routing 0.683ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.633     7.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     7.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.260     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X43Y103        LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.198     7.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=3, routed)           0.895     8.771    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X43Y103        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     8.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.530     9.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 15.365    

Slack (MET) :             19.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.692ns  (logic 5.425ns (70.526%)  route 2.267ns (29.474%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 52.871 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.454ns (routing 0.623ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    31.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X46Y161        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177    32.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.615    32.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.454    52.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    52.871    
                         clock uncertainty           -0.235    52.636    
    SLICE_X45Y160        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    52.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         52.564    
                         arrival time                         -32.692    
  -------------------------------------------------------------------
                         slack                                 19.871    

Slack (MET) :             19.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.692ns  (logic 5.425ns (70.526%)  route 2.267ns (29.474%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 52.871 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.454ns (routing 0.623ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    31.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X46Y161        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177    32.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.615    32.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.454    52.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    52.871    
                         clock uncertainty           -0.235    52.636    
    SLICE_X45Y160        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    52.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         52.564    
                         arrival time                         -32.692    
  -------------------------------------------------------------------
                         slack                                 19.871    

Slack (MET) :             19.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.692ns  (logic 5.425ns (70.526%)  route 2.267ns (29.474%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 52.871 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.454ns (routing 0.623ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    31.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X46Y161        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177    32.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.615    32.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.454    52.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.000    52.871    
                         clock uncertainty           -0.235    52.636    
    SLICE_X45Y160        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    52.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         52.564    
                         arrival time                         -32.692    
  -------------------------------------------------------------------
                         slack                                 19.871    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.537ns  (logic 5.460ns (72.441%)  route 2.077ns (27.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 52.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.457ns (routing 0.623ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.901    31.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y161        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    31.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    32.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y161        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    32.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398    32.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.457    52.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.874    
                         clock uncertainty           -0.235    52.639    
    SLICE_X45Y163        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -32.537    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.537ns  (logic 5.460ns (72.441%)  route 2.077ns (27.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 52.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.457ns (routing 0.623ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.901    31.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y161        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    31.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    32.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y161        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    32.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398    32.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.457    52.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.874    
                         clock uncertainty           -0.235    52.639    
    SLICE_X45Y163        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -32.537    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.537ns  (logic 5.460ns (72.441%)  route 2.077ns (27.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 52.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.457ns (routing 0.623ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.901    31.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y161        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    31.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    32.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y161        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    32.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398    32.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.457    52.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.874    
                         clock uncertainty           -0.235    52.639    
    SLICE_X45Y163        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.072    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -32.537    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.537ns  (logic 5.460ns (72.441%)  route 2.077ns (27.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 52.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.457ns (routing 0.623ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.901    31.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y161        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    31.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    32.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y161        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    32.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398    32.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.457    52.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.874    
                         clock uncertainty           -0.235    52.639    
    SLICE_X45Y163        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -32.537    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.537ns  (logic 5.460ns (72.441%)  route 2.077ns (27.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 52.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.457ns (routing 0.623ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.901    31.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y161        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    31.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    32.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y161        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    32.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398    32.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.457    52.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.874    
                         clock uncertainty           -0.235    52.639    
    SLICE_X45Y163        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -32.537    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.537ns  (logic 5.460ns (72.441%)  route 2.077ns (27.559%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 52.874 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.457ns (routing 0.623ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.676    30.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    30.924 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.901    31.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X46Y161        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    31.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.103    32.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X46Y161        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    32.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.398    32.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.457    52.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.874    
                         clock uncertainty           -0.235    52.639    
    SLICE_X45Y163        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    52.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.567    
                         arrival time                         -32.537    
  -------------------------------------------------------------------
                         slack                                 20.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.070ns (44.697%)  route 0.087ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.329ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    4.374ns
  Clock Net Delay (Source):      1.449ns (routing 0.623ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.683ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.449     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X39Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y163        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     2.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.087     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X38Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.640     7.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -4.374     2.955    
    SLICE_X38Y163        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.557%)  route 0.071ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.157ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.822ns (routing 0.340ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.377ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.822     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y162        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.071     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.946     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -4.151     2.006    
    SLICE_X37Y161        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.044     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.073ns (46.976%)  route 0.082ns (53.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.361ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    4.435ns
  Clock Net Delay (Source):      1.449ns (routing 0.623ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.683ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.449     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y162        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.082     3.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.672     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.435     2.926    
    SLICE_X37Y161        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.667%)  route 0.031ns (34.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.136ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      0.816ns (routing 0.340ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.377ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.816     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y163        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.025     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X38Y163        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.006     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X38Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.925     6.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -4.164     1.973    
    SLICE_X38Y163        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.158%)  route 0.051ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.158ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    4.166ns
  Clock Net Delay (Source):      0.835ns (routing 0.340ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.377ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.835     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X45Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y166        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.025 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.051     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X45Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.947     6.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X45Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                         clock pessimism             -4.166     1.992    
    SLICE_X45Y166        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.579%)  route 0.064ns (61.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    4.152ns
  Clock Net Delay (Source):      0.814ns (routing 0.340ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.377ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.814     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y162        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.064     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X35Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.922     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.152     1.981    
    SLICE_X35Y161        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.054ns (40.557%)  route 0.079ns (59.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.812ns (routing 0.340ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.377ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.812     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y161        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.055     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[2]
    SLICE_X36Y161        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.024     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X36Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.922     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -4.123     2.010    
    SLICE_X36Y161        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.391%)  route 0.043ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.125ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    4.162ns
  Clock Net Delay (Source):      0.806ns (routing 0.340ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.377ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.806     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, routed)           0.027     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X45Y104        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.914     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -4.162     1.963    
    SLICE_X45Y104        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.125ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    4.162ns
  Clock Net Delay (Source):      0.806ns (routing 0.340ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.377ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.806     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/Q
                         net (fo=2, routed)           0.027     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]
    SLICE_X45Y104        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.015     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.914     6.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -4.162     1.963    
    SLICE_X45Y104        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.053ns (45.299%)  route 0.064ns (54.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.140ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.811ns (routing 0.340ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.377ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.811     1.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X40Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.048     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[7]
    SLICE_X40Y162        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1/O
                         net (fo=1, routed)           0.016     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_9
    SLICE_X40Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.929     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X40Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism             -4.151     1.989    
    SLICE_X40Y162        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X37Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.389ns  (clk_out1_clk_wiz_0 rise@1.389ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.160ns (26.876%)  route 0.435ns (73.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 4.586 - 1.389 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.894ns (routing 0.622ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.950ns (routing 1.146ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     0.560    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.711 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.894     2.605    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.703 r  sensor/FF1/Q
                         net (fo=2, routed)           0.165     2.868    sensor/ff1_out
    SLICE_X39Y141        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     2.930 r  sensor/XOR1/O
                         net (fo=2, routed)           0.270     3.200    sensor/raw_alarm
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     1.740    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.384 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.612    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.950     4.586    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
                         clock pessimism             -0.697     3.889    
                         clock uncertainty           -0.197     3.691    
    SLICE_X39Y141        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.027     3.718    sensor/FF3
  -------------------------------------------------------------------
                         required time                          3.719    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  0.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.265ns  (arrival time - required time)
  Source:                 sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.611ns  (clk_out1_clk_wiz_0 rise@1.389ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.342ns  (logic 0.114ns (33.294%)  route 0.228ns (66.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 4.166 - 1.389 ) 
    Source Clock Delay      (SCD):    3.036ns = ( 13.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.676ns (routing 0.565ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.257ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.234    11.229    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.360 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.676    13.036    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071    13.107 r  sensor/FF1/Q
                         net (fo=2, routed)           0.095    13.202    sensor/ff1_out
    SLICE_X39Y141        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043    13.245 r  sensor/XOR1/O
                         net (fo=2, routed)           0.133    13.378    sensor/raw_alarm
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     1.793    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.687 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.943    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.971 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.195     4.166    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
                         clock pessimism              0.697     4.863    
                         clock uncertainty            0.197     5.060    
    SLICE_X39Y141        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.053     5.113    sensor/FF3
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                          13.378    
  -------------------------------------------------------------------
                         slack                                  8.265    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 sensor/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.389ns  (clk_out1_clk_wiz_0 rise@1.389ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.240ns (37.836%)  route 0.394ns (62.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 4.586 - 1.389 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.925ns (routing 0.622ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.950ns (routing 1.146ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.925     2.633    sensor/sclk
    SLICE_X39Y141        FDCE                                         r  sensor/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.726 r  sensor/FF2/Q
                         net (fo=2, routed)           0.124     2.851    sensor/ff2_out
    SLICE_X39Y141        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     2.998 r  sensor/XOR1/O
                         net (fo=2, routed)           0.270     3.268    sensor/raw_alarm
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     1.740    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.384 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.612    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.950     4.586    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
                         clock pessimism             -0.697     3.889    
                         clock uncertainty           -0.197     3.691    
    SLICE_X39Y141        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.027     3.718    sensor/FF3
  -------------------------------------------------------------------
                         required time                          3.719    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (arrival time - required time)
  Source:                 sensor/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.611ns  (clk_out1_clk_wiz_0 rise@1.389ns - clk_out3_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.381ns  (logic 0.168ns (44.048%)  route 0.213ns (55.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 4.166 - 1.389 ) 
    Source Clock Delay      (SCD):    3.053ns = ( 13.053 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.697ns (routing 0.565ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.257ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.697    13.053    sensor/sclk
    SLICE_X39Y141        FDCE                                         r  sensor/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069    13.122 r  sensor/FF2/Q
                         net (fo=2, routed)           0.080    13.202    sensor/ff2_out
    SLICE_X39Y141        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099    13.301 r  sensor/XOR1/O
                         net (fo=2, routed)           0.133    13.434    sensor/raw_alarm
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     1.793    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.687 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.943    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.971 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.195     4.166    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
                         clock pessimism              0.697     4.863    
                         clock uncertainty            0.197     5.060    
    SLICE_X39Y141        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.053     5.113    sensor/FF3
  -------------------------------------------------------------------
                         required time                         -5.113    
                         arrival time                          13.434    
  -------------------------------------------------------------------
                         slack                                  8.321    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 3.310ns (38.587%)  route 5.268ns (61.413%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.913ns (routing 0.622ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.565ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.913     2.621    critical_path/clk
    SLICE_X37Y141        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.714 r  critical_path/start_reg/Q
                         net (fo=1, routed)           0.054     2.768    critical_path/start_reg_n_0
    SLICE_X37Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.806 f  critical_path/lut_chain[0].INV/O
                         net (fo=1, routed)           0.105     2.911    critical_path/connection_1
    SLICE_X37Y142        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     2.951 r  critical_path/lut_chain[1].INV/O
                         net (fo=1, routed)           0.098     3.049    critical_path/connection_2
    SLICE_X38Y141        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.111 f  critical_path/lut_chain[2].INV/O
                         net (fo=1, routed)           0.045     3.156    critical_path/connection_3
    SLICE_X38Y141        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     3.194 r  critical_path/lut_chain[3].INV/O
                         net (fo=1, routed)           0.099     3.293    critical_path/connection_4
    SLICE_X37Y141        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     3.332 f  critical_path/lut_chain[4].INV/O
                         net (fo=1, routed)           0.049     3.381    critical_path/connection_5
    SLICE_X37Y141        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     3.419 r  critical_path/lut_chain[5].INV/O
                         net (fo=1, routed)           0.104     3.523    critical_path/connection_6
    SLICE_X38Y141        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     3.663 f  critical_path/lut_chain[6].INV/O
                         net (fo=1, routed)           0.188     3.851    critical_path/connection_7
    SLICE_X38Y141        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     3.890 r  critical_path/lut_chain[7].INV/O
                         net (fo=1, routed)           0.047     3.937    critical_path/connection_8
    SLICE_X38Y141        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.976 f  critical_path/lut_chain[8].INV/O
                         net (fo=1, routed)           0.106     4.082    critical_path/connection_9
    SLICE_X37Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.148 r  critical_path/lut_chain[9].INV/O
                         net (fo=1, routed)           0.050     4.198    critical_path/connection_10
    SLICE_X37Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.237 f  critical_path/lut_chain[10].INV/O
                         net (fo=1, routed)           0.109     4.346    critical_path/connection_11
    SLICE_X39Y141        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     4.408 r  critical_path/lut_chain[11].INV/O
                         net (fo=1, routed)           0.060     4.468    critical_path/connection_12
    SLICE_X39Y140        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.509 f  critical_path/lut_chain[12].INV/O
                         net (fo=1, routed)           0.098     4.607    critical_path/connection_13
    SLICE_X40Y140        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.671 r  critical_path/lut_chain[13].INV/O
                         net (fo=1, routed)           0.046     4.717    critical_path/connection_14
    SLICE_X40Y140        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.755 f  critical_path/lut_chain[14].INV/O
                         net (fo=1, routed)           0.098     4.853    critical_path/connection_15
    SLICE_X39Y140        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.891 r  critical_path/lut_chain[15].INV/O
                         net (fo=1, routed)           0.098     4.989    critical_path/connection_16
    SLICE_X40Y140        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     5.028 f  critical_path/lut_chain[16].INV/O
                         net (fo=1, routed)           0.101     5.129    critical_path/connection_17
    SLICE_X40Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.193 r  critical_path/lut_chain[17].INV/O
                         net (fo=1, routed)           0.145     5.338    critical_path/connection_18
    SLICE_X40Y141        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.401 f  critical_path/lut_chain[18].INV/O
                         net (fo=1, routed)           0.107     5.508    critical_path/connection_19
    SLICE_X40Y142        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     5.606 r  critical_path/lut_chain[19].INV/O
                         net (fo=1, routed)           0.097     5.703    critical_path/connection_20
    SLICE_X40Y143        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.741 f  critical_path/lut_chain[20].INV/O
                         net (fo=1, routed)           0.053     5.794    critical_path/connection_21
    SLICE_X40Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.908 r  critical_path/lut_chain[21].INV/O
                         net (fo=1, routed)           0.099     6.007    critical_path/connection_22
    SLICE_X40Y144        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     6.046 f  critical_path/lut_chain[22].INV/O
                         net (fo=1, routed)           0.101     6.147    critical_path/connection_23
    SLICE_X39Y144        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     6.187 r  critical_path/lut_chain[23].INV/O
                         net (fo=1, routed)           0.105     6.292    critical_path/connection_24
    SLICE_X39Y143        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     6.331 f  critical_path/lut_chain[24].INV/O
                         net (fo=1, routed)           0.107     6.438    critical_path/connection_25
    SLICE_X38Y143        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     6.477 r  critical_path/lut_chain[25].INV/O
                         net (fo=1, routed)           0.046     6.523    critical_path/connection_26
    SLICE_X38Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.562 f  critical_path/lut_chain[26].INV/O
                         net (fo=1, routed)           0.046     6.608    critical_path/connection_27
    SLICE_X38Y143        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     6.648 r  critical_path/lut_chain[27].INV/O
                         net (fo=1, routed)           0.107     6.755    critical_path/connection_28
    SLICE_X39Y143        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     6.794 f  critical_path/lut_chain[28].INV/O
                         net (fo=1, routed)           0.053     6.847    critical_path/connection_29
    SLICE_X39Y143        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     6.960 r  critical_path/lut_chain[29].INV/O
                         net (fo=1, routed)           0.051     7.011    critical_path/connection_30
    SLICE_X39Y143        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     7.112 f  critical_path/lut_chain[30].INV/O
                         net (fo=1, routed)           0.048     7.160    critical_path/connection_31
    SLICE_X39Y143        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     7.198 r  critical_path/lut_chain[31].INV/O
                         net (fo=1, routed)           0.111     7.309    critical_path/connection_32
    SLICE_X39Y142        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.347 f  critical_path/lut_chain[32].INV/O
                         net (fo=1, routed)           0.103     7.450    critical_path/connection_33
    SLICE_X39Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     7.550 r  critical_path/lut_chain[33].INV/O
                         net (fo=1, routed)           0.050     7.600    critical_path/connection_34
    SLICE_X39Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     7.664 f  critical_path/lut_chain[34].INV/O
                         net (fo=1, routed)           0.053     7.717    critical_path/connection_35
    SLICE_X39Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     7.830 r  critical_path/lut_chain[35].INV/O
                         net (fo=1, routed)           0.099     7.929    critical_path/connection_36
    SLICE_X39Y142        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     7.968 f  critical_path/lut_chain[36].INV/O
                         net (fo=1, routed)           0.169     8.137    critical_path/connection_37
    SLICE_X39Y141        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     8.219 r  critical_path/lut_chain[37].INV/O
                         net (fo=1, routed)           0.215     8.434    critical_path/connection_38
    SLICE_X39Y141        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     8.572 f  critical_path/lut_chain[38].INV/O
                         net (fo=1, routed)           0.150     8.722    critical_path/connection_39
    SLICE_X39Y140        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     8.786 r  critical_path/lut_chain[39].INV/O
                         net (fo=1, routed)           0.050     8.836    critical_path/connection_40
    SLICE_X39Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     8.874 f  critical_path/lut_chain[40].INV/O
                         net (fo=1, routed)           0.104     8.978    critical_path/connection_41
    SLICE_X39Y141        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     9.042 r  critical_path/lut_chain[41].INV/O
                         net (fo=1, routed)           0.105     9.147    critical_path/connection_42
    SLICE_X39Y141        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     9.267 f  critical_path/lut_chain[42].INV/O
                         net (fo=1, routed)           0.226     9.493    critical_path/connection_43
    SLICE_X39Y141        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     9.629 r  critical_path/lut_chain[43].INV/O
                         net (fo=1, routed)           0.207     9.836    critical_path/connection_44
    SLICE_X39Y141        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     9.925 f  critical_path/lut_chain[44].INV/O
                         net (fo=1, routed)           0.251    10.176    critical_path/connection_45
    SLICE_X39Y141        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.122    10.298 r  critical_path/lut_chain[45].INV/O
                         net (fo=1, routed)           0.213    10.511    critical_path/connection_46
    SLICE_X39Y141        LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087    10.598 f  critical_path/lut_chain[46].INV/O
                         net (fo=1, routed)           0.150    10.748    critical_path/connection_47
    SLICE_X38Y141        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080    10.828 r  critical_path/lut_chain[47].INV/O
                         net (fo=1, routed)           0.133    10.961    critical_path/connection_48
    SLICE_X38Y142        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039    11.000 f  critical_path/lut_chain[48].INV/O
                         net (fo=1, routed)           0.102    11.102    critical_path/connection_49
    SLICE_X38Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040    11.142 r  critical_path/lut_chain[49].INV/O
                         net (fo=3, routed)           0.057    11.199    sensor/in_sensor
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.234    11.229    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.360 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.676    13.036    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
                         clock pessimism             -0.697    12.339    
                         clock uncertainty           -0.197    12.142    
    SLICE_X38Y141        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    12.169    sensor/FF1
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  0.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.067ns  (arrival time - required time)
  Source:                 critical_path/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.108ns (32.079%)  route 2.346ns (67.921%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.959ns (routing 0.320ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.354ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.959     1.621    critical_path/clk
    SLICE_X37Y141        FDRE                                         r  critical_path/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y141        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.659 r  critical_path/start_reg/Q
                         net (fo=1, routed)           0.026     1.685    critical_path/start_reg_n_0
    SLICE_X37Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     1.699 f  critical_path/lut_chain[0].INV/O
                         net (fo=1, routed)           0.046     1.745    critical_path/connection_1
    SLICE_X37Y142        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.759 r  critical_path/lut_chain[1].INV/O
                         net (fo=1, routed)           0.046     1.805    critical_path/connection_2
    SLICE_X38Y141        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.827 f  critical_path/lut_chain[2].INV/O
                         net (fo=1, routed)           0.021     1.848    critical_path/connection_3
    SLICE_X38Y141        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.862 r  critical_path/lut_chain[3].INV/O
                         net (fo=1, routed)           0.045     1.907    critical_path/connection_4
    SLICE_X37Y141        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.921 f  critical_path/lut_chain[4].INV/O
                         net (fo=1, routed)           0.024     1.945    critical_path/connection_5
    SLICE_X37Y141        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.959 r  critical_path/lut_chain[5].INV/O
                         net (fo=1, routed)           0.045     2.004    critical_path/connection_6
    SLICE_X38Y141        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.038     2.042 f  critical_path/lut_chain[6].INV/O
                         net (fo=1, routed)           0.085     2.127    critical_path/connection_7
    SLICE_X38Y141        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     2.141 r  critical_path/lut_chain[7].INV/O
                         net (fo=1, routed)           0.023     2.164    critical_path/connection_8
    SLICE_X38Y141        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.178 f  critical_path/lut_chain[8].INV/O
                         net (fo=1, routed)           0.047     2.225    critical_path/connection_9
    SLICE_X37Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.248 r  critical_path/lut_chain[9].INV/O
                         net (fo=1, routed)           0.024     2.272    critical_path/connection_10
    SLICE_X37Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     2.286 f  critical_path/lut_chain[10].INV/O
                         net (fo=1, routed)           0.051     2.337    critical_path/connection_11
    SLICE_X39Y141        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.359 r  critical_path/lut_chain[11].INV/O
                         net (fo=1, routed)           0.028     2.387    critical_path/connection_12
    SLICE_X39Y140        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     2.402 f  critical_path/lut_chain[12].INV/O
                         net (fo=1, routed)           0.044     2.446    critical_path/connection_13
    SLICE_X40Y140        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.469 r  critical_path/lut_chain[13].INV/O
                         net (fo=1, routed)           0.021     2.490    critical_path/connection_14
    SLICE_X40Y140        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.504 f  critical_path/lut_chain[14].INV/O
                         net (fo=1, routed)           0.044     2.548    critical_path/connection_15
    SLICE_X39Y140        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.562 r  critical_path/lut_chain[15].INV/O
                         net (fo=1, routed)           0.042     2.604    critical_path/connection_16
    SLICE_X40Y140        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.618 f  critical_path/lut_chain[16].INV/O
                         net (fo=1, routed)           0.047     2.665    critical_path/connection_17
    SLICE_X40Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.688 r  critical_path/lut_chain[17].INV/O
                         net (fo=1, routed)           0.064     2.752    critical_path/connection_18
    SLICE_X40Y141        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.774 f  critical_path/lut_chain[18].INV/O
                         net (fo=1, routed)           0.048     2.822    critical_path/connection_19
    SLICE_X40Y142        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     2.857 r  critical_path/lut_chain[19].INV/O
                         net (fo=1, routed)           0.045     2.902    critical_path/connection_20
    SLICE_X40Y143        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.916 f  critical_path/lut_chain[20].INV/O
                         net (fo=1, routed)           0.025     2.941    critical_path/connection_21
    SLICE_X40Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     2.981 r  critical_path/lut_chain[21].INV/O
                         net (fo=1, routed)           0.046     3.027    critical_path/connection_22
    SLICE_X40Y144        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     3.041 f  critical_path/lut_chain[22].INV/O
                         net (fo=1, routed)           0.045     3.086    critical_path/connection_23
    SLICE_X39Y144        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     3.100 r  critical_path/lut_chain[23].INV/O
                         net (fo=1, routed)           0.049     3.149    critical_path/connection_24
    SLICE_X39Y143        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     3.163 f  critical_path/lut_chain[24].INV/O
                         net (fo=1, routed)           0.048     3.211    critical_path/connection_25
    SLICE_X38Y143        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.225 r  critical_path/lut_chain[25].INV/O
                         net (fo=1, routed)           0.021     3.246    critical_path/connection_26
    SLICE_X38Y143        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     3.260 f  critical_path/lut_chain[26].INV/O
                         net (fo=1, routed)           0.021     3.281    critical_path/connection_27
    SLICE_X38Y143        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     3.296 r  critical_path/lut_chain[27].INV/O
                         net (fo=1, routed)           0.048     3.344    critical_path/connection_28
    SLICE_X39Y143        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     3.358 f  critical_path/lut_chain[28].INV/O
                         net (fo=1, routed)           0.025     3.383    critical_path/connection_29
    SLICE_X39Y143        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     3.423 r  critical_path/lut_chain[29].INV/O
                         net (fo=1, routed)           0.024     3.447    critical_path/connection_30
    SLICE_X39Y143        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     3.482 f  critical_path/lut_chain[30].INV/O
                         net (fo=1, routed)           0.024     3.506    critical_path/connection_31
    SLICE_X39Y143        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     3.520 r  critical_path/lut_chain[31].INV/O
                         net (fo=1, routed)           0.048     3.568    critical_path/connection_32
    SLICE_X39Y142        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     3.582 f  critical_path/lut_chain[32].INV/O
                         net (fo=1, routed)           0.047     3.629    critical_path/connection_33
    SLICE_X39Y141        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     3.664 r  critical_path/lut_chain[33].INV/O
                         net (fo=1, routed)           0.024     3.688    critical_path/connection_34
    SLICE_X39Y141        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     3.710 f  critical_path/lut_chain[34].INV/O
                         net (fo=1, routed)           0.025     3.735    critical_path/connection_35
    SLICE_X39Y141        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     3.775 r  critical_path/lut_chain[35].INV/O
                         net (fo=1, routed)           0.046     3.821    critical_path/connection_36
    SLICE_X39Y142        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     3.835 f  critical_path/lut_chain[36].INV/O
                         net (fo=1, routed)           0.073     3.908    critical_path/connection_37
    SLICE_X39Y141        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     3.929 r  critical_path/lut_chain[37].INV/O
                         net (fo=1, routed)           0.098     4.027    critical_path/connection_38
    SLICE_X39Y141        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.040     4.067 f  critical_path/lut_chain[38].INV/O
                         net (fo=1, routed)           0.067     4.134    critical_path/connection_39
    SLICE_X39Y140        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     4.157 r  critical_path/lut_chain[39].INV/O
                         net (fo=1, routed)           0.024     4.181    critical_path/connection_40
    SLICE_X39Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     4.195 f  critical_path/lut_chain[40].INV/O
                         net (fo=1, routed)           0.049     4.244    critical_path/connection_41
    SLICE_X39Y141        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     4.267 r  critical_path/lut_chain[41].INV/O
                         net (fo=1, routed)           0.044     4.311    critical_path/connection_42
    SLICE_X39Y141        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     4.348 f  critical_path/lut_chain[42].INV/O
                         net (fo=1, routed)           0.098     4.446    critical_path/connection_43
    SLICE_X39Y141        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     4.487 r  critical_path/lut_chain[43].INV/O
                         net (fo=1, routed)           0.086     4.573    critical_path/connection_44
    SLICE_X39Y141        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     4.595 f  critical_path/lut_chain[44].INV/O
                         net (fo=1, routed)           0.092     4.687    critical_path/connection_45
    SLICE_X39Y141        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.721 r  critical_path/lut_chain[45].INV/O
                         net (fo=1, routed)           0.094     4.815    critical_path/connection_46
    SLICE_X39Y141        LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.022     4.837 f  critical_path/lut_chain[46].INV/O
                         net (fo=1, routed)           0.065     4.902    critical_path/connection_47
    SLICE_X38Y141        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     4.922 r  critical_path/lut_chain[47].INV/O
                         net (fo=1, routed)           0.062     4.984    critical_path/connection_48
    SLICE_X38Y142        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     4.998 f  critical_path/lut_chain[48].INV/O
                         net (fo=1, routed)           0.047     5.045    critical_path/connection_49
    SLICE_X38Y141        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     5.060 r  critical_path/lut_chain[49].INV/O
                         net (fo=3, routed)           0.015     5.075    sensor/in_sensor
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.096    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.196 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.068     1.264    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
                         clock pessimism              0.499     1.763    
                         clock uncertainty            0.197     1.960    
    SLICE_X38Y141        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.007    sensor/FF1
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           5.075    
  -------------------------------------------------------------------
                         slack                                  3.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.611ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@1.389ns)
  Data Path Delay:        0.918ns  (logic 0.206ns (22.434%)  route 0.712ns (77.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns = ( 4.166 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.195ns (routing 1.257ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.565ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     1.793    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.687 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.943    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.971 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.195     4.166    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.259 r  sensor/FF3/Q
                         net (fo=3, routed)           0.653     4.912    ctrl/alarm
    SLICE_X43Y141        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     5.025 r  ctrl/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.059     5.084    ctrl/FSM_onehot_state[1]_i_1_n_0
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.726    13.082    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.697    12.385    
                         clock uncertainty           -0.197    12.188    
    SLICE_X43Y141        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.215    ctrl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.611ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@1.389ns)
  Data Path Delay:        0.904ns  (logic 0.228ns (25.215%)  route 0.676ns (74.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 13.082 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns = ( 4.166 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.195ns (routing 1.257ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.565ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     1.793    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.687 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.943    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.971 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.195     4.166    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.259 f  sensor/FF3/Q
                         net (fo=3, routed)           0.653     4.912    ctrl/alarm
    SLICE_X43Y141        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     5.047 r  ctrl/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.023     5.070    ctrl/FSM_onehot_state[5]_i_1_n_0
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.726    13.082    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.697    12.385    
                         clock uncertainty           -0.197    12.188    
    SLICE_X43Y141        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    12.215    ctrl/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.611ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@1.389ns)
  Data Path Delay:        0.480ns  (logic 0.093ns (19.381%)  route 0.387ns (80.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 13.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns = ( 4.166 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.195ns (routing 1.257ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.565ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     1.793    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.687 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.943    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.971 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.195     4.166    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.259 r  sensor/FF3/Q
                         net (fo=3, routed)           0.387     4.646    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.700    13.056    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.697    12.359    
                         clock uncertainty           -0.197    12.162    
    SLICE_X41Y141        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    12.189    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  7.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.389ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@1.389ns)
  Data Path Delay:        0.177ns  (logic 0.038ns (21.474%)  route 0.139ns (78.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.697ns = ( 3.086 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.639ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.354ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.585    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.815 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.961    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.978 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.108     3.086    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.124 r  sensor/FF3/Q
                         net (fo=3, routed)           0.139     3.263    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.085     1.278    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.499     1.777    
                         clock uncertainty            0.197     1.975    
    SLICE_X41Y141        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.022    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.389ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@1.389ns)
  Data Path Delay:        0.362ns  (logic 0.076ns (21.000%)  route 0.286ns (79.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.697ns = ( 3.086 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.639ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.354ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.585    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.815 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.961    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.978 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.108     3.086    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.124 f  sensor/FF3/Q
                         net (fo=3, routed)           0.280     3.404    ctrl/alarm
    SLICE_X43Y141        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.442 r  ctrl/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.006     3.448    ctrl/FSM_onehot_state[5]_i_1_n_0
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.098     1.291    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.499     1.790    
                         clock uncertainty            0.197     1.988    
    SLICE_X43Y141        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.035    ctrl/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 sensor/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@1.389ns fall@6.389ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.389ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@1.389ns)
  Data Path Delay:        0.375ns  (logic 0.078ns (20.806%)  route 0.297ns (79.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.697ns = ( 3.086 - 1.389 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.639ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.354ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      1.389     1.389 r  
    AD20                 IBUFCTRL                     0.000     1.389 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.585    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.815 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.961    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.978 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.108     3.086    sensor/clk_en
    SLICE_X39Y141        FDCE                                         r  sensor/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.124 r  sensor/FF3/Q
                         net (fo=3, routed)           0.280     3.404    ctrl/alarm
    SLICE_X43Y141        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.444 r  ctrl/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.017     3.461    ctrl/FSM_onehot_state[1]_i_1_n_0
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.098     1.291    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.499     1.790    
                         clock uncertainty            0.197     1.988    
    SLICE_X43Y141        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.034    ctrl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  1.427    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.951ns  (required time - arrival time)
  Source:                 sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.160ns (9.771%)  route 1.478ns (90.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.894ns (routing 0.622ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.565ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     0.560    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.711 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.894     2.605    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.703 r  sensor/FF1/Q
                         net (fo=2, routed)           0.165     2.868    sensor/ff1_out
    SLICE_X39Y141        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     2.930 r  sensor/XOR1/O
                         net (fo=2, routed)           1.312     4.243    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.705    13.061    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.697    12.364    
                         clock uncertainty           -0.197    12.167    
    SLICE_X39Y138        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    12.194    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  7.951    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.098ns (7.954%)  route 1.134ns (92.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 13.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.697ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.894ns (routing 0.622ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.565ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     0.560    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.711 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.894     2.605    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.703 r  sensor/FF1/Q
                         net (fo=2, routed)           1.134     3.837    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.700    13.056    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism             -0.697    12.359    
                         clock uncertainty           -0.197    12.162    
    SLICE_X40Y142        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    12.189    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  8.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.040ns (7.537%)  route 0.491ns (92.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.950ns (routing 0.320ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.354ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.575    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.664 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.950     1.614    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.654 r  sensor/FF1/Q
                         net (fo=2, routed)           0.491     2.145    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.089     1.282    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.499     1.781    
                         clock uncertainty            0.197     1.978    
    SLICE_X40Y142        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.025    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 sensor/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.062ns (8.822%)  route 0.641ns (91.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.950ns (routing 0.320ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.354ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.575    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.664 r  clock_gen/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.950     1.614    sensor/psclk
    SLICE_X38Y141        FDCE                                         r  sensor/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y141        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.654 r  sensor/FF1/Q
                         net (fo=2, routed)           0.078     1.732    sensor/ff1_out
    SLICE_X39Y141        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.754 r  sensor/XOR1/O
                         net (fo=2, routed)           0.563     2.317    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.090     1.283    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.499     1.782    
                         clock uncertainty            0.197     1.979    
    SLICE_X39Y138        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.026    fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.528ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.499ns  (logic 0.095ns (19.038%)  route 0.404ns (80.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X39Y164        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.404     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X39Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X39Y165        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 49.528    

Slack (MET) :             49.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.400ns  (logic 0.095ns (23.750%)  route 0.305ns (76.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y161        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.305     0.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X36Y162        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                 49.627    

Slack (MET) :             49.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.398ns  (logic 0.096ns (24.121%)  route 0.302ns (75.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y161        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.302     0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X36Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X36Y162        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                 49.629    

Slack (MET) :             49.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.344ns  (logic 0.096ns (27.907%)  route 0.248ns (72.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X38Y163        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.248     0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X39Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X39Y165        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                 49.683    

Slack (MET) :             49.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.338ns  (logic 0.095ns (28.107%)  route 0.243ns (71.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X39Y164        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X39Y164        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                 49.689    

Slack (MET) :             49.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.333ns  (logic 0.093ns (27.928%)  route 0.240ns (72.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y163        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.240     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X36Y163        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 49.694    

Slack (MET) :             49.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.098ns (34.875%)  route 0.183ns (65.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y161                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y161        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.183     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X36Y162        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.746    

Slack (MET) :             49.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.274ns  (logic 0.098ns (35.766%)  route 0.176ns (64.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X39Y164        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.176     0.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X39Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X39Y165        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                 49.753    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.484ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.543ns  (logic 0.097ns (17.864%)  route 0.446ns (82.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y163        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.446     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y163        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  9.484    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.435ns  (logic 0.095ns (21.839%)  route 0.340ns (78.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X39Y164        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.340     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y164        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.361ns  (logic 0.094ns (26.039%)  route 0.267ns (73.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X36Y163        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.267     0.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y163        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.343ns  (logic 0.093ns (27.114%)  route 0.250ns (72.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X39Y164        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.250     0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y164        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  9.684    

Slack (MET) :             9.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.278ns  (logic 0.093ns (33.453%)  route 0.185ns (66.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X36Y163        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.185     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y163        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             9.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.276ns  (logic 0.095ns (34.420%)  route 0.181ns (65.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X39Y164        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.181     0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y164        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  9.751    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.273ns  (logic 0.095ns (34.799%)  route 0.178ns (65.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X36Y163        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.178     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y163        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  9.754    

Slack (MET) :             9.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.271ns  (logic 0.096ns (35.424%)  route 0.175ns (64.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X39Y164        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.175     0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y164        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  9.756    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.093ns (6.478%)  route 1.343ns (93.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 13.084 - 10.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.622ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.565ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.959     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y163        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.760 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.343     4.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y167        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.728    13.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.523    12.561    
                         clock uncertainty           -0.077    12.483    
    SLICE_X43Y167        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    12.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stream/enable_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.096ns (7.289%)  route 1.221ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.565ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.221     3.964    u_stream/reset
    SLICE_X42Y139        FDCE                                         f  u_stream/enable_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.708    13.064    u_stream/clk
    SLICE_X42Y139        FDCE                                         r  u_stream/enable_reg/C
                         clock pessimism             -0.523    12.541    
                         clock uncertainty           -0.077    12.463    
    SLICE_X42Y139        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    12.391    u_stream/enable_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stream/send_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.096ns (7.289%)  route 1.221ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.565ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.221     3.964    u_stream/reset
    SLICE_X42Y139        FDCE                                         f  u_stream/send_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.708    13.064    u_stream/clk
    SLICE_X42Y139        FDCE                                         r  u_stream/send_reg/C
                         clock pessimism             -0.523    12.541    
                         clock uncertainty           -0.077    12.463    
    SLICE_X42Y139        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    12.391    u_stream/send_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stream/sendant_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.096ns (7.300%)  route 1.219ns (92.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.064ns = ( 13.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.565ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.219     3.962    u_stream/reset
    SLICE_X42Y139        FDCE                                         f  u_stream/sendant_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.708    13.064    u_stream/clk
    SLICE_X42Y139        FDCE                                         r  u_stream/sendant_reg/C
                         clock pessimism             -0.523    12.541    
                         clock uncertainty           -0.077    12.463    
    SLICE_X42Y139        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    12.391    u_stream/sendant_reg
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stream/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.096ns (7.320%)  route 1.215ns (92.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 13.069 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.565ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.215     3.958    u_stream/reset
    SLICE_X42Y133        FDCE                                         f  u_stream/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.713    13.069    u_stream/clk
    SLICE_X42Y133        FDCE                                         r  u_stream/counter_reg[2]/C
                         clock pessimism             -0.523    12.546    
                         clock uncertainty           -0.077    12.468    
    SLICE_X42Y133        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    12.396    u_stream/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stream/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.096ns (7.320%)  route 1.215ns (92.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 13.069 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.565ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.215     3.958    u_stream/reset
    SLICE_X42Y133        FDCE                                         f  u_stream/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.713    13.069    u_stream/clk
    SLICE_X42Y133        FDCE                                         r  u_stream/counter_reg[5]/C
                         clock pessimism             -0.523    12.546    
                         clock uncertainty           -0.077    12.468    
    SLICE_X42Y133        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    12.396    u_stream/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.096ns (7.331%)  route 1.213ns (92.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.565ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.213     3.956    u_uart_tx/reset
    SLICE_X42Y136        FDCE                                         f  u_uart_tx/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.711    13.067    u_uart_tx/clk
    SLICE_X42Y136        FDCE                                         r  u_uart_tx/counter_reg[6]/C
                         clock pessimism             -0.523    12.544    
                         clock uncertainty           -0.077    12.466    
    SLICE_X42Y136        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    12.394    u_uart_tx/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.096ns (7.331%)  route 1.213ns (92.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.565ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.213     3.956    u_uart_tx/reset
    SLICE_X42Y136        FDCE                                         f  u_uart_tx/counter_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.711    13.067    u_uart_tx/clk
    SLICE_X42Y136        FDCE                                         r  u_uart_tx/counter_reg[8]/C
                         clock pessimism             -0.523    12.544    
                         clock uncertainty           -0.077    12.466    
    SLICE_X42Y136        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    12.394    u_uart_tx/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.096ns (7.331%)  route 1.213ns (92.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 13.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.565ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.213     3.956    u_uart_tx/reset
    SLICE_X42Y136        FDCE                                         f  u_uart_tx/counter_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.711    13.067    u_uart_tx/clk
    SLICE_X42Y136        FDCE                                         r  u_uart_tx/counter_reg[9]/C
                         clock pessimism             -0.523    12.544    
                         clock uncertainty           -0.077    12.466    
    SLICE_X42Y136        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    12.394    u_uart_tx/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 locked_sync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/sendant_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.096ns (7.337%)  route 1.212ns (92.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 13.066 - 10.000 ) 
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.622ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.565ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.939     2.647    clk_sys
    SLICE_X43Y142        FDCE                                         r  locked_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.743 r  locked_sync_reg[3]/Q
                         net (fo=165, routed)         1.212     3.955    u_uart_tx/reset
    SLICE_X42Y137        FDCE                                         f  u_uart_tx/sendant_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                 IBUFCTRL                     0.000    10.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    10.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    11.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.710    13.066    u_uart_tx/clk
    SLICE_X42Y137        FDCE                                         r  u_uart_tx/sendant_reg/C
                         clock pessimism             -0.523    12.543    
                         clock uncertainty           -0.077    12.465    
    SLICE_X42Y137        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    12.393    u_uart_tx/sendant_reg
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                  8.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      0.982ns (routing 0.320ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.354ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.982     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.067     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X43Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.099     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X43Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.360     1.652    
    SLICE_X43Y165        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.038ns (24.070%)  route 0.120ns (75.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.981ns (routing 0.320ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.354ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.981     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y163        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.120     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.102     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.397     1.692    
    SLICE_X43Y163        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      0.965ns (routing 0.320ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.354ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.965     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y164        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X41Y165        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.087     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.368     1.648    
    SLICE_X41Y165        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.038ns (24.070%)  route 0.120ns (75.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.981ns (routing 0.320ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.354ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.981     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y163        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.120     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.098     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.397     1.688    
    SLICE_X43Y163        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.038ns (29.910%)  route 0.089ns (70.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      0.981ns (routing 0.320ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.354ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.981     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y163        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.089     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.104     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.360     1.657    
    SLICE_X44Y163        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      0.955ns (routing 0.320ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.955     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.098     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X37Y165        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.368     1.639    
    SLICE_X37Y165        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.784%)  route 0.104ns (73.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      0.954ns (routing 0.320ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.954     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.104     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y164        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.368     1.639    
    SLICE_X36Y164        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.784%)  route 0.104ns (73.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      0.954ns (routing 0.320ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.954     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.104     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.368     1.639    
    SLICE_X36Y164        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.784%)  route 0.104ns (73.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      0.954ns (routing 0.320ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.954     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.104     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.368     1.639    
    SLICE_X36Y164        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.974%)  route 0.103ns (73.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      0.954ns (routing 0.320ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.354ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.954     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X36Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.076     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X36Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.368     1.637    
    SLICE_X36Y164        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.473ns (23.720%)  route 1.521ns (76.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.092     9.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y160        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 47.779    

Slack (MET) :             47.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.473ns (23.720%)  route 1.521ns (76.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.092     9.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y160        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 47.779    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    

Slack (MET) :             47.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.473ns (25.560%)  route 1.378ns (74.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 52.872 - 50.000 ) 
    Source Clock Delay      (SCD):    7.323ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.634ns (routing 0.683ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.623ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.634     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.422 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.227     7.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X45Y104        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     8.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y103        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     8.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.949     9.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928    51.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.455    52.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.332    57.204    
                         clock uncertainty           -0.035    57.169    
    SLICE_X46Y161        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 47.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.809ns (routing 0.340ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.377ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.809     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X41Y163        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.922     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.123     2.010    
    SLICE_X41Y163        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.335%)  route 0.132ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.377ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.132     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X35Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.927     6.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.123     2.015    
    SLICE_X35Y163        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.335%)  route 0.132ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.377ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.132     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X35Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.927     6.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.123     2.015    
    SLICE_X35Y163        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.335%)  route 0.132ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.377ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.132     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X35Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.123     2.011    
    SLICE_X35Y163        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.335%)  route 0.132ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.377ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.132     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X35Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.123     2.011    
    SLICE_X35Y163        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.335%)  route 0.132ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.377ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.132     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -4.123     2.011    
    SLICE_X35Y163        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.335%)  route 0.132ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.377ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.132     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -4.123     2.011    
    SLICE_X35Y163        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.335%)  route 0.132ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.813ns (routing 0.340ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.377ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.813     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.002 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.132     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -4.123     2.011    
    SLICE_X35Y163        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.286%)  route 0.136ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.136ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    4.123ns
  Clock Net Delay (Source):      0.820ns (routing 0.340ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.377ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.820     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.136     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X35Y166        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.925     6.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y166        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.123     2.013    
    SLICE_X35Y166        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.401%)  route 0.121ns (75.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.822ns (routing 0.340ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.377ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.822     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y163        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.012 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X39Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.930     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.151     1.991    
    SLICE_X39Y164        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.162    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.210ns (12.871%)  route 1.422ns (87.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.565ns, distribution 1.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.177     4.263    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.728     3.084    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.210ns (12.871%)  route 1.422ns (87.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.565ns, distribution 1.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.177     4.263    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.728     3.084    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.630ns  (logic 0.210ns (12.887%)  route 1.420ns (87.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.565ns, distribution 1.161ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.175     4.261    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.726     3.082    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.629ns  (logic 0.210ns (12.894%)  route 1.419ns (87.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.565ns, distribution 1.161ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.174     4.260    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.726     3.082    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.210ns (12.901%)  route 1.418ns (87.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.565ns, distribution 1.140ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.173     4.259    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.705     3.061    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.210ns (12.902%)  route 1.418ns (87.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.565ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.173     4.259    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.725     3.081    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.627ns  (logic 0.210ns (12.909%)  route 1.417ns (87.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.565ns, distribution 1.140ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.172     4.258    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.705     3.061    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.627ns  (logic 0.210ns (12.910%)  route 1.417ns (87.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.565ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.172     4.258    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.725     3.081    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.627ns  (logic 0.210ns (12.910%)  route 1.417ns (87.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.565ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.172     4.258    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.724     3.080    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X44Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.627ns  (logic 0.210ns (12.910%)  route 1.417ns (87.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.622ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.565ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.924     2.632    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y157        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.725 f  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.245     2.970    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y153        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     3.087 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=63, routed)          1.172     4.258    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y146        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.723     3.079    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X43Y146        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.320ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.354ns, distribution 0.721ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.960     1.622    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y143        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.661 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.075     1.736    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y143        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.075     1.268    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y143        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.320ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.354ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.962     1.624    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.663 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.075     1.738    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.077     1.270    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.320ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.354ns, distribution 0.721ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.960     1.622    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y143        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.662 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     1.738    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y143        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.075     1.268    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y143        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.320ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.962     1.624    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.663 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.075     1.738    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.320ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.354ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.962     1.624    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.664 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     1.740    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.077     1.270    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y147        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.320ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.964     1.626    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.666 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     1.742    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.320ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.354ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.967     1.629    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y139        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.668 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.075     1.743    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y139        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.083     1.276    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y139        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.320ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.354ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.964     1.626    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.665 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.079     1.744    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.078     1.271    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y145        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.320ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.354ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.961     1.623    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y148        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.662 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.083     1.745    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y148        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.076     1.269    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y148        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.320ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.354ns, distribution 0.731ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.968     1.630    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.670 r  fpga_unified_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     1.746    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.085     1.278    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out3_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.030ns  (logic 0.099ns (9.610%)  route 0.931ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -4.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    7.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.657ns (routing 0.683ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.565ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.657     7.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.931     8.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X43Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.723     3.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.096ns (9.436%)  route 0.921ns (90.564%))
  Logic Levels:           0  
  Clock Path Skew:        -4.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    7.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.652ns (routing 0.683ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.565ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.652     7.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     7.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.921     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X43Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.723     3.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.958ns  (logic 0.374ns (39.040%)  route 0.584ns (60.960%))
  Logic Levels:           0  
  Clock Path Skew:        -4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    7.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.672ns (routing 0.683ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.565ns, distribution 1.133ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.672     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y161        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.374     7.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.584     8.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X39Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.698     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.897ns  (logic 0.363ns (40.468%)  route 0.534ns (59.532%))
  Logic Levels:           0  
  Clock Path Skew:        -4.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    7.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.672ns (routing 0.683ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.565ns, distribution 1.130ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.672     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y161        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.363     7.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.534     8.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X37Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.695     3.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.906ns  (logic 0.096ns (10.595%)  route 0.810ns (89.405%))
  Logic Levels:           0  
  Clock Path Skew:        -4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    7.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.651ns (routing 0.683ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.565ns, distribution 1.134ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.651     7.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     7.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.810     8.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X41Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.699     3.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X41Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.357ns (40.847%)  route 0.517ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        -4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    7.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.672ns (routing 0.683ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.565ns, distribution 1.132ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.672     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y161        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.357     7.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.517     8.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X39Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.697     3.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.378ns (48.214%)  route 0.406ns (51.786%))
  Logic Levels:           0  
  Clock Path Skew:        -4.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    7.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.672ns (routing 0.683ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.565ns, distribution 1.133ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.672     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y161        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.378     7.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.406     8.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X39Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.698     3.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.738%)  route 0.386ns (51.262%))
  Logic Levels:           0  
  Clock Path Skew:        -4.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    7.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.671ns (routing 0.683ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.565ns, distribution 1.129ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.671     7.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X37Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y160        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.367     7.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.386     8.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X37Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.694     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.099ns (13.250%)  route 0.648ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        -4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    7.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.668ns (routing 0.683ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.565ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.668     7.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y168        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     7.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.648     8.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X44Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.736     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X44Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.730ns  (logic 0.367ns (50.274%)  route 0.363ns (49.726%))
  Logic Levels:           0  
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    7.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.672ns (routing 0.683ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.565ns, distribution 1.125ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.361     5.661    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.672     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y161        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.367     7.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.363     8.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X38Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.690     3.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.041ns (39.806%)  route 0.062ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.812ns (routing 0.340ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.354ns, distribution 0.721ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.812     1.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y161        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.062     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.075     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.127%)  route 0.060ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.817ns (routing 0.340ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.354ns, distribution 0.739ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.817     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X43Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y161        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.060     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X43Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.093     1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.196%)  route 0.061ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.819ns (routing 0.340ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.354ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.819     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.061     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X39Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.084     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.765%)  route 0.063ns (61.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.823ns (routing 0.340ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.354ns, distribution 0.748ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.823     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X45Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y163        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.063     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X44Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.102     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.825ns (routing 0.340ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.354ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.825     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.065     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X43Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.097     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X43Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.831ns (routing 0.340ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.354ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.831     1.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.059     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X46Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.104     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.831ns (routing 0.340ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.354ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.831     1.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.058     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X46Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.104     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.828ns (routing 0.340ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.354ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.828     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.062     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X46Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.108     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.615%)  route 0.065ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.830ns (routing 0.340ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.354ns, distribution 0.748ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.830     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.065     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X46Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.102     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X46Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.557%)  route 0.068ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.828ns (routing 0.340ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.354ns, distribution 0.756ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.669     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.828     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.068     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X47Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.110     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X47Y169        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.367ns (34.655%)  route 0.692ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.946ns (routing 0.622ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.623ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.946     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X39Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.367     3.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.692     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.448     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.927ns  (logic 0.093ns (10.028%)  route 0.834ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.959ns (routing 0.622ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.623ns, distribution 0.806ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.959     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X44Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y163        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.834     3.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X41Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.429     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.367ns (40.733%)  route 0.534ns (59.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.947ns (routing 0.622ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.623ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.947     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X39Y162        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y162        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.367     3.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.534     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.448     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.366ns (43.110%)  route 0.483ns (56.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.946ns (routing 0.622ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.623ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.946     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X39Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.366     3.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.483     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X40Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.436     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.096ns (11.306%)  route 0.753ns (88.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.923ns (routing 0.622ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.923     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X41Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.753     3.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.440     2.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.096ns (11.306%)  route 0.753ns (88.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.923ns (routing 0.622ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.923     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X41Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.753     3.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.440     2.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.096ns (11.306%)  route 0.753ns (88.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.923ns (routing 0.622ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.623ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.923     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X41Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.753     3.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.440     2.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.356ns (43.627%)  route 0.460ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.946ns (routing 0.622ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.623ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.946     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X39Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.356     3.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.460     3.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.448     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.380ns (50.198%)  route 0.377ns (49.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.946ns (routing 0.622ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.623ns, distribution 0.821ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.946     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X39Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.380     3.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.377     3.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X40Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.444     2.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.377ns (50.877%)  route 0.364ns (49.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.946ns (routing 0.622ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.623ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.946     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X39Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.377     3.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.364     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.448     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.320ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.377ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.952     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.061     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        4.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.320ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.377ns, distribution 0.550ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.952     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.066     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.927     6.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        4.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.137ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.957ns (routing 0.320ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.377ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.957     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.060     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.926     6.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.957ns (routing 0.320ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.377ns, distribution 0.553ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.957     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.061     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.930     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.038ns (29.457%)  route 0.091ns (70.543%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.957ns (routing 0.320ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.377ns, distribution 0.553ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.957     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.091     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.930     6.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.037ns (27.007%)  route 0.100ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        4.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.952ns (routing 0.320ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.377ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.952     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.100     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.140ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.980ns (routing 0.320ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.377ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.980     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X43Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y166        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X43Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.929     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X43Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.145ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.980ns (routing 0.320ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.377ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.980     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X49Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X49Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.934     6.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X49Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.143ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.983ns (routing 0.320ns, distribution 0.663ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.377ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.983     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X46Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X46Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.932     6.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X46Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.145ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.984ns (routing 0.320ns, distribution 0.664ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.377ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.984     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X45Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X45Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.934     6.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X45Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 3.787ns (66.092%)  route 1.943ns (33.908%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.663     0.663 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.663 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.943     2.606    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.125     5.730 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.730    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.337ns  (logic 0.436ns (32.621%)  route 0.901ns (67.379%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     1.133 r  ctrl/inc_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     1.161    ctrl/inc_count_reg[8]_i_1_n_0
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     1.306 r  ctrl/inc_count_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.031     1.337    ctrl/p_0_in[14]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.322ns  (logic 0.420ns (31.781%)  route 0.902ns (68.219%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     1.133 r  ctrl/inc_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     1.161    ctrl/inc_count_reg[8]_i_1_n_0
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     1.290 r  ctrl/inc_count_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.032     1.322    ctrl/p_0_in[15]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.300ns  (logic 0.400ns (30.780%)  route 0.900ns (69.220%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     1.133 r  ctrl/inc_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     1.161    ctrl/inc_count_reg[8]_i_1_n_0
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     1.270 r  ctrl/inc_count_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.030     1.300    ctrl/p_0_in[13]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.297ns  (logic 0.395ns (30.465%)  route 0.902ns (69.535%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     1.133 r  ctrl/inc_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     1.161    ctrl/inc_count_reg[8]_i_1_n_0
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     1.265 r  ctrl/inc_count_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.032     1.297    ctrl/p_0_in[12]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.289ns  (logic 0.388ns (30.111%)  route 0.901ns (69.889%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     1.133 r  ctrl/inc_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     1.161    ctrl/inc_count_reg[8]_i_1_n_0
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     1.258 r  ctrl/inc_count_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.031     1.289    ctrl/p_0_in[10]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.279ns  (logic 0.377ns (29.486%)  route 0.902ns (70.514%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     1.133 r  ctrl/inc_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     1.161    ctrl/inc_count_reg[8]_i_1_n_0
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     1.247 r  ctrl/inc_count_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.032     1.279    ctrl/p_0_in[11]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.263ns  (logic 0.363ns (28.751%)  route 0.900ns (71.249%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     1.133 r  ctrl/inc_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     1.161    ctrl/inc_count_reg[8]_i_1_n_0
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     1.233 r  ctrl/inc_count_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.030     1.263    ctrl/p_0_in[9]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.258ns  (logic 0.385ns (30.615%)  route 0.873ns (69.385%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.288     1.227 r  ctrl/inc_count_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.031     1.258    ctrl/p_0_in[8]
    SLICE_X42Y142        FDCE                                         r  ctrl/inc_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.255ns  (logic 0.382ns (30.449%)  route 0.873ns (69.551%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[0]/C
    SLICE_X45Y143        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  ctrl/inc_count_reg[0]/Q
                         net (fo=5, routed)           0.842     0.939    ctrl/inc_count_reg[0]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.285     1.224 r  ctrl/inc_count_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.031     1.255    ctrl/p_0_in[6]
    SLICE_X42Y142        FDCE                                         r  ctrl/inc_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/inc_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/display_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.038ns (33.997%)  route 0.074ns (66.003%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[5]/C
    SLICE_X42Y142        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/inc_count_reg[5]/Q
                         net (fo=4, routed)           0.074     0.112    ctrl/inc_count_reg[5]
    SLICE_X42Y141        LDCE                                         r  ctrl/display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/display_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.113ns  (logic 0.039ns (34.582%)  route 0.074ns (65.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[8]/C
    SLICE_X42Y142        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  ctrl/inc_count_reg[8]/Q
                         net (fo=4, routed)           0.074     0.113    ctrl/inc_count_reg[8]
    SLICE_X42Y144        LDCE                                         r  ctrl/display_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/display_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.114ns  (logic 0.038ns (33.399%)  route 0.076ns (66.601%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[2]/C
    SLICE_X42Y142        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/inc_count_reg[2]/Q
                         net (fo=4, routed)           0.076     0.114    ctrl/inc_count_reg[2]
    SLICE_X41Y142        LDCE                                         r  ctrl/display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/reset_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/reset_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDCE                         0.000     0.000 r  ctrl/reset_count_reg[10]/C
    SLICE_X44Y143        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/reset_count_reg[10]/Q
                         net (fo=3, routed)           0.055     0.093    ctrl/reset_count_reg[10]
    SLICE_X44Y143        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.111 r  ctrl/reset_count_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.118    ctrl/p_0_in__0[10]
    SLICE_X44Y143        FDCE                                         r  ctrl/reset_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/reset_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/reset_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y142        FDCE                         0.000     0.000 r  ctrl/reset_count_reg[2]/C
    SLICE_X44Y142        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/reset_count_reg[2]/Q
                         net (fo=3, routed)           0.055     0.093    ctrl/reset_count_reg[2]
    SLICE_X44Y142        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.111 r  ctrl/reset_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.118    ctrl/p_0_in__0[2]
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.056ns (46.141%)  route 0.065ns (53.859%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[10]/C
    SLICE_X42Y143        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/inc_count_reg[10]/Q
                         net (fo=4, routed)           0.058     0.096    ctrl/inc_count_reg[10]
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.114 r  ctrl/inc_count_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.007     0.121    ctrl/p_0_in[10]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.056ns (46.141%)  route 0.065ns (53.859%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[2]/C
    SLICE_X42Y142        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/inc_count_reg[2]/Q
                         net (fo=4, routed)           0.058     0.096    ctrl/inc_count_reg[2]
    SLICE_X42Y142        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.114 r  ctrl/inc_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.121    ctrl/p_0_in[2]
    SLICE_X42Y142        FDCE                                         r  ctrl/inc_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/inc_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/inc_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[11]/C
    SLICE_X42Y143        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/inc_count_reg[11]/Q
                         net (fo=4, routed)           0.058     0.096    ctrl/inc_count_reg[11]
    SLICE_X42Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.115 r  ctrl/inc_count_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.007     0.122    ctrl/p_0_in[11]
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/reset_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/reset_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDCE                         0.000     0.000 r  ctrl/reset_count_reg[11]/C
    SLICE_X44Y143        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/reset_count_reg[11]/Q
                         net (fo=3, routed)           0.058     0.096    ctrl/reset_count_reg[11]
    SLICE_X44Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.115 r  ctrl/reset_count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.122    ctrl/p_0_in__0[11]
    SLICE_X44Y143        FDCE                                         r  ctrl/reset_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/reset_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/reset_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y142        FDCE                         0.000     0.000 r  ctrl/reset_count_reg[3]/C
    SLICE_X44Y142        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  ctrl/reset_count_reg[3]/Q
                         net (fo=3, routed)           0.058     0.096    ctrl/reset_count_reg[3]
    SLICE_X44Y142        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.115 r  ctrl/reset_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.122    ctrl/p_0_in__0[3]
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 3.633ns (48.844%)  route 3.805ns (51.156%))
  Logic Levels:           4  (LUT3=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.910     3.665    ctrl/signal
    SLICE_X43Y141        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.814 f  ctrl/debug_state[0]_INST_0/O
                         net (fo=2, routed)           0.278     4.093    ctrl_state[0]
    SLICE_X43Y144        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     4.157 r  status_o_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.067     4.224    calibrating
    SLICE_X43Y144        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     4.401 r  status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.550     6.951    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.146    10.097 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.097    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_router/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.483ns  (logic 1.119ns (24.965%)  route 3.364ns (75.035%))
  Logic Levels:           3  (LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.943ns (routing 0.622ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.943     2.651    u_router/clk
    SLICE_X45Y148        FDCE                                         r  u_router/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y148        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.747 f  u_router/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=35, routed)          0.403     3.150    u_router/tx_state[1]
    SLICE_X45Y148        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     3.239 r  u_router/uart_tx_phys_INST_0/O
                         net (fo=16, routed)          0.414     3.652    u_arb/tx_croc
    SLICE_X43Y137        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.715 r  u_arb/tx_combined_INST_0/O
                         net (fo=1, routed)           2.547     6.262    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.871     7.134 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.134    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.479ns  (logic 0.186ns (12.579%)  route 1.293ns (87.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          1.071     4.138    ctrl/sel
    SLICE_X45Y143        FDCE                                         r  ctrl/inc_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.200ns  (logic 0.186ns (15.499%)  route 1.014ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          0.792     3.859    ctrl/sel
    SLICE_X42Y142        FDCE                                         r  ctrl/inc_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.200ns  (logic 0.186ns (15.499%)  route 1.014ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          0.792     3.859    ctrl/sel
    SLICE_X42Y142        FDCE                                         r  ctrl/inc_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.200ns  (logic 0.186ns (15.499%)  route 1.014ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          0.792     3.859    ctrl/sel
    SLICE_X42Y142        FDCE                                         r  ctrl/inc_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.200ns  (logic 0.186ns (15.499%)  route 1.014ns (84.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          0.792     3.859    ctrl/sel
    SLICE_X42Y142        FDCE                                         r  ctrl/inc_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.153ns  (logic 0.186ns (16.135%)  route 0.967ns (83.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          0.745     3.812    ctrl/sel
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.153ns  (logic 0.186ns (16.135%)  route 0.967ns (83.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          0.745     3.812    ctrl/sel
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/inc_count_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.153ns  (logic 0.186ns (16.135%)  route 0.967ns (83.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.951ns (routing 0.622ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.404    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     0.298 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259     0.557    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     0.708 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.951     2.659    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.756 f  ctrl/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.222     2.978    ctrl/FSM_onehot_state_reg_n_0_[4]
    SLICE_X44Y141        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.089     3.067 r  ctrl/inc_count[15]_i_1/O
                         net (fo=16, routed)          0.745     3.812    ctrl/sel
    SLICE_X42Y143        FDCE                                         r  ctrl/inc_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.074ns (37.911%)  route 0.121ns (62.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.062     1.835    ctrl/psincdec
    SLICE_X44Y141        FDCE                                         r  ctrl/reset_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.074ns (32.975%)  route 0.150ns (67.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.092     1.864    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.074ns (32.975%)  route 0.150ns (67.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.092     1.864    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.074ns (32.975%)  route 0.150ns (67.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.092     1.864    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.074ns (32.975%)  route 0.150ns (67.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.092     1.864    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.074ns (32.684%)  route 0.152ns (67.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.094     1.866    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.074ns (32.684%)  route 0.152ns (67.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.094     1.866    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.074ns (32.684%)  route 0.152ns (67.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.094     1.866    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.074ns (32.684%)  route 0.152ns (67.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.094     1.866    ctrl/psincdec
    SLICE_X44Y142        FDCE                                         r  ctrl/reset_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/reset_count_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.074ns (29.910%)  route 0.173ns (70.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.320ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.426 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.573    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.662 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        0.978     1.640    ctrl/clk
    SLICE_X43Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.679 r  ctrl/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.059     1.737    ctrl/FSM_onehot_state_reg_n_0_[2]
    SLICE_X44Y141        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.772 r  ctrl/psincdec_INST_0/O
                         net (fo=17, routed)          0.115     1.887    ctrl/psincdec
    SLICE_X44Y143        FDCE                                         r  ctrl/reset_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/inc_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_gen/inst/mmcme4_adv_inst/PSEN
                            (rising edge-triggered cell MMCME4_ADV clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.825ns  (logic 0.583ns (15.243%)  route 3.242ns (84.757%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.523ns (routing 0.565ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[5]/C
    SLICE_X42Y142        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  ctrl/inc_count_reg[5]/Q
                         net (fo=4, routed)           0.758     0.851    ctrl/inc_count_reg[5]
    SLICE_X43Y142        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.964 r  ctrl/psen_INST_0_i_15/O
                         net (fo=1, routed)           0.011     0.975    ctrl/psen_INST_0_i_15_n_0
    SLICE_X43Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.203     1.178 f  ctrl/psen_INST_0_i_1/CO[7]
                         net (fo=3, routed)           0.182     1.360    ctrl/psen_INST_0_i_1_n_0
    SLICE_X43Y141        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.534 r  ctrl/psen_INST_0/O
                         net (fo=2, routed)           2.291     3.825    clock_gen/inst/psen
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.523     2.879    clock_gen/inst/psclk
    MMCM_X0Y0            MMCME4_ADV                                   r  clock_gen/inst/mmcme4_adv_inst/PSCLK

Slack:                    inf
  Source:                 mcu_usart1_tx
                            (input port)
  Destination:            u_router/stm_tx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.311ns (34.488%)  route 2.491ns (65.512%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.721ns (routing 0.565ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  mcu_usart1_tx (IN)
                         net (fo=0)                   0.000     0.000    mcu_usart1_tx_IBUF_inst/I
    AB16                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.311     1.311 r  mcu_usart1_tx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.311    mcu_usart1_tx_IBUF_inst/OUT
    AB16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.311 r  mcu_usart1_tx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.491     3.802    u_router/uart_tx_from_stm
    SLICE_X45Y148        FDRE                                         r  u_router/stm_tx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.721     3.077    u_router/clk
    SLICE_X45Y148        FDRE                                         r  u_router/stm_tx_sync_reg/C

Slack:                    inf
  Source:                 fpga_button
                            (input port)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.689ns  (logic 0.649ns (24.137%)  route 2.040ns (75.863%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.681ns (routing 0.565ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  fpga_button (IN)
                         net (fo=0)                   0.000     0.000    fpga_button_IBUF_inst/I
    R26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  fpga_button_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    fpga_button_IBUF_inst/OUT
    R26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  fpga_button_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.040     2.689    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y148        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.681     3.037    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y148        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/inc_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 0.583ns (25.985%)  route 1.661ns (74.015%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.692ns (routing 0.565ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[5]/C
    SLICE_X42Y142        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  ctrl/inc_count_reg[5]/Q
                         net (fo=4, routed)           0.758     0.851    ctrl/inc_count_reg[5]
    SLICE_X43Y142        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.964 r  ctrl/psen_INST_0_i_15/O
                         net (fo=1, routed)           0.011     0.975    ctrl/psen_INST_0_i_15_n_0
    SLICE_X43Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.203     1.178 f  ctrl/psen_INST_0_i_1/CO[7]
                         net (fo=3, routed)           0.182     1.360    ctrl/psen_INST_0_i_1_n_0
    SLICE_X43Y141        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.534 r  ctrl/psen_INST_0/O
                         net (fo=2, routed)           0.710     2.244    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.692     3.048    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/inc_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.862ns  (logic 0.558ns (29.973%)  route 1.304ns (70.027%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.730ns (routing 0.565ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[5]/C
    SLICE_X42Y142        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  ctrl/inc_count_reg[5]/Q
                         net (fo=4, routed)           0.758     0.851    ctrl/inc_count_reg[5]
    SLICE_X43Y142        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.964 r  ctrl/psen_INST_0_i_15/O
                         net (fo=1, routed)           0.011     0.975    ctrl/psen_INST_0_i_15_n_0
    SLICE_X43Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.203     1.178 r  ctrl/psen_INST_0_i_1/CO[7]
                         net (fo=3, routed)           0.475     1.653    ctrl/psen_INST_0_i_1_n_0
    SLICE_X46Y141        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.802 r  ctrl/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.060     1.862    ctrl/FSM_onehot_state[3]_i_1_n_0
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.730     3.086    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 ctrl/inc_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctrl/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.573ns (31.164%)  route 1.266ns (68.836%))
  Logic Levels:           4  (CARRY8=1 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.730ns (routing 0.565ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDCE                         0.000     0.000 r  ctrl/inc_count_reg[5]/C
    SLICE_X42Y142        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  ctrl/inc_count_reg[5]/Q
                         net (fo=4, routed)           0.758     0.851    ctrl/inc_count_reg[5]
    SLICE_X43Y142        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.964 r  ctrl/psen_INST_0_i_15/O
                         net (fo=1, routed)           0.011     0.975    ctrl/psen_INST_0_i_15_n_0
    SLICE_X43Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.203     1.178 f  ctrl/psen_INST_0_i_1/CO[7]
                         net (fo=3, routed)           0.475     1.653    ctrl/psen_INST_0_i_1_n_0
    SLICE_X46Y141        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.164     1.817 r  ctrl/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.022     1.839    ctrl/FSM_onehot_state[4]_i_1_n_0
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.730     3.086    ctrl/clk
    SLICE_X46Y141        FDCE                                         r  ctrl/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 ctrl/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            u_stream/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.152ns  (logic 0.397ns (34.457%)  route 0.755ns (65.543%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.730ns (routing 0.565ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[11]/G
    SLICE_X41Y142        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.149     0.149 r  ctrl/display_value_reg[11]/Q
                         net (fo=2, routed)           0.470     0.619    u_stream/sensor[11]
    SLICE_X43Y141        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     0.767 r  u_stream/data[3]_i_2/O
                         net (fo=1, routed)           0.228     0.995    u_stream/data[3]_i_2_n_0
    SLICE_X43Y141        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     1.095 r  u_stream/data[3]_i_1/O
                         net (fo=1, routed)           0.057     1.152    u_stream/data[3]_i_1_n_0
    SLICE_X43Y141        FDCE                                         r  u_stream/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.730     3.086    u_stream/clk
    SLICE_X43Y141        FDCE                                         r  u_stream/data_reg[3]/C

Slack:                    inf
  Source:                 ctrl/display_value_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_stream/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.393ns (34.439%)  route 0.748ns (65.561%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.701ns (routing 0.565ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        LDCE                         0.000     0.000 r  ctrl/display_value_reg[9]/G
    SLICE_X43Y143        LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.152     0.152 r  ctrl/display_value_reg[9]/Q
                         net (fo=2, routed)           0.185     0.337    u_stream/sensor[9]
    SLICE_X43Y145        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     0.516 r  u_stream/data[1]_i_2/O
                         net (fo=1, routed)           0.481     0.997    u_stream/data[1]_i_2_n_0
    SLICE_X42Y145        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.059 r  u_stream/data[1]_i_1/O
                         net (fo=1, routed)           0.082     1.141    u_stream/data[1]_i_1_n_0
    SLICE_X42Y145        FDCE                                         r  u_stream/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.701     3.057    u_stream/clk
    SLICE_X42Y145        FDCE                                         r  u_stream/data_reg[1]/C

Slack:                    inf
  Source:                 ctrl/display_value_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            u_stream/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.305ns (29.521%)  route 0.728ns (70.479%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.730ns (routing 0.565ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[13]/G
    SLICE_X41Y142        LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.149     0.149 r  ctrl/display_value_reg[13]/Q
                         net (fo=2, routed)           0.175     0.324    u_stream/sensor[13]
    SLICE_X42Y141        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     0.441 r  u_stream/data[5]_i_2/O
                         net (fo=1, routed)           0.493     0.934    u_stream/data[5]_i_2_n_0
    SLICE_X43Y141        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.973 r  u_stream/data[5]_i_1/O
                         net (fo=1, routed)           0.060     1.033    u_stream/data[5]_i_1_n_0
    SLICE_X43Y141        FDCE                                         r  u_stream/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.730     3.086    u_stream/clk
    SLICE_X43Y141        FDCE                                         r  u_stream/data_reg[5]/C

Slack:                    inf
  Source:                 ctrl/display_value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            u_stream/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.027ns  (logic 0.335ns (32.626%)  route 0.692ns (67.374%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.701ns (routing 0.565ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[10]/G
    SLICE_X41Y142        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.149     0.149 r  ctrl/display_value_reg[10]/Q
                         net (fo=2, routed)           0.552     0.701    u_stream/sensor[10]
    SLICE_X42Y145        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     0.740 r  u_stream/data[2]_i_2/O
                         net (fo=1, routed)           0.063     0.803    u_stream/data[2]_i_2_n_0
    SLICE_X42Y145        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     0.950 r  u_stream/data[2]_i_1/O
                         net (fo=1, routed)           0.077     1.027    u_stream/data[2]_i_1_n_0
    SLICE_X42Y145        FDCE                                         r  u_stream/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     0.351    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     0.995 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230     1.225    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.356 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.701     3.057    u_stream/clk
    SLICE_X42Y145        FDCE                                         r  u_stream/data_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/display_value_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.586%)  route 0.086ns (58.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.085ns (routing 0.354ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[15]/G
    SLICE_X41Y142        LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  ctrl/display_value_reg[15]/Q
                         net (fo=2, routed)           0.086     0.147    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.085     1.278    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y141        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/display_value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_stream/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.073ns (47.193%)  route 0.082ns (52.807%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.083ns (routing 0.354ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        LDCE                         0.000     0.000 r  ctrl/display_value_reg[0]/G
    SLICE_X42Y144        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  ctrl/display_value_reg[0]/Q
                         net (fo=2, routed)           0.058     0.117    u_stream/sensor[0]
    SLICE_X42Y144        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.131 r  u_stream/data[0]_i_1/O
                         net (fo=1, routed)           0.024     0.155    u_stream/data[0]_i_1_n_0
    SLICE_X42Y144        FDCE                                         r  u_stream/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.083     1.276    u_stream/clk
    SLICE_X42Y144        FDCE                                         r  u_stream/data_reg[0]/C

Slack:                    inf
  Source:                 ctrl/display_value_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.992%)  route 0.120ns (67.008%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.087ns (routing 0.354ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[13]/G
    SLICE_X41Y142        LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  ctrl/display_value_reg[13]/Q
                         net (fo=2, routed)           0.120     0.179    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.087     1.280    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X41Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/display_value_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.761%)  route 0.120ns (66.239%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.082ns (routing 0.354ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[7]/G
    SLICE_X41Y142        LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  ctrl/display_value_reg[7]/Q
                         net (fo=2, routed)           0.120     0.181    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.082     1.275    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y144        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/display_value_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_stream/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.981%)  route 0.089ns (48.019%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.080ns (routing 0.354ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[7]/G
    SLICE_X41Y142        LDCE (EnToQ_BFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  ctrl/display_value_reg[7]/Q
                         net (fo=2, routed)           0.072     0.133    u_stream/sensor[7]
    SLICE_X41Y143        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.168 r  u_stream/data[7]_i_2/O
                         net (fo=1, routed)           0.017     0.185    u_stream/data[7]_i_2_n_0
    SLICE_X41Y143        FDCE                                         r  u_stream/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.080     1.273    u_stream/clk
    SLICE_X41Y143        FDCE                                         r  u_stream/data_reg[7]/C

Slack:                    inf
  Source:                 ctrl/display_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.269%)  route 0.130ns (68.731%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.082ns (routing 0.354ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        LDCE                         0.000     0.000 r  ctrl/display_value_reg[3]/G
    SLICE_X42Y141        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  ctrl/display_value_reg[3]/Q
                         net (fo=2, routed)           0.130     0.189    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y148        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.082     1.275    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X42Y148        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/display_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.059ns (29.846%)  route 0.139ns (70.154%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.091ns (routing 0.354ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[11]/G
    SLICE_X41Y142        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  ctrl/display_value_reg[11]/Q
                         net (fo=2, routed)           0.139     0.198    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.091     1.284    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y138        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/display_value_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.061ns (28.414%)  route 0.154ns (71.586%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.073ns (routing 0.354ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[12]/G
    SLICE_X41Y142        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  ctrl/display_value_reg[12]/Q
                         net (fo=2, routed)           0.154     0.215    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y140        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.073     1.266    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X40Y140        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/display_value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            fpga_unified_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.060ns (27.833%)  route 0.156ns (72.167%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.088ns (routing 0.354ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[10]/G
    SLICE_X41Y142        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  ctrl/display_value_reg[10]/Q
                         net (fo=2, routed)           0.156     0.216    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.088     1.281    fpga_unified_top/vio_0/<hidden>/<hidden>
    SLICE_X39Y142        FDRE                                         r  fpga_unified_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 ctrl/display_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_stream/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.094ns (42.789%)  route 0.126ns (57.211%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.086ns (routing 0.354ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        LDCE                         0.000     0.000 r  ctrl/display_value_reg[2]/G
    SLICE_X41Y142        LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  ctrl/display_value_reg[2]/Q
                         net (fo=2, routed)           0.102     0.161    u_stream/sensor[2]
    SLICE_X42Y145        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.035     0.196 r  u_stream/data[2]_i_1/O
                         net (fo=1, routed)           0.024     0.220    u_stream/data[2]_i_1_n_0
    SLICE_X42Y145        FDCE                                         r  u_stream/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                 IBUFCTRL                     0.000     0.000 r  ibuf_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    clock_gen/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295    -0.073 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.093    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_DIV_X0Y0      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.193 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=1125, routed)        1.086     1.279    u_stream/clk
    SLICE_X42Y145        FDCE                                         r  u_stream/data_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 4.300ns (76.057%)  route 1.354ns (23.943%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.459ns (routing 0.623ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.354     5.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.459     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.197ns  (logic 4.400ns (84.664%)  route 0.797ns (15.336%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.418ns (routing 0.623ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.734     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X47Y100        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     5.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.063     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X47Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.418     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 4.416ns (86.581%)  route 0.684ns (13.419%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.407ns (routing 0.623ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.630     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X43Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     5.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.054     5.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X43Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.407     2.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.918ns  (logic 4.479ns (91.065%)  route 0.439ns (8.935%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.394ns (routing 0.623ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.376     4.676    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X42Y106        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     4.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.063     4.918    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X42Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.928     1.393    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.394     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X42Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.525ns (73.247%)  route 0.192ns (26.753%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.897ns (routing 0.377ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.174     0.639    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X42Y106        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.060     0.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.018     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X42Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.897     6.108    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X42Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.506ns (61.784%)  route 0.313ns (38.216%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.904ns (routing 0.377ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.298     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X43Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     0.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X43Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.904     6.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.500ns (57.605%)  route 0.368ns (42.395%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.911ns (routing 0.377ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.350     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X47Y100        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.035     0.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.018     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X47Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.911     6.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.465ns (42.921%)  route 0.618ns (57.079%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.937ns (routing 0.377ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.618     1.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     5.192    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.937     6.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





