TimeQuest Timing Analyzer report for Final_Project
Mon Dec 07 23:15:11 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 47. Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 50. Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 53. Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 54. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 56. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 79. Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 80. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 82. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 84. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 85. Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 86. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 88. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Propagation Delay
 99. Minimum Propagation Delay
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Board Trace Model Assignments
113. Input Transition Times
114. Signal Integrity Metrics (Slow 1200mv 0c Model)
115. Signal Integrity Metrics (Slow 1200mv 85c Model)
116. Signal Integrity Metrics (Fast 1200mv 0c Model)
117. Setup Transfers
118. Hold Transfers
119. Recovery Transfers
120. Removal Transfers
121. Report TCCS
122. Report RSKM
123. Unconstrained Paths
124. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; Final_Project                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.0%      ;
;     Processor 3            ;  20.0%      ;
;     Processor 4            ;  10.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc      ; OK     ; Mon Dec 07 23:15:02 2015 ;
; nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc ; OK     ; Mon Dec 07 23:15:02 2015 ;
; Final_Project.sdc                                                 ; OK     ; Mon Dec 07 23:15:02 2015 ;
+-------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; altera_reserved_tck                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { altera_reserved_tck }                   ;
; CLOCK_50                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[0] } ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[1] } ;
; VGA_CLK                               ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50                                ; { VGA_CLK }                               ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 18.01 MHz ; 18.01 MHz       ; CLOCK_50                              ;      ;
; 67.24 MHz ; 67.24 MHz       ; altera_reserved_tck                   ;      ;
; 71.12 MHz ; 71.12 MHz       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLOCK_50                              ; -35.532 ; -2709.301     ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -35.033 ; -1578.698     ;
; altera_reserved_tck                   ; 42.564  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.277 ; 0.000         ;
; altera_reserved_tck                   ; 0.402 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.402 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 10.923 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 13.939 ; 0.000         ;
; altera_reserved_tck                   ; 47.562 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 1.047 ; 0.000         ;
; altera_reserved_tck                   ; 1.473 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 4.879 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.790  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.700  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.566 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -35.532 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.322      ; 55.872     ;
; -35.532 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.322      ; 55.872     ;
; -35.399 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.323      ; 55.740     ;
; -35.399 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.323      ; 55.740     ;
; -34.488 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.322      ; 54.828     ;
; -34.488 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.322      ; 54.828     ;
; -33.240 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.309      ; 53.567     ;
; -33.240 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.309      ; 53.567     ;
; -32.910 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 52.838     ;
; -32.861 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 52.789     ;
; -32.777 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 52.706     ;
; -32.728 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 52.657     ;
; -32.504 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 52.432     ;
; -32.482 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 52.410     ;
; -32.460 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 52.388     ;
; -32.371 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 52.300     ;
; -32.349 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 52.278     ;
; -32.327 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 52.256     ;
; -32.190 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 52.118     ;
; -32.100 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 52.024     ;
; -32.083 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 52.011     ;
; -32.057 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 51.986     ;
; -32.047 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.974     ;
; -31.967 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 51.892     ;
; -31.950 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 51.876     ;
; -31.950 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 51.879     ;
; -31.948 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 51.874     ;
; -31.936 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.864     ;
; -31.914 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.842     ;
; -31.907 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 51.828     ;
; -31.907 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 51.828     ;
; -31.866 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.794     ;
; -31.817 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.745     ;
; -31.817 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.744     ;
; -31.815 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.743     ;
; -31.815 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.742     ;
; -31.803 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 51.732     ;
; -31.799 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.726     ;
; -31.782 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.710     ;
; -31.774 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 51.696     ;
; -31.774 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 51.696     ;
; -31.702 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 51.628     ;
; -31.682 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 52.026     ;
; -31.682 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 52.026     ;
; -31.682 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 51.611     ;
; -31.678 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 52.022     ;
; -31.678 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 52.022     ;
; -31.666 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.594     ;
; -31.649 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 51.578     ;
; -31.624 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 51.968     ;
; -31.623 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 51.549     ;
; -31.620 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 51.964     ;
; -31.602 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 51.521     ;
; -31.602 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 51.521     ;
; -31.569 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.496     ;
; -31.549 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 51.894     ;
; -31.549 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 51.894     ;
; -31.545 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 51.471     ;
; -31.545 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 51.890     ;
; -31.545 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 51.890     ;
; -31.516 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 51.844     ;
; -31.516 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.310      ; 51.844     ;
; -31.491 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 51.836     ;
; -31.490 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.417     ;
; -31.487 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 51.832     ;
; -31.469 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 51.389     ;
; -31.469 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 51.389     ;
; -31.460 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.388     ;
; -31.443 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.329      ; 51.790     ;
; -31.441 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.329      ; 51.788     ;
; -31.438 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.366     ;
; -31.431 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.325      ; 51.774     ;
; -31.431 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.325      ; 51.774     ;
; -31.416 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.344     ;
; -31.412 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.339     ;
; -31.409 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.329      ; 51.756     ;
; -31.407 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.329      ; 51.754     ;
; -31.395 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.322     ;
; -31.388 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 51.355     ;
; -31.383 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 51.350     ;
; -31.379 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 51.299     ;
; -31.377 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 51.297     ;
; -31.365 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.325      ; 51.708     ;
; -31.365 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.325      ; 51.708     ;
; -31.310 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.330      ; 51.658     ;
; -31.308 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.330      ; 51.656     ;
; -31.298 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 51.642     ;
; -31.298 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 51.642     ;
; -31.276 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.330      ; 51.624     ;
; -31.274 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.330      ; 51.622     ;
; -31.264 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.324      ; 51.606     ;
; -31.262 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.324      ; 51.604     ;
; -31.262 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 51.190     ;
; -31.259 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 51.186     ;
; -31.255 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 51.223     ;
; -31.250 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 51.218     ;
; -31.246 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 51.167     ;
; -31.244 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 51.165     ;
; -31.238 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.324      ; 51.580     ;
; -31.237 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 51.157     ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                          ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -35.033 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 52.244     ;
; -34.965 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 52.208     ;
; -34.900 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.806     ; 52.112     ;
; -34.881 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 52.092     ;
; -34.842 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.812     ; 52.048     ;
; -34.832 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.774     ; 52.076     ;
; -34.799 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 51.977     ;
; -34.773 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.779     ; 52.012     ;
; -34.756 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 51.941     ;
; -34.748 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.806     ; 51.960     ;
; -34.743 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 51.954     ;
; -34.709 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 51.916     ;
; -34.708 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 51.886     ;
; -34.705 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 51.921     ;
; -34.666 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.839     ; 51.845     ;
; -34.663 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 51.906     ;
; -34.640 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.778     ; 51.880     ;
; -34.623 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 51.809     ;
; -34.610 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.806     ; 51.822     ;
; -34.596 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 51.813     ;
; -34.583 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 51.800     ;
; -34.576 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.779     ; 51.815     ;
; -34.575 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.839     ; 51.754     ;
; -34.572 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 51.789     ;
; -34.555 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 51.733     ;
; -34.552 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 51.795     ;
; -34.544 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 51.787     ;
; -34.530 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.774     ; 51.774     ;
; -34.471 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 51.682     ;
; -34.463 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 51.681     ;
; -34.450 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 51.668     ;
; -34.448 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 51.664     ;
; -34.443 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.778     ; 51.683     ;
; -34.422 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 51.639     ;
; -34.422 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.839     ; 51.601     ;
; -34.419 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.774     ; 51.663     ;
; -34.411 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.774     ; 51.655     ;
; -34.340 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 51.556     ;
; -34.338 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.806     ; 51.550     ;
; -34.315 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 51.532     ;
; -34.303 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 51.513     ;
; -34.289 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 51.507     ;
; -34.275 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 51.460     ;
; -34.261 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 51.446     ;
; -34.226 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.812     ; 51.432     ;
; -34.207 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 51.424     ;
; -34.170 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 51.381     ;
; -34.162 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 51.378     ;
; -34.155 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.805     ; 51.368     ;
; -34.142 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 51.328     ;
; -34.128 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 51.314     ;
; -34.122 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 51.300     ;
; -34.103 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 51.288     ;
; -34.093 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 51.300     ;
; -34.053 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 51.263     ;
; -34.029 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 51.246     ;
; -34.022 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.804     ; 51.236     ;
; -34.014 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 51.224     ;
; -33.989 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 51.200     ;
; -33.989 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.839     ; 51.168     ;
; -33.970 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 51.156     ;
; -33.933 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 51.118     ;
; -33.921 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 51.164     ;
; -33.920 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 51.131     ;
; -33.885 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 51.095     ;
; -33.881 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 51.092     ;
; -33.837 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 51.048     ;
; -33.805 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.837     ; 50.986     ;
; -33.800 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 50.986     ;
; -33.798 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.812     ; 51.004     ;
; -33.755 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 50.933     ;
; -33.752 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 50.963     ;
; -33.729 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.779     ; 50.968     ;
; -33.712 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 50.897     ;
; -33.699 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 50.910     ;
; -33.672 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.836     ; 50.854     ;
; -33.664 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 50.842     ;
; -33.661 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 50.877     ;
; -33.655 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.834     ; 50.839     ;
; -33.646 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.834     ; 50.830     ;
; -33.619 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 50.862     ;
; -33.552 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 50.769     ;
; -33.539 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 50.756     ;
; -33.532 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.779     ; 50.771     ;
; -33.522 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 50.707     ;
; -33.513 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 50.698     ;
; -33.511 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 50.689     ;
; -33.508 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 50.751     ;
; -33.500 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.775     ; 50.743     ;
; -33.427 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 50.638     ;
; -33.404 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 50.620     ;
; -33.378 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 50.595     ;
; -33.296 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 50.512     ;
; -33.259 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 50.469     ;
; -33.231 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 50.416     ;
; -33.217 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 50.402     ;
; -33.182 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.812     ; 50.388     ;
; -33.118 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 50.334     ;
; -33.111 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.805     ; 50.324     ;
; -33.078 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 50.256     ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 7.542      ;
; 43.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 6.923      ;
; 43.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.921      ;
; 43.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.911      ;
; 43.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 6.558      ;
; 43.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.368      ;
; 43.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 6.153      ;
; 43.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 6.119      ;
; 44.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.078      ;
; 44.116 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 5.989      ;
; 44.223 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 5.867      ;
; 44.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 5.831      ;
; 44.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 5.748      ;
; 44.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 5.729      ;
; 44.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 5.694      ;
; 44.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 5.571      ;
; 44.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 5.428      ;
; 44.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.316      ;
; 44.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.302      ;
; 45.090 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 5.015      ;
; 45.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.946      ;
; 45.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 4.293      ;
; 46.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.261      ;
; 46.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.214      ;
; 46.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.158      ;
; 47.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.942      ;
; 47.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.038      ; 2.872      ;
; 47.247 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 2.834      ;
; 47.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 2.630      ;
; 47.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.491      ;
; 47.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.453      ;
; 47.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.413      ;
; 48.176 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 1.893      ;
; 48.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 1.737      ;
; 48.640 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 1.467      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 8.600      ;
; 91.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.561      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 8.322      ;
; 91.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.319      ;
; 91.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.319      ;
; 91.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.319      ;
; 91.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.319      ;
; 91.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.319      ;
; 91.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.309      ;
; 91.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.309      ;
; 91.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.309      ;
; 91.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.309      ;
; 91.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.309      ;
; 91.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 8.309      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.921      ;
; 92.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.882      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.790      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.790      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.790      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.790      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.790      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.790      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.790      ;
; 92.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.719      ;
; 92.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.719      ;
; 92.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.719      ;
; 92.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.719      ;
; 92.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.719      ;
; 92.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.719      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.691      ;
; 92.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.657      ;
; 92.277 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.652      ;
; 92.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.650      ;
; 92.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.649      ;
; 92.284 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.648      ;
; 92.284 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.648      ;
; 92.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.647      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 0.943      ;
; 0.288 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 0.954      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 0.968      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 0.992      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 0.994      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 0.998      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.029      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.005      ;
; 0.347 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.017      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.010      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.014      ;
; 0.349 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.019      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.014      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.014      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.018      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.025      ;
; 0.357 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.027      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.020      ;
; 0.358 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.028      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.034      ;
; 0.360 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.030      ;
; 0.362 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.032      ;
; 0.371 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.035      ;
; 0.371 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.029      ;
; 0.375 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.039      ;
; 0.375 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.033      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.049      ;
; 0.381 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.051      ;
; 0.384 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                             ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.063      ;
; 0.388 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.058      ;
; 0.388 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.058      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.068      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.058      ;
; 0.393 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.058      ;
; 0.398 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.062      ;
; 0.400 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.064      ;
; 0.401 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                              ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                   ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                               ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|state.READ                                                                                                                                                                                                                                                         ; blittera:blittera|state.READ                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                         ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                         ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.049      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                            ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                             ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                   ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                   ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd     ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                  ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; communicator:com|state.WAIT                                                                                                                                                                                                                                                          ; communicator:com|state.WAIT                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; communicator:com|blitter_done                                                                                                                                                                                                                                                        ; communicator:com|blitter_done                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                               ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                            ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                               ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.414 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.698      ;
; 0.420 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.704      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.704      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.712      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.698      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.429 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.432 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.696      ;
; 0.481 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.494 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.760      ;
; 0.501 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.767      ;
; 0.502 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.768      ;
; 0.504 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.770      ;
; 0.504 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.770      ;
; 0.508 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.774      ;
; 0.548 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.814      ;
; 0.551 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.817      ;
; 0.555 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.557 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.823      ;
; 0.577 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.581 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.846      ;
; 0.585 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.586 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[9]              ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.857      ;
; 0.586 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.852      ;
; 0.590 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.856      ;
; 0.591 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.856      ;
; 0.593 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.856      ;
; 0.594 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[4]              ; nios_system:nios_system|nios_system_sdram:sdram|active_data[4]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.595 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[21]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.859      ;
; 0.600 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[29]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.864      ;
; 0.602 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.608 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.873      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[28]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.883      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.883      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.885      ;
; 0.621 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[31]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.884      ;
; 0.621 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[27]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.884      ;
; 0.623 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[20]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.887      ;
; 0.624 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.887      ;
; 0.626 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.892      ;
; 0.639 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.643 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.646 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.651 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.917      ;
; 0.651 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.917      ;
; 0.656 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.666 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.669 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.695 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.695 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.705 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.971      ;
; 0.707 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.973      ;
; 0.709 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.711 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.977      ;
; 0.716 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.982      ;
; 0.718 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[20]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.982      ;
; 0.720 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.983      ;
; 0.721 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.987      ;
; 0.721 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.984      ;
; 0.726 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.731 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.734 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.739 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.004      ;
; 0.744 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.009      ;
; 0.749 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 1.012      ;
; 0.751 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.752 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[21]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 1.016      ;
; 0.756 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 1.019      ;
; 0.756 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[30]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 1.019      ;
; 0.769 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 10.923 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.225      ;
; 11.134 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 8.794      ;
; 11.134 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[6]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 8.794      ;
; 11.134 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 8.794      ;
; 11.134 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[2]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 8.794      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_exception                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.751      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_force_src2_zero                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 8.744      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot_right                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.751      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_logic                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.751      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 8.744      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[21]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 8.749      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[22]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 8.749      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[7]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 8.748      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 8.755      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 8.749      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[18]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 8.749      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.769      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 8.769      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[5]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 8.749      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 8.750      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 8.750      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.751      ;
; 11.135 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_retaddr                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 8.744      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_valid                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 8.733      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_valid                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 8.733      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_new_inst                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 8.733      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 8.731      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 8.723      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 8.723      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 8.723      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 8.723      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 8.723      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_break                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 8.746      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_hi_imm16                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.741      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 8.734      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[30]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 8.734      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[23]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[20]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[21]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[22]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[23]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[24]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[25]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[26]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[27]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[28]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.730      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_logic_op[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 8.732      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_logic_op[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 8.732      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 8.731      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 8.731      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 8.731      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 8.737      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.741      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 8.736      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[8]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 8.714      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 8.735      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[8]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.740      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[20]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.741      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[20]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 8.718      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 8.737      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 8.729      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 8.728      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[22]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 8.718      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 8.729      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[18]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[17]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[16]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[15]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 8.716      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 8.714      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 8.718      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 8.735      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[10]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.750      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[10]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 8.736      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[10]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 8.714      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[30]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.750      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 8.720      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 8.720      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 8.720      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 8.720      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 8.720      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[7]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 8.733      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[7]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.741      ;
; 11.136 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.741      ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 13.939 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.288     ; 5.668      ;
; 13.939 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.291     ; 5.665      ;
; 13.939 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.291     ; 5.665      ;
; 13.939 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.288     ; 5.668      ;
; 13.942 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.319     ; 5.634      ;
; 13.942 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 5.655      ;
; 13.947 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 5.781      ;
; 13.947 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 5.778      ;
; 13.947 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 5.778      ;
; 13.947 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 5.781      ;
; 13.948 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.787      ;
; 13.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.208     ; 5.747      ;
; 13.950 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 5.768      ;
; 13.955 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.283     ; 5.657      ;
; 13.957 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.251     ; 5.687      ;
; 13.958 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 5.643      ;
; 13.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.708      ;
; 13.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.708      ;
; 13.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.708      ;
; 13.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.699      ;
; 13.960 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.699      ;
; 13.963 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 5.770      ;
; 13.963 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.283     ; 5.649      ;
; 13.964 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 5.692      ;
; 13.964 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 5.692      ;
; 13.964 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 5.692      ;
; 13.965 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 5.800      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.183     ; 5.756      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.820      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 5.680      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.249     ; 5.680      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.244     ; 5.685      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 5.689      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.281     ; 5.648      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 5.677      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 5.677      ;
; 13.966 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.281     ; 5.648      ;
; 13.968 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.821      ;
; 13.968 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.821      ;
; 13.968 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.821      ;
; 13.968 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.812      ;
; 13.968 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.812      ;
; 13.968 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.821      ;
; 13.971 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 5.762      ;
; 13.972 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.805      ;
; 13.972 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.805      ;
; 13.972 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.805      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.798      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.802      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.761      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.790      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.790      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.793      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.793      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.761      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.761      ;
; 13.974 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.802      ;
; 13.975 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 5.766      ;
; 13.975 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 5.766      ;
; 13.975 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 5.674      ;
; 13.976 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.771      ;
; 13.976 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.776      ;
; 13.976 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.771      ;
; 13.978 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.182     ; 5.745      ;
; 13.978 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.182     ; 5.745      ;
; 13.983 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 5.787      ;
; 13.983 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.264     ; 5.648      ;
; 13.983 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.264     ; 5.648      ;
; 13.983 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.264     ; 5.648      ;
; 13.983 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.264     ; 5.648      ;
; 13.984 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.269     ; 5.642      ;
; 13.987 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.740      ;
; 13.987 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.740      ;
; 13.988 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.767      ;
; 13.991 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.761      ;
; 13.991 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.761      ;
; 13.991 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.761      ;
; 13.991 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.761      ;
; 13.992 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.755      ;
; 14.173 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.191     ; 5.512      ;
; 14.173 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 5.509      ;
; 14.173 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 5.509      ;
; 14.173 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.191     ; 5.512      ;
; 14.176 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.201     ; 5.499      ;
; 14.176 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 5.478      ;
; 14.189 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 5.501      ;
; 14.191 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 5.531      ;
; 14.192 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 5.487      ;
; 14.194 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_2  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 5.543      ;
; 14.194 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_4  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 5.543      ;
; 14.194 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 5.552      ;
; 14.194 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 5.552      ;
; 14.194 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 5.552      ;
; 14.197 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_11 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 5.493      ;
; 14.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_25 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 5.536      ;
; 14.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_26 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 5.536      ;
; 14.198 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_27 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 5.536      ;
; 14.200 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_31 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 5.529      ;
; 14.200 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.184     ; 5.492      ;
; 14.200 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.524      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.543      ;
; 47.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.055      ; 2.414      ;
; 47.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.055      ; 2.414      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.233      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.233      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.233      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.232      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.232      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.232      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.232      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.232      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.231      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.230      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.230      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.230      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.230      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.230      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.230      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.230      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.236      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.236      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.236      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.236      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.233      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.236      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.215      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.215      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.229      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.237      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.234      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.237      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.237      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.237      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.237      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.214      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.221      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.222      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.223      ;
; 94.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.224      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.509 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.774      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.812 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.076      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 1.829 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.094      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.100 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.370      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 2.113 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.387      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.634 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.558      ; 8.378      ;
; 7.651 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 8.400      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 7.662 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.553      ; 8.401      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 8.300      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[7]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[6]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 8.300      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 8.300      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 8.300      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 8.300      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.084 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 8.302      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 8.337      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 8.319      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 8.309      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 8.309      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 8.313      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 8.313      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 8.313      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 8.313      ;
; 8.085 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 8.313      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.743      ;
; 1.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.743      ;
; 1.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.743      ;
; 1.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.766      ;
; 1.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.766      ;
; 1.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.766      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.804      ;
; 1.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.024      ;
; 1.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.024      ;
; 1.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.024      ;
; 1.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.024      ;
; 1.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.024      ;
; 1.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.024      ;
; 1.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.024      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.029      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.029      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.029      ;
; 1.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.070      ;
; 1.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.056      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.056      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.056      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.056      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.056      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.079      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.121      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.253      ;
; 1.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.267      ;
; 1.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.267      ;
; 1.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.267      ;
; 1.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.267      ;
; 2.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.303      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.391      ;
; 4.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.527      ; 5.001      ;
; 4.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.527      ; 5.001      ;
; 4.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.527      ; 5.001      ;
; 4.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.527      ; 5.001      ;
; 4.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.527      ; 5.001      ;
; 4.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.527      ; 5.001      ;
; 4.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 5.020      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 4.879 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.146      ;
; 4.879 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.146      ;
; 4.879 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.146      ;
; 4.879 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.147      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.121      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.121      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.121      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 5.128      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.121      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 5.128      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.121      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 5.128      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.121      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.136      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.136      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.136      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 5.145      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.142      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.136      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.136      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.136      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.136      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 5.145      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 5.145      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 5.145      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 5.145      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 5.145      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.142      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.142      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.142      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 5.128      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.134      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.135      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.880 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 5.122      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.137      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.136      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.122      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.122      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.122      ;
; 4.881 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 5.122      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 5.082      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 5.082      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 5.082      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 5.082      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 5.091      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 5.082      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 5.091      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 5.091      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 5.091      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 5.091      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 5.098      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 5.098      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 5.098      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 5.098      ;
; 4.882 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 5.098      ;
; 5.048 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.001      ; 5.179      ;
; 5.049 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.010     ; 5.169      ;
; 5.063 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.003     ; 5.190      ;
; 5.063 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.003     ; 5.190      ;
; 5.064 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.014     ; 5.180      ;
; 5.064 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.007     ; 5.187      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]                                                                                                                                                                                                                                                                                                                    ;
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]~_Duplicate_3                                                                                                                                                                                                                                                                                                       ;
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[4]                                                                                                                                                                                                                                                                                                                    ;
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.790 ; 5.141        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                                                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                                                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                                                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff   ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; communicator:com|sprite_table:table1|out[12]                                                                                                                                                                                                                                                                                                  ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; communicator:com|sprite_table:table1|out[34]                                                                                                                                                                                                                                                                                                  ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; communicator:com|sprite_table:table1|out[4]                                                                                                                                                                                                                                                                                                   ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                                                                                                                            ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                                            ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                            ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                            ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                                                                                                                                            ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                                                                                                                                            ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                       ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                       ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39]            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[42]            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49]            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51]            ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]            ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55]            ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56]            ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]            ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43]            ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44]            ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[19]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                                       ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                                       ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                             ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                      ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                              ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                              ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                              ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                              ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                              ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[16]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[20]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[21]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[22]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[23]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[16]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[18]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[19]            ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.566 ; 49.801       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                 ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                 ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                 ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                  ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                  ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                 ;
; 49.571 ; 49.806       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                  ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                 ;
; 49.572 ; 49.807       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                  ;
; 49.573 ; 49.808       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                 ;
; 49.623 ; 49.843       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ;
; 49.623 ; 49.843       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                 ;
; 49.625 ; 49.845       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                               ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[36] ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[37] ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                                                          ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                                                           ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 8.330 ; 8.694 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 8.330 ; 8.694 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.289 ; 2.668 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.851 ; 2.230 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.521 ; 1.836 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.597 ; 1.915 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.858 ; 2.235 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.414 ; 1.738 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.033 ; 2.388 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.240 ; 1.554 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.894 ; 2.237 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 2.056 ; 2.456 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.125 ; 2.526 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.968 ; 2.349 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.422 ; 1.748 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.973 ; 2.358 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 2.210 ; 2.577 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.289 ; 2.668 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 2.018 ; 2.409 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.853 ; 4.808 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.579 ; 7.528 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.301 ; 1.405 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.344 ; 1.448 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.357 ; 1.461 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.348 ; 1.452 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.337 ; 1.441 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.323 ; 1.427 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349 ; 1.453 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274 ; 1.378 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -5.195 ; -5.778 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -5.195 ; -5.778 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.797 ; -1.090 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -1.388 ; -1.743 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -1.067 ; -1.360 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -1.145 ; -1.441 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -1.409 ; -1.771 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -0.982 ; -1.294 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -1.562 ; -1.895 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -0.797 ; -1.090 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -1.426 ; -1.746 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -1.584 ; -1.960 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -1.652 ; -2.028 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -1.502 ; -1.859 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.992 ; -1.305 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -1.520 ; -1.891 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -1.748 ; -2.102 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -1.809 ; -2.164 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -1.549 ; -1.916 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.522 ; -1.551 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.951 ; -0.976 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.637 ; -0.741 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.677 ; -0.781 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.710 ; -0.814 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.705 ; -0.809 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.724 ; -0.828 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.715 ; -0.819 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.751 ; -0.855 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.733 ; -0.837 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.674 ; -0.778 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.685 ; -0.789 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.690 ; -0.794 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.688 ; -0.792 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.717 ; -0.821 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.671 ; -0.775 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.665 ; -0.769 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.637 ; -0.741 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.651 ; -0.755 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 18.942 ; 18.903 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 16.184 ; 16.114 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 17.235 ; 17.383 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 15.409 ; 15.294 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 16.630 ; 16.679 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 17.630 ; 17.729 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 17.574 ; 17.796 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 18.942 ; 18.903 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 18.735 ; 18.756 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 17.783 ; 17.694 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 17.443 ; 17.121 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 18.275 ; 18.240 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 16.827 ; 16.660 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 16.712 ; 16.704 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 18.735 ; 18.756 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 18.166 ; 18.084 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 16.776 ; 16.487 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 14.269 ; 14.302 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 16.396 ; 16.363 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 16.776 ; 16.451 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 16.546 ; 16.487 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 14.530 ; 14.516 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 15.937 ; 15.754 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 14.653 ; 14.724 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 17.554 ; 17.617 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 15.699 ; 15.537 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 16.080 ; 15.994 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 16.326 ; 16.465 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 17.554 ; 17.617 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 15.204 ; 15.290 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 17.001 ; 17.008 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 15.182 ; 15.185 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 16.351 ; 16.419 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 16.351 ; 16.419 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 14.650 ; 14.664 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 14.028 ; 13.988 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 14.599 ; 14.482 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 15.354 ; 15.196 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 14.228 ; 14.125 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 14.880 ; 14.986 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 16.095 ; 16.169 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 13.688 ; 13.708 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 16.095 ; 16.169 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 13.566 ; 13.591 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 14.728 ; 14.502 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 14.972 ; 14.816 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 14.690 ; 14.560 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 14.141 ; 14.254 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 15.779 ; 15.770 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 15.767 ; 15.535 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 14.647 ; 14.600 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 14.984 ; 14.987 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 15.108 ; 15.041 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 14.747 ; 14.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 15.779 ; 15.770 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 14.723 ; 14.805 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 14.510 ; 14.357 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 14.510 ; 14.357 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 13.765 ; 13.703 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 13.846 ; 13.716 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 13.796 ; 13.677 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 14.333 ; 14.284 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 13.936 ; 13.933 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 13.141 ; 13.251 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 61.586 ; 61.660 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 13.456 ; 13.489 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 35.506 ; 35.619 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 60.573 ; 60.315 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 58.157 ; 58.153 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 58.289 ; 58.256 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 57.470 ; 57.379 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 58.087 ; 57.975 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 60.689 ; 60.564 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 60.647 ; 60.447 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 61.586 ; 61.660 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 60.421 ; 60.275 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 58.973 ; 58.982 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 60.246 ; 60.101 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 59.556 ; 59.445 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 60.510 ; 60.552 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 61.007 ; 61.049 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 59.835 ; 59.865 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 60.873 ; 60.760 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 11.080 ; 11.181 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 11.080 ; 11.181 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 9.066  ; 9.033  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 8.667  ; 8.649  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 9.402  ; 9.390  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 8.466  ; 8.415  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 8.339  ; 8.324  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.917  ; 7.899  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 7.479  ; 7.456  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.782  ; 7.765  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 9.402  ; 9.390  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.134  ; 7.130  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.531  ; 7.553  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 8.132  ; 8.106  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 8.138  ; 8.113  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.724  ; 7.673  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.878  ; 7.844  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.138  ; 8.183  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.883  ; 7.900  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.448  ; 8.417  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 8.252  ; 8.264  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 8.457  ; 8.413  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.434  ; 7.480  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.369  ; 7.475  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.374 ; 14.015 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.352  ; 3.325  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.283  ; 3.256  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.195  ; 3.165  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.293  ; 3.266  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.318  ; 3.291  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.205  ; 3.175  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.369  ; 3.342  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.355  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.377  ; 3.350  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.324  ; 3.297  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.388  ; 3.361  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.384  ; 3.357  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.327  ; 3.300  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.189 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.205 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 10.723 ; 10.612 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 11.470 ; 11.402 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 12.530 ; 12.681 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 10.723 ; 10.612 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 11.886 ; 11.932 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 12.894 ; 12.942 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 12.849 ; 13.063 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 14.105 ; 14.069 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 11.785 ; 11.690 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 12.811 ; 12.680 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 12.500 ; 12.176 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 13.256 ; 13.246 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 11.883 ; 11.690 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 11.785 ; 11.706 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 13.747 ; 13.777 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 13.230 ; 13.124 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 9.467  ; 9.484  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 9.467  ; 9.484  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 11.547 ; 11.477 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 11.894 ; 11.543 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 11.667 ; 11.587 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 9.720  ; 9.701  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 11.064 ; 10.875 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 9.852  ; 9.929  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 10.079 ; 10.045 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 10.552 ; 10.384 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 10.949 ; 10.878 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 11.351 ; 11.390 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 12.335 ; 12.379 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 10.116 ; 10.172 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 11.810 ; 11.819 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 10.079 ; 10.045 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 9.802  ; 9.756  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 11.842 ; 11.930 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 10.352 ; 10.336 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 9.802  ; 9.756  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 10.299 ; 10.209 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 11.062 ; 10.898 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 9.953  ; 9.858  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 10.573 ; 10.723 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 9.499  ; 9.489  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 9.580  ; 9.626  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 12.000 ; 12.012 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 9.499  ; 9.489  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 10.578 ; 10.388 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 10.824 ; 10.713 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 10.559 ; 10.437 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 10.035 ; 10.187 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 10.460 ; 10.442 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 11.503 ; 11.323 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 10.460 ; 10.442 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 10.853 ; 10.777 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 10.880 ; 10.818 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 10.533 ; 10.447 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 11.583 ; 11.603 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 10.563 ; 10.620 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 9.195  ; 9.282  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 10.485 ; 10.303 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 9.775  ; 9.689  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 9.807  ; 9.688  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 9.776  ; 9.652  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 10.318 ; 10.215 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 9.937  ; 9.898  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 9.195  ; 9.282  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 9.028  ; 9.103  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 9.028  ; 9.103  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 12.015 ; 12.035 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 13.172 ; 13.019 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 10.060 ; 10.180 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 10.229 ; 10.130 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 9.603  ; 9.655  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 10.490 ; 10.413 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 11.194 ; 11.117 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 11.205 ; 11.051 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 12.202 ; 12.269 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 10.406 ; 10.259 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 9.790  ; 9.686  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 11.200 ; 10.987 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 10.116 ; 9.985  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 11.073 ; 11.169 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 11.332 ; 11.400 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 10.274 ; 10.286 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 11.272 ; 11.094 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 8.751  ; 8.717  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 10.731 ; 10.832 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.751  ; 8.717  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 8.367  ; 8.351  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.893  ; 6.888  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 8.173  ; 8.123  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 8.050  ; 8.035  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.645  ; 7.627  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 7.224  ; 7.201  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.515  ; 7.498  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 9.072  ; 9.059  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 6.893  ; 6.888  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.271  ; 7.291  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.851  ; 7.825  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.858  ; 7.832  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.461  ; 7.411  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.609  ; 7.576  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.859  ; 7.900  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.614  ; 7.630  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.155  ; 8.124  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.967  ; 7.977  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 8.166  ; 8.125  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.183  ; 7.229  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.121  ; 7.221  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.012 ; 11.655 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.713  ; 2.684  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.867  ; 2.841  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.801  ; 2.775  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.713  ; 2.684  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.878  ; 2.852  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.811  ; 2.785  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.737  ; 2.708  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.761  ; 2.732  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.829  ; 2.803  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.823  ; 2.797  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.772  ; 2.743  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.850  ; 2.824  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.723  ; 2.694  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.723  ; 2.694  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.864  ; 2.838  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.817  ; 2.791  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.884  ; 2.858  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.888  ; 2.862  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.898  ; 2.872  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.893  ; 2.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.888  ; 2.862  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.895  ; 2.869  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.907  ; 2.881  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.860  ; 2.834  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.870  ; 2.844  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.912  ; 2.886  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.841  ; 2.815  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.892  ; 2.866  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.890  ; 2.864  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.841  ; 2.815  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.866  ; 2.840  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.858  ; 2.832  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.848  ; 2.822  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.820  ; 2.794  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.851  ; 2.825  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.830  ; 2.804  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.855  ; 2.829  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.885  ; 2.859  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.885  ; 2.859  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.864  ; 2.838  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.907  ; 2.881  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.900  ; 2.874  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.843  ; 2.817  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.814  ; 2.788  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.646 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.663 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; KEY[0]     ; OTG_RST_N   ; 9.514 ;    ;    ; 10.019 ;
+------------+-------------+-------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 9.183 ;    ;    ; 9.666 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.906 ; 7.829 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.307 ; 9.230 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.969 ; 8.892 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.307 ; 9.230 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.969 ; 8.892 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.620 ; 8.543 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.620 ; 8.543 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.320 ; 9.243 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.152 ; 8.070 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.906 ; 7.829 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.906 ; 7.829 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.628 ; 8.551 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.628 ; 8.551 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.251 ; 8.174 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.279 ; 8.202 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.248 ; 8.171 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.251 ; 8.174 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 3.195 ; 3.118 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 3.231 ; 3.154 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 3.241 ; 3.164 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 3.226 ; 3.149 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 3.241 ; 3.164 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 3.251 ; 3.174 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 3.224 ; 3.147 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 3.193 ; 3.116 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 3.224 ; 3.147 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 3.207 ; 3.130 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 3.203 ; 3.126 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 3.218 ; 3.141 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 3.210 ; 3.133 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 3.210 ; 3.133 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 3.181 ; 3.104 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 3.207 ; 3.130 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 3.251 ; 3.174 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 3.237 ; 3.160 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 3.251 ; 3.174 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 3.233 ; 3.156 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.643 ; 7.566 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.988 ; 8.911 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.664 ; 8.587 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.988 ; 8.911 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.664 ; 8.587 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.328 ; 8.251 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.328 ; 8.251 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.000 ; 8.923 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.875 ; 7.793 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.643 ; 7.566 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.643 ; 7.566 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.336 ; 8.259 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.336 ; 8.259 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.975 ; 7.898 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.001 ; 7.924 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.971 ; 7.894 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.975 ; 7.898 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.624 ; 2.542 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.714 ; 2.637 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.749 ; 2.672 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.759 ; 2.682 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.744 ; 2.667 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.759 ; 2.682 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.746 ; 2.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.746 ; 2.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.743 ; 2.666 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.712 ; 2.635 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.743 ; 2.666 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.726 ; 2.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.624 ; 2.542 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.722 ; 2.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.737 ; 2.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.729 ; 2.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.729 ; 2.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.701 ; 2.624 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.726 ; 2.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.755 ; 2.678 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.751 ; 2.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.922     ; 7.999     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.304     ; 9.381     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.972     ; 9.049     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.304     ; 9.381     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.972     ; 9.049     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.625     ; 8.702     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.625     ; 8.702     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.317     ; 9.394     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.154     ; 8.236     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.922     ; 7.999     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.922     ; 7.999     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.633     ; 8.710     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.633     ; 8.710     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.239     ; 8.316     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.289     ; 8.366     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.256     ; 8.333     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.239     ; 8.316     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 3.186     ; 3.263     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 3.222     ; 3.299     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 3.232     ; 3.309     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 3.217     ; 3.294     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 3.232     ; 3.309     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 3.242     ; 3.319     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 3.215     ; 3.292     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 3.184     ; 3.261     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 3.215     ; 3.292     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 3.198     ; 3.275     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 3.194     ; 3.271     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 3.209     ; 3.286     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 3.172     ; 3.249     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 3.198     ; 3.275     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 3.242     ; 3.319     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 3.242     ; 3.319     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 3.224     ; 3.301     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.655     ; 7.732     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.982     ; 9.059     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.663     ; 8.740     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.982     ; 9.059     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.663     ; 8.740     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.330     ; 8.407     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.330     ; 8.407     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.994     ; 9.071     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.874     ; 7.956     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.655     ; 7.732     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.655     ; 7.732     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.338     ; 8.415     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.338     ; 8.415     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.960     ; 8.037     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.007     ; 8.084     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.976     ; 8.053     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.960     ; 8.037     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.703     ; 2.780     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.738     ; 2.815     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.748     ; 2.825     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.733     ; 2.810     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.748     ; 2.825     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.735     ; 2.812     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.735     ; 2.812     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.701     ; 2.778     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.711     ; 2.788     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.726     ; 2.803     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.690     ; 2.767     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.740     ; 2.817     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 28.838 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 19.93 MHz ; 19.93 MHz       ; CLOCK_50                              ;      ;
; 74.78 MHz ; 74.78 MHz       ; altera_reserved_tck                   ;      ;
; 77.75 MHz ; 77.75 MHz       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLOCK_50                              ; -30.181 ; -2286.939     ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -29.662 ; -1330.198     ;
; altera_reserved_tck                   ; 43.314  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.284 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.352 ; 0.000         ;
; altera_reserved_tck                   ; 0.354 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 11.658 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 14.552 ; 0.000         ;
; altera_reserved_tck                   ; 47.878 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.955 ; 0.000         ;
; altera_reserved_tck                   ; 1.352 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 4.401 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.796  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.691  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.489 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -30.181 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 50.497     ;
; -30.167 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 50.483     ;
; -30.107 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 50.424     ;
; -30.093 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.298      ; 50.410     ;
; -29.277 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 49.593     ;
; -29.263 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 49.579     ;
; -28.145 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 48.449     ;
; -28.131 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.285      ; 48.435     ;
; -27.863 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 47.803     ;
; -27.795 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 47.735     ;
; -27.789 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 47.730     ;
; -27.721 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 47.662     ;
; -27.458 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 47.398     ;
; -27.444 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 47.384     ;
; -27.424 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 47.364     ;
; -27.384 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 47.325     ;
; -27.370 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 47.311     ;
; -27.350 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 47.291     ;
; -27.166 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 47.106     ;
; -27.146 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 47.082     ;
; -27.110 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 47.050     ;
; -27.092 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 47.033     ;
; -27.091 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 47.030     ;
; -27.072 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 47.009     ;
; -27.036 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 46.977     ;
; -27.017 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.957     ;
; -26.959 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.899     ;
; -26.949 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 46.887     ;
; -26.947 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 46.885     ;
; -26.934 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 46.867     ;
; -26.934 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 46.867     ;
; -26.925 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.865     ;
; -26.891 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.831     ;
; -26.875 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 46.814     ;
; -26.873 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 46.812     ;
; -26.860 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 46.794     ;
; -26.860 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 46.794     ;
; -26.851 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 46.792     ;
; -26.838 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 46.777     ;
; -26.816 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.756     ;
; -26.797 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.737     ;
; -26.764 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.704     ;
; -26.751 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 46.689     ;
; -26.742 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 46.683     ;
; -26.724 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 47.045     ;
; -26.724 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 47.045     ;
; -26.723 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 46.664     ;
; -26.721 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 47.042     ;
; -26.721 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 47.042     ;
; -26.680 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 46.618     ;
; -26.677 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 46.616     ;
; -26.657 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 46.588     ;
; -26.657 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 46.588     ;
; -26.650 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.303      ; 46.972     ;
; -26.650 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.303      ; 46.972     ;
; -26.647 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.303      ; 46.969     ;
; -26.647 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.303      ; 46.969     ;
; -26.643 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 46.964     ;
; -26.639 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 46.960     ;
; -26.606 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 46.545     ;
; -26.592 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 46.897     ;
; -26.583 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 46.515     ;
; -26.583 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 46.515     ;
; -26.582 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 46.520     ;
; -26.578 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 46.883     ;
; -26.569 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.303      ; 46.891     ;
; -26.565 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.303      ; 46.887     ;
; -26.554 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.494     ;
; -26.540 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.480     ;
; -26.520 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.300      ; 46.839     ;
; -26.520 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.300      ; 46.839     ;
; -26.520 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.460     ;
; -26.519 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 46.458     ;
; -26.508 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 46.447     ;
; -26.507 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 46.832     ;
; -26.505 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 46.830     ;
; -26.491 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 46.466     ;
; -26.486 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 46.461     ;
; -26.467 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 46.399     ;
; -26.466 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 46.398     ;
; -26.448 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 46.773     ;
; -26.446 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.306      ; 46.771     ;
; -26.446 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 46.766     ;
; -26.446 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 46.766     ;
; -26.445 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 46.385     ;
; -26.433 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 46.759     ;
; -26.431 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 46.757     ;
; -26.430 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.300      ; 46.749     ;
; -26.429 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.300      ; 46.748     ;
; -26.417 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 46.393     ;
; -26.412 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 46.388     ;
; -26.393 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 46.326     ;
; -26.392 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 46.325     ;
; -26.374 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 46.700     ;
; -26.372 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 46.698     ;
; -26.356 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 46.676     ;
; -26.355 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 46.675     ;
; -26.348 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 46.666     ;
; -26.346 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 46.279     ;
; -26.346 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 46.664     ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -29.662 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 47.245     ;
; -29.608 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 47.222     ;
; -29.588 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.435     ; 47.172     ;
; -29.534 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.404     ; 47.149     ;
; -29.498 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 47.075     ;
; -29.496 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 47.079     ;
; -29.438 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 46.988     ;
; -29.437 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 47.047     ;
; -29.426 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 46.983     ;
; -29.424 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 47.002     ;
; -29.422 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.435     ; 47.006     ;
; -29.377 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 46.959     ;
; -29.365 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.954     ;
; -29.364 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 46.914     ;
; -29.364 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.468     ; 46.915     ;
; -29.363 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 46.974     ;
; -29.352 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.461     ; 46.910     ;
; -29.303 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 46.886     ;
; -29.291 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.429     ; 46.881     ;
; -29.290 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.468     ; 46.841     ;
; -29.280 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 46.894     ;
; -29.276 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 46.886     ;
; -29.252 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.841     ;
; -29.222 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 46.836     ;
; -29.206 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.404     ; 46.821     ;
; -29.202 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 46.813     ;
; -29.197 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 46.747     ;
; -29.193 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.782     ;
; -29.181 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 46.795     ;
; -29.178 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.429     ; 46.768     ;
; -29.148 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.404     ; 46.763     ;
; -29.145 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 46.727     ;
; -29.123 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.468     ; 46.674     ;
; -29.120 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.709     ;
; -29.119 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.429     ; 46.709     ;
; -29.107 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.404     ; 46.722     ;
; -29.071 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 46.654     ;
; -29.050 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.639     ;
; -29.046 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.429     ; 46.636     ;
; -28.997 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.431     ; 46.585     ;
; -28.995 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 46.576     ;
; -28.976 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.429     ; 46.566     ;
; -28.955 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 46.532     ;
; -28.953 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 46.510     ;
; -28.923 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.512     ;
; -28.921 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 46.503     ;
; -28.912 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.433     ; 46.498     ;
; -28.901 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 46.458     ;
; -28.881 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 46.459     ;
; -28.879 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.461     ; 46.437     ;
; -28.865 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.431     ; 46.453     ;
; -28.838 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.432     ; 46.425     ;
; -28.827 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.461     ; 46.385     ;
; -28.824 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 46.374     ;
; -28.791 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.380     ;
; -28.764 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 46.321     ;
; -28.758 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 46.341     ;
; -28.750 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.468     ; 46.301     ;
; -28.736 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 46.317     ;
; -28.704 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 46.318     ;
; -28.693 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 46.274     ;
; -28.690 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.461     ; 46.248     ;
; -28.662 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 46.244     ;
; -28.654 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 46.211     ;
; -28.619 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 46.201     ;
; -28.605 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 46.186     ;
; -28.594 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 46.171     ;
; -28.592 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 46.175     ;
; -28.591 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.465     ; 46.145     ;
; -28.580 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.461     ; 46.138     ;
; -28.534 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 46.084     ;
; -28.533 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 46.143     ;
; -28.531 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 46.113     ;
; -28.522 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 46.079     ;
; -28.517 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 46.072     ;
; -28.473 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 46.055     ;
; -28.461 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 46.050     ;
; -28.460 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 46.010     ;
; -28.397 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.463     ; 45.953     ;
; -28.379 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.463     ; 45.935     ;
; -28.376 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 45.990     ;
; -28.372 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 45.982     ;
; -28.348 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 45.937     ;
; -28.323 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 45.880     ;
; -28.318 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 45.932     ;
; -28.305 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 45.862     ;
; -28.293 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 45.843     ;
; -28.289 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 45.878     ;
; -28.277 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 45.891     ;
; -28.241 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 45.823     ;
; -28.216 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 45.805     ;
; -28.146 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.430     ; 45.735     ;
; -28.093 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.431     ; 45.681     ;
; -28.091 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 45.672     ;
; -28.051 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 45.628     ;
; -28.049 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 45.606     ;
; -28.008 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.433     ; 45.594     ;
; -27.997 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.462     ; 45.554     ;
; -27.961 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.431     ; 45.549     ;
; -27.920 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 45.470     ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 6.863      ;
; 43.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.428      ;
; 43.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.426      ;
; 43.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.390      ;
; 44.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 5.984      ;
; 44.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.826      ;
; 44.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 5.642      ;
; 44.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.642      ;
; 44.545 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 5.613      ;
; 44.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 5.502      ;
; 44.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 5.395      ;
; 44.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.368      ;
; 44.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.327      ;
; 44.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.317      ;
; 44.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.253      ;
; 45.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.149      ;
; 45.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.031      ;
; 45.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 4.910      ;
; 45.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 4.889      ;
; 45.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.565      ;
; 45.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 4.494      ;
; 46.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.928      ;
; 47.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.972      ;
; 47.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.894      ;
; 47.334 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.841      ;
; 47.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.635      ;
; 47.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.642      ;
; 47.575 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.577      ;
; 47.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.420      ;
; 47.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.239      ;
; 47.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.221      ;
; 47.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.185      ;
; 48.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 1.703      ;
; 48.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.569      ;
; 48.849 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.327      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.945      ;
; 92.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.911      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.682      ;
; 92.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.681      ;
; 92.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.681      ;
; 92.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.681      ;
; 92.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.681      ;
; 92.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.681      ;
; 92.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.673      ;
; 92.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.673      ;
; 92.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.673      ;
; 92.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.673      ;
; 92.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.673      ;
; 92.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.673      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.376      ;
; 92.615 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.342      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.168      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.182      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.182      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.182      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.182      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.182      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.182      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.182      ;
; 92.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.134      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.113      ;
; 92.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.112      ;
; 92.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.112      ;
; 92.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.112      ;
; 92.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 7.112      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.881      ;
; 0.302 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.899      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.906      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.935      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 0.959      ;
; 0.337 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                              ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.936      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.938      ;
; 0.347 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.949      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.940      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.940      ;
; 0.349 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.951      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.947      ;
; 0.353 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                  ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                               ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                          ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                          ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                    ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                          ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.945      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.955      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.955      ;
; 0.354 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                             ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                  ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                   ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                           ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|blitter_done                                                                                                                                                                                                                                                                         ; communicator:com|blitter_done                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                                                ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                    ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                     ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                     ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error          ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|state.WRITE_SPRITE                                                                                                                                                                                                                                                                   ; communicator:com|state.WRITE_SPRITE                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.957      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.957      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                    ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.393 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.638      ;
; 0.397 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.433 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.677      ;
; 0.449 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.693      ;
; 0.458 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.703      ;
; 0.461 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.706      ;
; 0.464 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.708      ;
; 0.466 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.710      ;
; 0.470 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.714      ;
; 0.495 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.504 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.507 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.510 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.526 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.771      ;
; 0.527 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.772      ;
; 0.527 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.772      ;
; 0.531 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.539 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.541 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[9]              ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.545 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.789      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[4]              ; nios_system:nios_system|nios_system_sdram:sdram|active_data[4]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.791      ;
; 0.547 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.789      ;
; 0.548 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[21]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.793      ;
; 0.554 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[29]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.796      ;
; 0.556 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.800      ;
; 0.569 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[28]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.813      ;
; 0.571 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[31]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.571 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[27]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.574 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.816      ;
; 0.574 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[20]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.816      ;
; 0.583 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.827      ;
; 0.588 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.832      ;
; 0.591 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.836      ;
; 0.595 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.839      ;
; 0.599 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.604 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.607 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.619 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.632 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.877      ;
; 0.632 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.877      ;
; 0.636 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.881      ;
; 0.638 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.883      ;
; 0.643 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.645 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.654 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.659 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.660 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.669 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[20]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.911      ;
; 0.670 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.671 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.671 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.675 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.919      ;
; 0.681 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.926      ;
; 0.688 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.932      ;
; 0.692 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.936      ;
; 0.700 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.942      ;
; 0.703 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[21]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.945      ;
; 0.705 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[30]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.947      ;
; 0.707 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.949      ;
; 0.713 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.641      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.647      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.629      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.647      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.634      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.654      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.658 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 8.469      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[21]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[10]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[11]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[12]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[13]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[14]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[15]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[18]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.058      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.058      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[9]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[29]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 8.084      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 8.084      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 8.084      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 8.038      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 8.038      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 8.084      ;
; 11.857 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 8.039      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 8.039      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_break                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 8.035      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 8.031      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_logical                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[31]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 8.025      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 8.039      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[30]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 8.025      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[29]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[28]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[27]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[26]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[25]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[24]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[23]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[22]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[21]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[20]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 8.020      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_logic                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 8.039      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.130     ; 8.031      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[10]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 8.011      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[9]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 8.011      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 8.028      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[14]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 8.011      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[16]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[18]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 8.015      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[4]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 8.024      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[30]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 8.015      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 8.037      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[7]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[7]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[7]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.142     ; 8.019      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 8.045      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 8.026      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[1]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 8.015      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[0]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 8.015      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[17]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[19]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 8.023      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 8.021      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 8.009      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_ld_signed                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 8.027      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 8.023      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[23]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 8.029      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[17]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 8.017      ;
; 11.858 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 8.028      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 14.552 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.268     ; 5.080      ;
; 14.552 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.268     ; 5.080      ;
; 14.553 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.271     ; 5.076      ;
; 14.553 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.271     ; 5.076      ;
; 14.554 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.278     ; 5.068      ;
; 14.556 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.299     ; 5.045      ;
; 14.567 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.274     ; 5.059      ;
; 14.568 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 5.180      ;
; 14.568 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 5.180      ;
; 14.568 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.262     ; 5.070      ;
; 14.569 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 5.176      ;
; 14.569 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 5.176      ;
; 14.570 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 5.168      ;
; 14.570 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.186      ;
; 14.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.115      ;
; 14.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.115      ;
; 14.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.115      ;
; 14.572 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.192     ; 5.145      ;
; 14.572 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.093      ;
; 14.573 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 5.106      ;
; 14.573 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 5.106      ;
; 14.573 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.269     ; 5.058      ;
; 14.574 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 5.100      ;
; 14.574 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 5.103      ;
; 14.574 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 5.103      ;
; 14.574 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 5.103      ;
; 14.575 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.090      ;
; 14.575 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.090      ;
; 14.575 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.230     ; 5.095      ;
; 14.575 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.267     ; 5.058      ;
; 14.575 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 5.087      ;
; 14.575 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 5.087      ;
; 14.575 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.267     ; 5.058      ;
; 14.583 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 5.159      ;
; 14.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 5.170      ;
; 14.585 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.083      ;
; 14.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.215      ;
; 14.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.215      ;
; 14.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.215      ;
; 14.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.215      ;
; 14.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 5.214      ;
; 14.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.193      ;
; 14.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 5.057      ;
; 14.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 5.158      ;
; 14.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 5.206      ;
; 14.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 5.206      ;
; 14.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 5.061      ;
; 14.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 5.061      ;
; 14.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 5.061      ;
; 14.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 5.061      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.200      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.203      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.203      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.203      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.200      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 5.165      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 5.165      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 5.195      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 5.158      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 5.187      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 5.187      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.190      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.190      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 5.158      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 5.158      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 5.145      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 5.170      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.175      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 5.145      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 5.170      ;
; 14.601 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.183      ;
; 14.604 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 5.157      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.161      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.161      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.161      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.161      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 5.165      ;
; 14.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.133      ;
; 14.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.133      ;
; 14.760 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 4.946      ;
; 14.760 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.183     ; 4.936      ;
; 14.760 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 4.943      ;
; 14.760 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.176     ; 4.943      ;
; 14.760 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 4.946      ;
; 14.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.204     ; 4.914      ;
; 14.775 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 4.937      ;
; 14.776 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 4.924      ;
; 14.778 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.982      ;
; 14.778 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.982      ;
; 14.778 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 4.982      ;
; 14.779 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_2  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 4.974      ;
; 14.779 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_4  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 4.974      ;
; 14.779 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_25 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 4.972      ;
; 14.779 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_26 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 4.972      ;
; 14.779 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_27 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 4.972      ;
; 14.779 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_29 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 4.969      ;
; 14.780 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_31 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 4.964      ;
; 14.780 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 4.959      ;
; 14.780 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 4.959      ;
; 14.780 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 4.959      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.298      ;
; 47.933 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.210      ;
; 47.933 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.210      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.793      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.791      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.791      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.791      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.791      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.791      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.791      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.792      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.792      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.792      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.792      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.792      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.792      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.792      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.784      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.784      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.784      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.784      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.784      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.786      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.786      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.786      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.786      ;
; 95.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.786      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.794      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.783      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.782      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.781      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.781      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.781      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.781      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.781      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.781      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.794      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.794      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.793      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.793      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.793      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.793      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.793      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.797      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.797      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.797      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.797      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.794      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.797      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.789      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.789      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.789      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.789      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.798      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.796      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.785      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.798      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.798      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.798      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.798      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.786      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.786      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.786      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.786      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.786      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
; 95.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.776      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 1.377 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.617      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.645 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.886      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.657 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.899      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.905 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.152      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 1.924 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.174      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.860 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 7.538      ;
; 6.876 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 7.561      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 6.885 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 7.562      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.509      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.509      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.509      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.509      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.509      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.509      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.509      ;
; 7.274 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.507      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 7.506      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 7.506      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 7.508      ;
; 7.275 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 7.510      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.598      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.598      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.598      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.619      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.619      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.619      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.649      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 1.884      ;
; 1.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.863      ;
; 1.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.863      ;
; 1.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.863      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.861      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.878      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.878      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.878      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.878      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.878      ;
; 1.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.881      ;
; 1.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.881      ;
; 1.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.881      ;
; 1.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.881      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.906      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.949      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.035      ;
; 1.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.063      ;
; 1.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.063      ;
; 1.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.063      ;
; 1.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.063      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.083      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 1.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.197      ;
; 3.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.481      ; 4.465      ;
; 3.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.481      ; 4.465      ;
; 3.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.481      ; 4.465      ;
; 3.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.481      ; 4.465      ;
; 3.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.481      ; 4.465      ;
; 3.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.481      ; 4.465      ;
; 4.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 4.480      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 4.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.638      ;
; 4.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.638      ;
; 4.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.638      ;
; 4.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.623      ;
; 4.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.623      ;
; 4.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.623      ;
; 4.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.623      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.636      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 4.638      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 4.637      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 4.624      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 4.582      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 4.582      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 4.582      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 4.582      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 4.582      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.641      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.640      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.640      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.640      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 4.640      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.649      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.649      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.649      ;
; 4.403 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.650      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 4.601      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 4.601      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 4.601      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 4.601      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 4.601      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.404 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 4.648      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.628      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.628      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.628      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.628      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.628      ;
; 4.405 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 4.628      ;
; 4.406 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.633      ;
; 4.406 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.633      ;
; 4.406 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.633      ;
; 4.406 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.633      ;
; 4.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 4.596      ;
; 4.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 4.596      ;
; 4.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 4.596      ;
; 4.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 4.596      ;
; 4.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 4.596      ;
; 4.580 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.000      ; 4.696      ;
; 4.582 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.013     ; 4.685      ;
; 4.594 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 4.701      ;
; 4.594 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 4.701      ;
; 4.595 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.006     ; 4.705      ;
; 4.595 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.017     ; 4.694      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                                                                                                           ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                                                                                                                           ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]                                                                                                                                                                                                                                                                                                                    ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]~_Duplicate_3                                                                                                                                                                                                                                                                                                       ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[4]                                                                                                                                                                                                                                                                                                                    ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.797 ; 5.127        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                                                                                                                                                                                                                          ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                            ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                         ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                      ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                                                                      ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                                                                                                                                                                                           ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                            ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                            ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                            ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                             ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                         ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                          ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                          ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                          ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff    ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff    ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; 4.805 ; 5.023        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ;
; 4.808 ; 5.026        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                  ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                  ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                   ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                   ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                   ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                   ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                               ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                              ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                        ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                          ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                          ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                                                                                                                              ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                  ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                  ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38] ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39] ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41] ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[42] ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[38] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40] ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[37] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ;
; 9.703 ; 9.921        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[19]                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28] ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[29] ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30] ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[31] ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[4]  ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                  ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                  ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                  ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                  ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                  ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                 ;
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ;
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                 ;
; 49.566 ; 49.784       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[36] ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[37] ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                    ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                               ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                       ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 7.579 ; 7.775 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 7.579 ; 7.775 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.048 ; 2.260 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.632 ; 1.871 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.321 ; 1.511 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.398 ; 1.582 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.636 ; 1.881 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.214 ; 1.439 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.800 ; 2.011 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.055 ; 1.256 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.673 ; 1.862 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.827 ; 2.069 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 1.887 ; 2.132 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.750 ; 1.971 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.227 ; 1.452 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.734 ; 1.992 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.965 ; 2.190 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.048 ; 2.260 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.793 ; 2.022 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.634 ; 4.733 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.445 ; 7.398 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.159 ; 1.242 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.133 ; 1.216 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.157 ; 1.240 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.123 ; 1.206 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.157 ; 1.240 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.167 ; 1.250 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.162 ; 1.245 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.180 ; 1.263 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.171 ; 1.254 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.160 ; 1.243 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.272 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.130 ; 1.213 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.153 ; 1.236 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.143 ; 1.226 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.171 ; 1.254 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.122 ; 1.205 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.095 ; 1.178 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.096 ; 1.179 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.108 ; 1.191 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -4.804 ; -5.070 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -4.804 ; -5.070 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.661 ; -0.844 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -1.218 ; -1.439 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -0.917 ; -1.089 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -0.996 ; -1.163 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -1.237 ; -1.471 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -0.831 ; -1.045 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -1.381 ; -1.574 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -0.661 ; -0.844 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -1.255 ; -1.426 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -1.405 ; -1.628 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -1.465 ; -1.690 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -1.333 ; -1.535 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.845 ; -1.060 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -1.331 ; -1.578 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -1.553 ; -1.768 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -1.618 ; -1.812 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -1.374 ; -1.585 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.489 ; -1.652 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.169 ; -1.234 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.567 ; -0.650 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.557 ; -0.640 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.601 ; -0.684 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.596 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.614 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.606 ; -0.689 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.641 ; -0.724 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.624 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.616 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.564 ; -0.647 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.575 ; -0.658 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.587 ; -0.670 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.577 ; -0.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.607 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.574 ; -0.657 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.556 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.542 ; -0.625 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 17.193 ; 17.340 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 14.802 ; 14.647 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 15.698 ; 15.737 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 14.074 ; 13.900 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 15.228 ; 15.151 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 16.189 ; 15.964 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 16.015 ; 16.083 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 17.193 ; 17.340 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 17.055 ; 16.933 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 16.273 ; 16.010 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 15.940 ; 15.539 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 16.659 ; 16.549 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 15.390 ; 15.114 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 15.318 ; 15.061 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 17.055 ; 16.933 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 16.426 ; 16.405 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 15.428 ; 14.940 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 13.094 ; 13.000 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 15.054 ; 14.876 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 15.428 ; 14.918 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 15.210 ; 14.940 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 13.335 ; 13.192 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 14.639 ; 14.294 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 13.346 ; 13.490 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 16.121 ; 15.907 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 14.408 ; 14.063 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 14.707 ; 14.534 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 14.905 ; 14.825 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 16.121 ; 15.907 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 13.926 ; 13.777 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 15.611 ; 15.352 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 13.816 ; 13.823 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 15.019 ; 14.901 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 15.019 ; 14.901 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 13.449 ; 13.348 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 12.858 ; 12.729 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 13.381 ; 13.184 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 14.096 ; 13.827 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 13.039 ; 12.843 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 13.539 ; 13.751 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 14.703 ; 14.647 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 12.542 ; 12.473 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 14.703 ; 14.647 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 12.421 ; 12.388 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 13.517 ; 13.200 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 13.735 ; 13.487 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 13.470 ; 13.247 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 12.873 ; 13.059 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 14.388 ; 14.236 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 14.388 ; 14.101 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 13.368 ; 13.266 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 13.710 ; 13.534 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 13.807 ; 13.621 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 13.440 ; 13.273 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 14.361 ; 14.236 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 13.384 ; 13.472 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 13.252 ; 13.062 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 13.252 ; 13.062 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 12.590 ; 12.468 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 12.665 ; 12.357 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 12.628 ; 12.457 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 13.012 ; 12.991 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 12.630 ; 12.671 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 11.954 ; 12.109 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 55.690 ; 55.583 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 12.338 ; 12.150 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 32.209 ; 32.147 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 54.920 ; 54.397 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 52.632 ; 52.422 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 52.732 ; 52.531 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 51.975 ; 51.737 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 52.557 ; 52.284 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 54.987 ; 54.694 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 54.919 ; 54.580 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 55.690 ; 55.583 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 54.694 ; 54.422 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 53.302 ; 53.238 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 54.523 ; 54.269 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 53.860 ; 53.640 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 54.771 ; 54.648 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 55.123 ; 55.030 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 54.119 ; 54.039 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 55.064 ; 54.853 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 10.075 ; 9.957  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 10.075 ; 9.957  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.271  ; 8.088  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 7.770  ; 7.870  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 8.618  ; 8.405  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.730  ; 7.538  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 7.602  ; 7.460  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.211  ; 7.076  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.787  ; 6.691  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.066  ; 6.971  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 8.618  ; 8.405  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 6.460  ; 6.398  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.809  ; 6.783  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.392  ; 7.284  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.399  ; 7.293  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.028  ; 6.891  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.158  ; 7.049  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.401  ; 7.334  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.160  ; 7.090  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 7.689  ; 7.566  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.498  ; 7.421  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 7.586  ; 7.653  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 6.691  ; 6.760  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.742  ; 6.741  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.456 ; 12.838 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.000  ; 2.973  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.897  ; 2.893  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.010  ; 2.983  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.923  ; 2.919  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.949  ; 2.945  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.029  ; 3.002  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.023  ; 2.996  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.959  ; 2.955  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.051  ; 3.024  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.036  ; 3.009  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.907  ; 2.903  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.017  ; 2.990  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.088  ; 3.061  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.113  ; 3.086  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.033  ; 3.006  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.089  ; 3.062  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.100  ; 3.073  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.096  ; 3.069  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.090  ; 3.063  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.096  ; 3.069  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.108  ; 3.081  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.061  ; 3.034  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.071  ; 3.044  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.113  ; 3.086  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.041  ; 3.014  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.093  ; 3.066  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.957  ; 2.953  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.043  ; 3.016  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.032  ; 3.005  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.069  ; 3.042  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.060  ; 3.033  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.050  ; 3.023  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.020  ; 2.993  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.053  ; 3.026  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.031  ; 3.004  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.088  ; 3.061  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.088  ; 3.061  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.078  ; 3.051  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.065  ; 3.038  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.108  ; 3.081  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.101  ; 3.074  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.046  ; 3.019  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.012  ; 2.985  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.173 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 9.712  ; 9.507  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 10.416 ; 10.228 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 11.380 ; 11.323 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 9.712  ; 9.507  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 10.816 ; 10.705 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 11.741 ; 11.615 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 11.620 ; 11.650 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 12.665 ; 12.844 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 10.689 ; 10.469 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 11.630 ; 11.353 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 11.452 ; 10.902 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 12.069 ; 11.862 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 10.786 ; 10.469 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 10.689 ; 10.495 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 12.432 ; 12.275 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 11.790 ; 11.839 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 8.588  ; 8.500  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 8.588  ; 8.500  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 10.528 ; 10.291 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 10.842 ; 10.397 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 10.634 ; 10.377 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 8.866  ; 8.686  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 10.119 ; 9.743  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 8.842  ; 9.023  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 9.073  ; 9.110  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 9.635  ; 9.329  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 9.964  ; 9.758  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 10.226 ; 10.182 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 11.274 ; 11.097 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 9.206  ; 9.110  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 10.795 ; 10.588 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 9.073  ; 9.141  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 8.909  ; 8.749  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 10.800 ; 10.703 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 9.388  ; 9.258  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 8.909  ; 8.749  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 9.323  ; 9.149  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 10.037 ; 9.821  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 9.004  ; 8.828  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 9.471  ; 9.726  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 8.576  ; 8.554  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 8.669  ; 8.631  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 10.842 ; 10.724 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 8.576  ; 8.554  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 9.603  ; 9.325  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 9.862  ; 9.610  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 9.623  ; 9.341  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 8.998  ; 9.225  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 9.432  ; 9.341  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 10.396 ; 10.126 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 9.432  ; 9.341  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 9.881  ; 9.655  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 9.827  ; 9.676  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 9.494  ; 9.380  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 10.410 ; 10.323 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 9.441  ; 9.575  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 8.246  ; 8.373  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 9.497  ; 9.242  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 8.882  ; 8.672  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 8.864  ; 8.688  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 8.843  ; 8.662  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 9.352  ; 9.157  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 8.989  ; 8.867  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 8.246  ; 8.373  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 8.179  ; 8.164  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 8.179  ; 8.164  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 10.962 ; 10.804 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 12.058 ; 11.688 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 9.157  ; 9.116  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 9.247  ; 9.125  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 8.724  ; 8.654  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 9.505  ; 9.390  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 10.208 ; 10.005 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 10.170 ; 9.972  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 11.024 ; 10.973 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 9.447  ; 9.241  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 8.876  ; 8.679  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 10.199 ; 9.869  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 9.148  ; 8.993  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 10.113 ; 10.001 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 10.273 ; 10.152 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 9.306  ; 9.265  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 10.236 ; 10.009 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 7.967  ; 7.790  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 9.742  ; 9.631  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 7.967  ; 7.790  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 7.486  ; 7.583  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.229  ; 6.169  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.448  ; 7.262  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 7.325  ; 7.187  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.951  ; 6.820  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.543  ; 6.450  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 6.811  ; 6.718  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 8.301  ; 8.095  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 6.229  ; 6.169  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.561  ; 6.535  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.125  ; 7.019  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.132  ; 7.028  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 6.776  ; 6.643  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 6.901  ; 6.796  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.133  ; 7.067  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.904  ; 6.835  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 7.410  ; 7.290  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.227  ; 7.152  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 7.309  ; 7.374  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 6.450  ; 6.516  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.498  ; 6.496  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.128 ; 10.516 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.640  ; 2.612  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.574  ; 2.546  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.654  ; 2.626  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.584  ; 2.556  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.599  ; 2.571  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.497  ; 2.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.522  ; 2.517  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.603  ; 2.575  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.597  ; 2.569  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.532  ; 2.527  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.624  ; 2.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.609  ; 2.581  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.481  ; 2.476  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.481  ; 2.476  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.639  ; 2.611  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.591  ; 2.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.659  ; 2.631  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.662  ; 2.634  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.673  ; 2.645  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.669  ; 2.641  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.663  ; 2.635  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.669  ; 2.641  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.680  ; 2.652  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.634  ; 2.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.644  ; 2.616  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.686  ; 2.658  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.615  ; 2.587  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.666  ; 2.638  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.616  ; 2.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.606  ; 2.578  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.642  ; 2.614  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.633  ; 2.605  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.623  ; 2.595  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.595  ; 2.567  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.626  ; 2.598  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.600  ; 2.572  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.631  ; 2.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.650  ; 2.622  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.638  ; 2.610  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.680  ; 2.652  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.674  ; 2.646  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.619  ; 2.591  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.587  ; 2.559  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.596 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.596 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 8.578 ;    ;    ; 8.861 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 8.264 ;    ;    ; 8.533 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.157 ; 7.069 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.459 ; 8.371 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.145 ; 8.057 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.459 ; 8.371 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.145 ; 8.057 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.818 ; 7.730 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.818 ; 7.730 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.472 ; 8.384 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.364 ; 7.309 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.157 ; 7.069 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.157 ; 7.069 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.826 ; 7.738 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.826 ; 7.738 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.477 ; 7.389 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.503 ; 7.415 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.475 ; 7.387 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.477 ; 7.389 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.924 ; 2.836 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.960 ; 2.872 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.971 ; 2.883 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.957 ; 2.869 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.971 ; 2.883 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.957 ; 2.869 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.957 ; 2.869 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.979 ; 2.891 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.954 ; 2.866 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.922 ; 2.834 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.954 ; 2.866 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.933 ; 2.845 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.950 ; 2.862 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.911 ; 2.823 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.979 ; 2.891 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.966 ; 2.878 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.979 ; 2.891 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.962 ; 2.874 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 6.918 ; 6.830 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.168 ; 8.080 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 7.866 ; 7.778 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.168 ; 8.080 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 7.866 ; 7.778 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.553 ; 7.465 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.553 ; 7.465 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.180 ; 8.092 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.113 ; 7.058 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 6.918 ; 6.830 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 6.918 ; 6.830 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.561 ; 7.473 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.561 ; 7.473 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.225 ; 7.137 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.250 ; 7.162 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.224 ; 7.136 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.225 ; 7.137 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.501 ; 2.413 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.536 ; 2.448 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.547 ; 2.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.547 ; 2.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.554 ; 2.466 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.499 ; 2.411 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.513 ; 2.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.520 ; 2.432 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.510 ; 2.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.489 ; 2.401 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.520 ; 2.432 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.514 ; 2.426 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.554 ; 2.466 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.542 ; 2.454 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.554 ; 2.466 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.538 ; 2.450 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.067     ; 7.155     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.319     ; 8.407     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.019     ; 8.107     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.319     ; 8.407     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.019     ; 8.107     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.705     ; 7.793     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.705     ; 7.793     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.331     ; 8.419     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.290     ; 7.345     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.067     ; 7.155     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.067     ; 7.155     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.714     ; 7.802     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.714     ; 7.802     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.353     ; 7.441     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.399     ; 7.487     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.369     ; 7.457     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.353     ; 7.441     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.903     ; 2.991     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.939     ; 3.027     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.958     ; 3.046     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.901     ; 2.989     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.912     ; 3.000     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.958     ; 3.046     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.945     ; 3.033     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.958     ; 3.046     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.941     ; 3.029     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 6.828     ; 6.916     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.030     ; 8.118     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 7.742     ; 7.830     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.030     ; 8.118     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 7.742     ; 7.830     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.440     ; 7.528     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.440     ; 7.528     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.042     ; 8.130     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.039     ; 7.094     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 6.828     ; 6.916     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 6.828     ; 6.916     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.449     ; 7.537     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.449     ; 7.537     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.103     ; 7.191     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.147     ; 7.235     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.118     ; 7.206     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.103     ; 7.191     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.512     ; 2.600     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.530     ; 2.618     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.475     ; 2.563     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.489     ; 2.577     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.496     ; 2.584     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.486     ; 2.574     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.465     ; 2.553     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.496     ; 2.584     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.490     ; 2.578     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.530     ; 2.618     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.518     ; 2.606     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.530     ; 2.618     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.514     ; 2.602     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 29.666 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -7.076 ; -405.432      ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -7.027 ; -299.677      ;
; altera_reserved_tck                   ; 46.557 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.101 ; 0.000         ;
; altera_reserved_tck                   ; 0.181 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 15.000 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 16.736 ; 0.000         ;
; altera_reserved_tck                   ; 48.938 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.497 ; 0.000         ;
; altera_reserved_tck                   ; 0.699 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 2.507 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 5.000  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; VGA_CLK                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                   ; 49.457 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.076 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 27.232     ;
; -7.071 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 27.227     ;
; -6.934 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 27.092     ;
; -6.929 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 27.087     ;
; -6.526 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 26.682     ;
; -6.521 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 26.677     ;
; -5.926 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 26.076     ;
; -5.921 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.143      ; 26.071     ;
; -5.893 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.856     ;
; -5.791 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.754     ;
; -5.751 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.716     ;
; -5.669 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.632     ;
; -5.650 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.613     ;
; -5.649 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.614     ;
; -5.558 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.521     ;
; -5.527 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.492     ;
; -5.508 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.473     ;
; -5.416 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.381     ;
; -5.410 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.373     ;
; -5.397 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.359     ;
; -5.395 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.357     ;
; -5.353 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.316     ;
; -5.352 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.315     ;
; -5.343 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.306     ;
; -5.310 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.273     ;
; -5.308 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.271     ;
; -5.301 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 25.261     ;
; -5.301 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 25.261     ;
; -5.300 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 25.260     ;
; -5.268 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.233     ;
; -5.255 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 25.219     ;
; -5.253 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.216     ;
; -5.253 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 25.217     ;
; -5.247 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 25.406     ;
; -5.244 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 25.403     ;
; -5.241 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.204     ;
; -5.211 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.176     ;
; -5.210 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.175     ;
; -5.209 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.172     ;
; -5.209 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 25.166     ;
; -5.209 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 25.166     ;
; -5.194 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 25.353     ;
; -5.194 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 25.353     ;
; -5.189 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 25.348     ;
; -5.188 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 25.347     ;
; -5.179 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 25.140     ;
; -5.178 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 25.139     ;
; -5.168 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.133     ;
; -5.166 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.131     ;
; -5.159 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.121     ;
; -5.159 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.121     ;
; -5.158 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 25.120     ;
; -5.133 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 25.094     ;
; -5.128 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.289     ;
; -5.125 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.286     ;
; -5.119 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.082     ;
; -5.117 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.275     ;
; -5.116 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.274     ;
; -5.111 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.076     ;
; -5.106 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 25.257     ;
; -5.105 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.266     ;
; -5.102 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.263     ;
; -5.101 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.144      ; 25.252     ;
; -5.100 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.063     ;
; -5.085 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 25.046     ;
; -5.075 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.233     ;
; -5.075 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.233     ;
; -5.067 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 25.032     ;
; -5.067 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 25.026     ;
; -5.067 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 25.026     ;
; -5.061 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.222     ;
; -5.059 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.220     ;
; -5.057 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.215     ;
; -5.056 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.214     ;
; -5.052 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.213     ;
; -5.052 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.213     ;
; -5.047 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.208     ;
; -5.046 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 25.207     ;
; -5.037 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 25.000     ;
; -5.036 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 24.999     ;
; -5.025 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 25.012     ;
; -5.022 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 25.009     ;
; -5.015 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.973     ;
; -5.013 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.971     ;
; -5.008 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 24.971     ;
; -5.005 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 24.968     ;
; -4.991 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 24.954     ;
; -4.990 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 24.977     ;
; -4.989 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.147     ;
; -4.986 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 25.149     ;
; -4.985 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 25.143     ;
; -4.985 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 24.972     ;
; -4.983 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 25.146     ;
; -4.975 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 25.135     ;
; -4.974 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 25.134     ;
; -4.973 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.931     ;
; -4.973 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.931     ;
; -4.943 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 24.906     ;
; -4.941 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.899     ;
; -4.938 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 24.896     ;
+--------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                          ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -7.027 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 25.463     ;
; -7.022 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 25.458     ;
; -6.960 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 25.408     ;
; -6.948 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 25.369     ;
; -6.939 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 25.375     ;
; -6.924 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.576     ; 25.355     ;
; -6.915 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.562     ; 25.360     ;
; -6.885 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.323     ;
; -6.882 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 25.330     ;
; -6.880 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.318     ;
; -6.877 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.315     ;
; -6.872 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 25.293     ;
; -6.867 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 25.288     ;
; -6.833 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 25.257     ;
; -6.823 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.261     ;
; -6.818 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.557     ; 25.268     ;
; -6.809 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.247     ;
; -6.806 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 25.229     ;
; -6.799 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 25.235     ;
; -6.797 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.235     ;
; -6.787 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.225     ;
; -6.782 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.574     ; 25.215     ;
; -6.773 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 25.220     ;
; -6.762 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 25.210     ;
; -6.747 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.185     ;
; -6.743 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 25.191     ;
; -6.740 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.557     ; 25.190     ;
; -6.736 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.562     ; 25.181     ;
; -6.735 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 25.175     ;
; -6.730 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 25.153     ;
; -6.725 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 25.148     ;
; -6.718 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 25.142     ;
; -6.711 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.149     ;
; -6.691 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 25.117     ;
; -6.681 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 25.121     ;
; -6.667 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 25.107     ;
; -6.659 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 25.093     ;
; -6.657 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 25.095     ;
; -6.654 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 25.078     ;
; -6.645 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 25.081     ;
; -6.645 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 25.085     ;
; -6.632 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 25.053     ;
; -6.631 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 25.055     ;
; -6.620 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.557     ; 25.070     ;
; -6.605 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 25.045     ;
; -6.601 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.557     ; 25.051     ;
; -6.594 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 25.041     ;
; -6.578 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 25.012     ;
; -6.576 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 25.002     ;
; -6.569 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 25.009     ;
; -6.566 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.576     ; 24.997     ;
; -6.548 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.986     ;
; -6.538 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 24.972     ;
; -6.517 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.953     ;
; -6.513 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.937     ;
; -6.512 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 24.938     ;
; -6.503 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.941     ;
; -6.490 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 24.913     ;
; -6.489 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 24.915     ;
; -6.477 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 24.899     ;
; -6.477 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.913     ;
; -6.472 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.908     ;
; -6.438 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 24.872     ;
; -6.436 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.872     ;
; -6.424 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.574     ; 24.857     ;
; -6.410 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 24.858     ;
; -6.406 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 24.846     ;
; -6.398 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 24.819     ;
; -6.396 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.832     ;
; -6.389 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.825     ;
; -6.388 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.812     ;
; -6.374 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.576     ; 24.805     ;
; -6.371 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 24.797     ;
; -6.365 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.562     ; 24.810     ;
; -6.335 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.759     ;
; -6.332 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 24.780     ;
; -6.327 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.765     ;
; -6.322 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 24.743     ;
; -6.317 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 24.738     ;
; -6.311 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.735     ;
; -6.296 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.732     ;
; -6.283 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.707     ;
; -6.273 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.711     ;
; -6.259 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.697     ;
; -6.249 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.685     ;
; -6.246 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 24.672     ;
; -6.237 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.675     ;
; -6.212 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 24.660     ;
; -6.197 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.635     ;
; -6.193 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 24.641     ;
; -6.186 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.562     ; 24.631     ;
; -6.169 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 24.595     ;
; -6.168 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.592     ;
; -6.161 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 24.599     ;
; -6.109 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 24.543     ;
; -6.104 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.528     ;
; -6.095 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.531     ;
; -6.082 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 24.503     ;
; -6.081 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.583     ; 24.505     ;
; -6.049 ; blittera:blittera|x_dim[2]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 24.485     ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.723      ;
; 46.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.586      ;
; 46.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.570      ;
; 46.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.567      ;
; 47.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.244      ;
; 47.125 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.157      ;
; 47.144 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.138      ;
; 47.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.114      ;
; 47.168 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.095      ;
; 47.217 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.063      ;
; 47.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.977      ;
; 47.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.993      ;
; 47.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.937      ;
; 47.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.926      ;
; 47.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.902      ;
; 47.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.826      ;
; 47.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.789      ;
; 47.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.710      ;
; 47.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.695      ;
; 47.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.529      ;
; 47.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.507      ;
; 48.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.144      ;
; 48.669 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.609      ;
; 48.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.589      ;
; 48.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.572      ;
; 48.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.456      ;
; 48.791 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.467      ;
; 48.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.455      ;
; 48.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.397      ;
; 49.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.198      ;
; 49.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.184      ;
; 49.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.167      ;
; 49.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 0.953      ;
; 49.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 0.852      ;
; 49.564 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.716      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.541      ;
; 95.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.505      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.392      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.380      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.380      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.380      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.380      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.380      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.380      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 4.331      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.295      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.214      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.178      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.182      ;
; 95.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.170      ;
; 95.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.170      ;
; 95.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.170      ;
; 95.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.170      ;
; 95.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.170      ;
; 95.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.170      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.435      ;
; 0.101 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.440      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.444      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.480      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.462      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.462      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.465      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.478      ;
; 0.139 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.478      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.480      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.470      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.482      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.477      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.484      ;
; 0.146 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.485      ;
; 0.146 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.485      ;
; 0.147 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.486      ;
; 0.152 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.487      ;
; 0.152 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.491      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.496      ;
; 0.154 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.489      ;
; 0.154 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.493      ;
; 0.154 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.493      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.499      ;
; 0.157 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.513      ;
; 0.161 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.496      ;
; 0.164 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.499      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~porta_address_reg0                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.497      ;
; 0.164 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.500      ;
; 0.165 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.500      ;
; 0.167 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.506      ;
; 0.169 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.510      ;
; 0.172 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.507      ;
; 0.173 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                             ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.503      ;
; 0.174 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.503      ;
; 0.177 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.506      ;
; 0.178 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.476      ;
; 0.180 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                              ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                   ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                               ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; blittera:blittera|state.READ                                                                                                                                                                                                                                                         ; blittera:blittera|state.READ                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                         ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                         ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.479      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~porta_datain_reg0                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.491      ;
; 0.182 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                            ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                             ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                   ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                   ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.319      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.320      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.323      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                              ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.190 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.224 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.350      ;
; 0.225 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.351      ;
; 0.227 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.353      ;
; 0.229 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.355      ;
; 0.230 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.356      ;
; 0.234 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.360      ;
; 0.234 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.360      ;
; 0.247 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]             ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[9]              ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.383      ;
; 0.255 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[4]              ; nios_system:nios_system|nios_system_sdram:sdram|active_data[4]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.257 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[21]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.381      ;
; 0.258 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.381      ;
; 0.258 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.384      ;
; 0.261 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[29]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.267 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[28]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[31]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.391      ;
; 0.268 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[27]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.392      ;
; 0.269 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[20]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.394      ;
; 0.270 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.396      ;
; 0.289 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.291 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.293 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.422      ;
; 0.297 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.299 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.304 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[20]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.441      ;
; 0.318 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.442      ;
; 0.319 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.442      ;
; 0.321 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.447      ;
; 0.322 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.448      ;
; 0.324 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.449      ;
; 0.324 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.450      ;
; 0.326 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.452      ;
; 0.326 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.451      ;
; 0.326 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.452      ;
; 0.327 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.451      ;
; 0.328 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.454      ;
; 0.329 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[21]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.453      ;
; 0.330 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.456      ;
; 0.331 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[30]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.455      ;
; 0.332 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.456      ;
; 0.334 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.460      ;
; 0.335 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.461      ;
; 0.339 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.465      ;
; 0.342 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.468      ;
; 0.348 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.474      ;
; 0.349 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.000 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 5.069      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_logic                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[21]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[18]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[5]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.856      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.856      ;
; 15.068 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.857      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.838      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_break                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.852      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.849      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_logical                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.840      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.840      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.840      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.840      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.840      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.840      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.849      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[7]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.854      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[7]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.837      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.837      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.837      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.837      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.837      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[7]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[0]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 4.863      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[17]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[19]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[3]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.849      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[4]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.849      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.849      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[15]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[15]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[15]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[15]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[15]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_ld_signed                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[23]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[12]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[11]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.847      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.839      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[6]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[6]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[5]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[5]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.849      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[4]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.845      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[4]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 4.841      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[4]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
; 15.069 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.843      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 16.736 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 3.121      ;
; 16.736 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 3.121      ;
; 16.736 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.129      ;
; 16.737 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 3.117      ;
; 16.737 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 3.117      ;
; 16.737 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 3.109      ;
; 16.738 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 3.063      ;
; 16.738 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 3.063      ;
; 16.739 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 3.087      ;
; 16.739 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 3.059      ;
; 16.739 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 3.059      ;
; 16.739 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 3.051      ;
; 16.741 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.188     ; 3.029      ;
; 16.746 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.105      ;
; 16.746 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 3.117      ;
; 16.748 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 3.047      ;
; 16.748 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 3.059      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 3.148      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 3.148      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 3.148      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.141      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 3.127      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.141      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 3.148      ;
; 16.750 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 3.147      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 3.134      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 3.138      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 3.126      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 3.126      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 3.138      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 3.090      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 3.090      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 3.090      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 3.083      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.069      ;
; 16.752 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 3.083      ;
; 16.753 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.140      ;
; 16.753 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.140      ;
; 16.753 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.140      ;
; 16.753 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 3.090      ;
; 16.753 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.129      ;
; 16.753 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.129      ;
; 16.753 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.112      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 3.083      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 3.107      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 3.102      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 3.102      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 3.083      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 3.107      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 3.076      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 3.080      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 3.068      ;
; 16.754 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 3.068      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.096      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.096      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.096      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 3.071      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 3.071      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.082      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.082      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.082      ;
; 16.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 3.032      ;
; 16.757 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 3.038      ;
; 16.757 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.163     ; 3.038      ;
; 16.758 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.123      ;
; 16.760 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 3.065      ;
; 16.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.104      ;
; 16.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.104      ;
; 16.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.104      ;
; 16.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.104      ;
; 16.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.110      ;
; 16.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 3.075      ;
; 16.761 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 3.075      ;
; 16.762 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 3.099      ;
; 16.763 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 3.046      ;
; 16.763 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 3.046      ;
; 16.763 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 3.046      ;
; 16.763 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 3.046      ;
; 16.764 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 3.041      ;
; 16.837 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.000      ;
; 16.837 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 3.000      ;
; 16.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 2.988      ;
; 16.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.996      ;
; 16.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.996      ;
; 16.840 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 2.966      ;
; 16.847 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 2.996      ;
; 16.847 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 2.984      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_2  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 3.020      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 3.006      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_4  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 3.020      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 3.027      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 3.027      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 3.027      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_31 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 3.013      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_10 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 3.005      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_12 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 3.005      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_29 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 3.017      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 3.008      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 3.008      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_11 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 2.969      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.342      ;
; 49.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.254      ;
; 49.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.254      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.817      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.817      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.817      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.817      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.817      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.817      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.818      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.823      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.823      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.823      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.823      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.823      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.824      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.829      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.829      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.829      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.828      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.826      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.826      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.826      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.826      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.826      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.826      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.829      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 2.832      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 2.832      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 2.832      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 2.832      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 2.832      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.824      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.824      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.824      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.824      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.824      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.819      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.821      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.822      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.822      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.822      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.822      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.823      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.823      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.823      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.823      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.823      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.823      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.823      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.817      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 2.832      ;
; 97.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 2.832      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.702 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.826      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.974      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.859 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.986      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 0.994 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.129      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 1.007 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.144      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.935 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 4.287      ;
; 3.939 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.284      ; 4.307      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 3.945 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.279      ; 4.308      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 4.262      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 4.262      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 4.262      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 4.262      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 4.262      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 4.261      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 4.261      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 4.261      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 4.261      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 4.261      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 4.261      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 4.261      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 4.259      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 4.262      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.260      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.260      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.260      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.260      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.260      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.260      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 4.258      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 4.258      ;
; 4.144 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 4.260      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.829      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.829      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.850      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.850      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.850      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.857      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.985      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.973      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.973      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.973      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.973      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.973      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.973      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.973      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.984      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.984      ;
; 0.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.984      ;
; 0.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.976      ;
; 0.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.976      ;
; 0.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.976      ;
; 0.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.976      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.994      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.022      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.067      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.089      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.089      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.089      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.089      ;
; 0.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.102      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 1.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.148      ;
; 2.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 2.531      ;
; 2.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 2.531      ;
; 2.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 2.531      ;
; 2.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 2.531      ;
; 2.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 2.531      ;
; 2.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.276      ; 2.531      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.535      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.626      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.629      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.629      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.629      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.632      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.632      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.632      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.633      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.632      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.633      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.633      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.634      ;
; 2.507 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.628      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.613      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.613      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.613      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.613      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.613      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.613      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.633      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.626      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.626      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.626      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.626      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.633      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.633      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.633      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.633      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.633      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.629      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 2.617      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.616      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.616      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.616      ;
; 2.508 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.616      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.022     ; 2.571      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.022     ; 2.571      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.022     ; 2.571      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.022     ; 2.571      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.022     ; 2.571      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 2.592      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 2.592      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 2.592      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 2.592      ;
; 2.509 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 2.592      ;
; 2.510 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.014     ; 2.580      ;
; 2.510 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.014     ; 2.580      ;
; 2.510 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.014     ; 2.580      ;
; 2.510 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.014     ; 2.580      ;
; 2.510 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.014     ; 2.580      ;
; 2.600 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.004     ; 2.660      ;
; 2.600 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.017     ; 2.647      ;
; 2.608 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.010     ; 2.662      ;
; 2.608 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.021     ; 2.651      ;
; 2.608 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.013     ; 2.659      ;
; 2.608 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.013     ; 2.659      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                                                                                                                                                              ;
; 5.142 ; 5.358        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_controller:vgasync_instance|clkdiv                                                                                                                                                                                                                                                                                                        ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; communicator:com|sprite_table:table1|out[12]                                                                                                                                                                                                                                                                                                  ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; communicator:com|sprite_table:table1|out[34]                                                                                                                                                                                                                                                                                                  ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; communicator:com|sprite_table:table1|out[4]                                                                                                                                                                                                                                                                                                   ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                                                                                                                                            ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                                                                                                                                            ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                                                                                                                                       ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                                                                                                                                       ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                                                                                                                                       ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                                                                                                                                       ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                                                                                                                                       ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                                                                                                                                       ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                       ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[2]~_Duplicate_4                                                                                                                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[2]                                                                                                                                                                                             ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                                                                                                                                                                                             ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[6]                                                                                                                                                                                             ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                                                                                                                                                                                             ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                                                                                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                                                                                                                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]                                                                                                                                                                                                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                                                                 ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                                  ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[10]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[14]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[16]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[17]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[20]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[21]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[22]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[24]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[25]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[29]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[30]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[31]                                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[4]                                                                                                                                                                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[5]                                                                                                                                                                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|data[6]                                                                                                                                                                                                                                                                                                                     ;
; 5.160 ; 5.390        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                  ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|OTG_ADDR[1]                                                                                                                                                                                                                                                                                                           ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|from_sw_data_in[12]                                                                                                                                                                                                                                                                                                   ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|from_sw_data_in[15]                                                                                                                                                                                                                                                                                                   ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|from_sw_data_in[2]                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|from_sw_data_in[3]                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|from_sw_data_in[5]                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|from_sw_data_in[9]                                                                                                                                                                                                                                                                                                    ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|tmp_data[0]                                                                                                                                                                                                                                                                                                           ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|tmp_data[12]                                                                                                                                                                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; hpi_io_intf:hpi_io_inst|tmp_data[1]                                                                                                                                                                                                                                                                                                           ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                   ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                   ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                   ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                   ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                       ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                        ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                               ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                                                                                                                                                                                       ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                                                                                                  ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                  ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                                                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[0]                                                                                                                                                                                        ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|packet_in_progress                                                                                                                                                                                              ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                        ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                        ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                                  ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[19]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[16]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[20]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[21]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[22]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[23]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[4]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[6]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[7]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[16]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[18]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[19]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[20]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[21]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[22]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[23]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[5]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[6]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[7]             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[14]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[16]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[17]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[24]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                       ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                     ;
; 49.489 ; 49.673       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.489 ; 49.673       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.489 ; 49.673       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.489 ; 49.673       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.489 ; 49.673       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.489 ; 49.673       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.497 ; 49.681       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.497 ; 49.681       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.497 ; 49.681       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                                                                                                                ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                                                                                                                ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                                                                                                                ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                                                                                                                ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                                                                                                                ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                                                                                                                  ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 4.143 ; 4.837 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 4.143 ; 4.837 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 1.107 ; 1.769 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 0.897 ; 1.547 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 0.684 ; 1.280 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 0.755 ; 1.349 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 0.873 ; 1.491 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 0.636 ; 1.202 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 0.973 ; 1.621 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 0.536 ; 1.118 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 0.865 ; 1.502 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 0.990 ; 1.648 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 1.028 ; 1.694 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 0.958 ; 1.599 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 0.665 ; 1.229 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 0.940 ; 1.571 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.062 ; 1.700 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 1.107 ; 1.769 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 0.974 ; 1.620 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.242 ; 2.293 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 3.039 ; 3.321 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.692 ; 1.071 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.682 ; 1.061 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.696 ; 1.075 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.662 ; 1.041 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.691 ; 1.070 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.701 ; 1.080 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.665 ; 1.044 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.698 ; 1.077 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.715 ; 1.094 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.710 ; 1.089 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.695 ; 1.074 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.722 ; 1.101 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.718 ; 1.097 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.661 ; 1.040 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.675 ; 1.054 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.684 ; 1.063 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.674 ; 1.053 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.658 ; 1.037 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.630 ; 1.009 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.635 ; 1.014 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.643 ; 1.022 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.665 ; 1.044 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.687 ; 1.066 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -2.530 ; -3.527 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -2.530 ; -3.527 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.314 ; -0.883 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.665 ; -1.299 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -0.456 ; -1.038 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -0.530 ; -1.111 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -0.648 ; -1.257 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -0.417 ; -0.978 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -0.738 ; -1.371 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -0.314 ; -0.883 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -0.631 ; -1.251 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -0.753 ; -1.395 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -0.792 ; -1.442 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -0.725 ; -1.350 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.447 ; -1.005 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -0.713 ; -1.335 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -0.830 ; -1.459 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -0.866 ; -1.513 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -0.740 ; -1.371 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.665 ; -0.724 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.038 ; -0.270 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.752 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.361 ; -0.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.342 ; -0.721 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.750 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.760 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.344 ; -0.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.757 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.774 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.391 ; -0.770 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.423 ; -0.802 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.782 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.777 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.341 ; -0.720 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.355 ; -0.734 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.743 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.733 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.762 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.351 ; -0.730 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.314 ; -0.693 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.701 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.344 ; -0.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.745 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 10.407 ; 9.967  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 8.560  ; 8.792  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 9.405  ; 9.708  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 8.162  ; 8.326  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 8.834  ; 9.136  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 9.029  ; 9.720  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 9.550  ; 9.896  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 10.407 ; 9.967  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 10.033 ; 10.343 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 9.310  ; 9.592  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 9.108  ; 9.285  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 9.589  ; 9.685  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 8.837  ; 9.040  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 8.607  ; 9.092  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 10.033 ; 10.343 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 10.027 ; 9.761  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 8.777  ; 9.019  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 7.641  ; 7.821  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 8.682  ; 8.957  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 8.777  ; 9.019  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 8.715  ; 9.018  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 7.759  ; 7.952  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 8.391  ; 8.636  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 8.037  ; 7.855  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 9.238  ; 9.625  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 8.250  ; 8.463  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 8.483  ; 8.706  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 8.879  ; 9.136  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 9.238  ; 9.625  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 7.929  ; 8.334  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 8.940  ; 9.302  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 8.254  ; 8.082  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 8.626  ; 8.986  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 8.626  ; 8.986  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 7.770  ; 8.000  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 7.497  ; 7.673  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 7.750  ; 7.941  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 8.104  ; 8.345  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 7.542  ; 7.724  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 8.125  ; 7.932  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 8.761  ; 9.020  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 7.280  ; 7.493  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 8.761  ; 9.020  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 7.241  ; 7.397  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 7.771  ; 7.965  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 7.903  ; 8.152  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 7.730  ; 7.923  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 7.708  ; 7.553  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 8.564  ; 8.735  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 8.269  ; 8.429  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 7.772  ; 7.929  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 7.918  ; 8.167  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 7.988  ; 8.158  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 7.783  ; 7.909  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 8.564  ; 8.735  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 7.953  ; 7.816  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 7.661  ; 7.785  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 7.661  ; 7.785  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 7.300  ; 7.432  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 7.253  ; 7.482  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 7.334  ; 7.462  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 7.581  ; 7.670  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 7.405  ; 7.461  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 7.144  ; 7.026  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 30.616 ; 30.948 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 6.891  ; 7.230  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 17.716 ; 18.124 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 29.784 ; 30.239 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 28.590 ; 28.895 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 28.692 ; 29.000 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 28.249 ; 28.480 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 28.572 ; 28.823 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 29.881 ; 30.223 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 29.760 ; 30.013 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 30.616 ; 30.948 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 29.670 ; 29.930 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 29.067 ; 29.267 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 29.636 ; 29.888 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 29.317 ; 29.507 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 29.768 ; 30.108 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 30.335 ; 30.603 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 29.456 ; 29.726 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 30.044 ; 30.299 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 5.935  ; 6.258  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.935  ; 6.258  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 4.699  ; 4.895  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 4.718  ; 4.541  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 4.863  ; 5.115  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 4.408  ; 4.584  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 4.357  ; 4.535  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 4.144  ; 4.290  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.954  ; 4.067  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 4.116  ; 4.247  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.863  ; 5.115  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.788  ; 3.883  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.979  ; 4.104  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 4.291  ; 4.451  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.300  ; 4.460  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.078  ; 4.201  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.173  ; 4.317  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.284  ; 4.456  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 4.187  ; 4.336  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.455  ; 4.634  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.358  ; 4.536  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 4.615  ; 4.440  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 4.072  ; 3.990  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.840  ; 4.051  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.015  ; 7.560  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.820  ; 1.839  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.799  ; 1.818  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.736  ; 1.755  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.681  ; 1.680  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.820  ; 1.839  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.746  ; 1.765  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.711  ; 1.710  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.737  ; 1.736  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.747  ; 1.746  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.785  ; 1.804  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.770  ; 1.789  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.798  ; 1.817  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.691  ; 1.690  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.798  ; 1.817  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.753  ; 1.772  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.818  ; 1.837  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.848  ; 1.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.770  ; 1.789  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.822  ; 1.841  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.831  ; 1.850  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.828  ; 1.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.821  ; 1.840  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.832  ; 1.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.842  ; 1.861  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.839  ; 1.858  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.795  ; 1.814  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.805  ; 1.824  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.848  ; 1.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.772  ; 1.791  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.828  ; 1.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.840  ; 1.859  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.746  ; 1.745  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.825  ; 1.844  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.782  ; 1.801  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.771  ; 1.790  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.808  ; 1.827  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.799  ; 1.818  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.789  ; 1.808  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.792  ; 1.811  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.794  ; 1.813  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.824  ; 1.843  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.824  ; 1.843  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.809  ; 1.828  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.801  ; 1.820  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.839  ; 1.858  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.837  ; 1.856  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.778  ; 1.797  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.748  ; 1.767  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.581 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.576 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 5.479  ; 5.641  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 5.866  ; 6.093  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 6.711  ; 7.146  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 5.479  ; 5.641  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 6.125  ; 6.418  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 6.610  ; 6.979  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 6.849  ; 7.187  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 7.637  ; 7.211  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 6.050  ; 6.248  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 6.511  ; 6.774  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 6.316  ; 6.658  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 6.766  ; 7.104  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 6.051  ; 6.248  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 6.050  ; 6.281  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 7.226  ; 7.540  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 7.252  ; 6.967  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 4.906  ; 5.073  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 4.906  ; 5.073  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 5.924  ; 6.206  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 6.115  ; 6.230  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 5.950  ; 6.232  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 5.022  ; 5.294  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 5.638  ; 5.949  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 5.308  ; 5.126  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 5.231  ; 5.190  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 5.370  ; 5.558  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 5.598  ; 5.819  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 6.148  ; 6.274  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 6.306  ; 6.665  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 5.231  ; 5.517  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 6.057  ; 6.445  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 5.392  ; 5.190  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 5.066  ; 5.255  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 6.078  ; 6.419  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 5.319  ; 5.524  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 5.066  ; 5.279  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 5.296  ; 5.475  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 5.683  ; 5.859  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 5.106  ; 5.255  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 5.660  ; 5.467  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 4.956  ; 5.051  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 4.956  ; 5.130  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 6.408  ; 6.671  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 4.970  ; 5.051  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 5.415  ; 5.582  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 5.557  ; 5.847  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 5.369  ; 5.635  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 5.376  ; 5.211  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 5.362  ; 5.412  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 5.821  ; 5.987  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 5.362  ; 5.513  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 5.543  ; 5.792  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 5.562  ; 5.710  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 5.409  ; 5.491  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 6.157  ; 6.318  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 5.557  ; 5.412  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 4.874  ; 4.771  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 5.356  ; 5.503  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 5.020  ; 5.257  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 5.046  ; 5.172  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 5.044  ; 5.158  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 5.279  ; 5.440  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 5.112  ; 5.267  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 4.874  ; 4.771  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 4.736  ; 4.959  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 4.736  ; 4.959  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 6.148  ; 6.487  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 6.703  ; 7.082  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 5.212  ; 5.503  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 5.313  ; 5.391  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 4.984  ; 5.233  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 5.451  ; 5.557  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.750  ; 5.996  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.813  ; 5.938  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 6.587  ; 6.782  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 5.410  ; 5.548  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 5.038  ; 5.206  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.768  ; 5.981  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 5.270  ; 5.297  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 5.690  ; 6.061  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.073  ; 6.387  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.396  ; 5.539  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.875  ; 5.997  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 4.539  ; 4.727  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.762  ; 6.074  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 4.539  ; 4.727  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 4.558  ; 4.388  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.666  ; 3.758  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 4.262  ; 4.432  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 4.213  ; 4.385  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 4.010  ; 4.151  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.826  ; 3.935  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.981  ; 4.108  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.700  ; 4.942  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.666  ; 3.758  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.848  ; 3.968  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 4.150  ; 4.304  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.158  ; 4.314  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.946  ; 4.066  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.038  ; 4.177  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.144  ; 4.310  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 4.052  ; 4.195  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.308  ; 4.481  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.214  ; 4.387  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 4.459  ; 4.291  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 3.938  ; 3.860  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.714  ; 3.916  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.808  ; 6.351  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.427  ; 1.427  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.543  ; 1.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.427  ; 1.427  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565  ; 1.585  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491  ; 1.491  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.437  ; 1.437  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.437  ; 1.437  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.542  ; 1.562  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.562  ; 1.582  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.576  ; 1.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.572  ; 1.592  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587  ; 1.607  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540  ; 1.560  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550  ; 1.570  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593  ; 1.613  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.518  ; 1.538  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586  ; 1.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570  ; 1.590  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.527  ; 1.547  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510  ; 1.530  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538  ; 1.558  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545  ; 1.565  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581  ; 1.601  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.522  ; 1.542  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 5.019 ;    ;    ; 5.832 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.845 ;    ;    ; 5.642 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.177 ; 4.176 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.880 ; 4.879 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.711 ; 4.710 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.880 ; 4.879 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.711 ; 4.710 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.533 ; 4.532 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.533 ; 4.532 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 4.891 ; 4.890 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.287 ; 4.274 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.177 ; 4.176 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.177 ; 4.176 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.541 ; 4.540 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.541 ; 4.540 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.342 ; 4.341 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.362 ; 4.361 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.348 ; 4.347 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.342 ; 4.341 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.713 ; 1.712 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.705 ; 1.704 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.723 ; 1.722 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.735 ; 1.734 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.703 ; 1.702 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.735 ; 1.734 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.750 ; 1.749 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.046 ; 4.045 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.721 ; 4.720 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.558 ; 4.557 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.721 ; 4.720 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.558 ; 4.557 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.388 ; 4.387 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.388 ; 4.387 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 4.731 ; 4.730 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.150 ; 4.137 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.046 ; 4.045 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.046 ; 4.045 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.395 ; 4.394 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.395 ; 4.394 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.205 ; 4.204 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.223 ; 4.222 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.211 ; 4.210 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.205 ; 4.204 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.460 ; 1.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.490 ; 1.489 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.500 ; 1.499 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.486 ; 1.485 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.500 ; 1.499 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.452 ; 1.451 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.481 ; 1.480 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.450 ; 1.449 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.481 ; 1.480 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.499 ; 1.498 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.495 ; 1.494 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.316     ; 4.317     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.116     ; 5.117     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.928     ; 4.929     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.116     ; 5.117     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.928     ; 4.929     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.726     ; 4.727     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.726     ; 4.727     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.129     ; 5.130     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.438     ; 4.451     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.316     ; 4.317     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.316     ; 4.317     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.736     ; 4.737     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.736     ; 4.737     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.494     ; 4.495     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.534     ; 4.535     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.512     ; 4.513     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.494     ; 4.495     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.744     ; 1.745     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.736     ; 1.737     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.754     ; 1.755     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.766     ; 1.767     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.734     ; 1.735     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.766     ; 1.767     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.781     ; 1.782     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.180     ; 4.181     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.947     ; 4.948     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.767     ; 4.768     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.947     ; 4.948     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.767     ; 4.768     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.573     ; 4.574     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.573     ; 4.574     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 4.960     ; 4.961     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.294     ; 4.307     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.180     ; 4.181     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.180     ; 4.181     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.583     ; 4.584     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.583     ; 4.584     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.350     ; 4.351     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.389     ; 4.390     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.367     ; 4.368     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.350     ; 4.351     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.490     ; 1.491     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.520     ; 1.521     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.530     ; 1.531     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.516     ; 1.517     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.530     ; 1.531     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.482     ; 1.483     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.511     ; 1.512     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.480     ; 1.481     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.511     ; 1.512     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.529     ; 1.530     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.525     ; 1.526     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.309 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -35.532   ; 0.101 ; 10.923   ; 0.497   ; 4.790               ;
;  CLOCK_50                              ; -35.532   ; 0.101 ; 10.923   ; 0.497   ; 4.790               ;
;  VGA_CLK                               ; N/A       ; N/A   ; N/A      ; N/A     ; 35.790              ;
;  altera_reserved_tck                   ; 42.564    ; 0.181 ; 47.562   ; 0.699   ; 49.457              ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -35.033   ; 0.181 ; 13.939   ; 2.507   ; 9.691               ;
; Design-wide TNS                        ; -4287.999 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -2709.301 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  VGA_CLK                               ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -1578.698 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 8.330 ; 8.694 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 8.330 ; 8.694 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.289 ; 2.668 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.851 ; 2.230 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.521 ; 1.836 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.597 ; 1.915 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.858 ; 2.235 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.414 ; 1.738 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.033 ; 2.388 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.240 ; 1.554 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.894 ; 2.237 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 2.056 ; 2.456 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.125 ; 2.526 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.968 ; 2.349 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.422 ; 1.748 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.973 ; 2.358 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 2.210 ; 2.577 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.289 ; 2.668 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 2.018 ; 2.409 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.853 ; 4.808 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.579 ; 7.528 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.301 ; 1.405 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.344 ; 1.448 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.357 ; 1.461 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.348 ; 1.452 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.337 ; 1.441 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.323 ; 1.427 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349 ; 1.453 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274 ; 1.378 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.285 ; 1.389 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -2.530 ; -3.527 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -2.530 ; -3.527 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.314 ; -0.844 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.665 ; -1.299 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -0.456 ; -1.038 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -0.530 ; -1.111 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -0.648 ; -1.257 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -0.417 ; -0.978 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -0.738 ; -1.371 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -0.314 ; -0.844 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -0.631 ; -1.251 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -0.753 ; -1.395 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -0.792 ; -1.442 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -0.725 ; -1.350 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.447 ; -1.005 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -0.713 ; -1.335 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -0.830 ; -1.459 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -0.866 ; -1.513 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -0.740 ; -1.371 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.665 ; -0.724 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.038 ; -0.270 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.361 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.352 ; -0.650 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.375 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.342 ; -0.640 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.684 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.344 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.391 ; -0.689 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.423 ; -0.724 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.341 ; -0.647 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.658 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.355 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.670 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.351 ; -0.657 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.338 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.314 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.625 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.344 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 18.942 ; 18.903 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 16.184 ; 16.114 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 17.235 ; 17.383 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 15.409 ; 15.294 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 16.630 ; 16.679 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 17.630 ; 17.729 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 17.574 ; 17.796 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 18.942 ; 18.903 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 18.735 ; 18.756 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 17.783 ; 17.694 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 17.443 ; 17.121 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 18.275 ; 18.240 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 16.827 ; 16.660 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 16.712 ; 16.704 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 18.735 ; 18.756 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 18.166 ; 18.084 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 16.776 ; 16.487 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 14.269 ; 14.302 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 16.396 ; 16.363 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 16.776 ; 16.451 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 16.546 ; 16.487 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 14.530 ; 14.516 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 15.937 ; 15.754 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 14.653 ; 14.724 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 17.554 ; 17.617 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 15.699 ; 15.537 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 16.080 ; 15.994 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 16.326 ; 16.465 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 17.554 ; 17.617 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 15.204 ; 15.290 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 17.001 ; 17.008 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 15.182 ; 15.185 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 16.351 ; 16.419 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 16.351 ; 16.419 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 14.650 ; 14.664 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 14.028 ; 13.988 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 14.599 ; 14.482 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 15.354 ; 15.196 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 14.228 ; 14.125 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 14.880 ; 14.986 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 16.095 ; 16.169 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 13.688 ; 13.708 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 16.095 ; 16.169 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 13.566 ; 13.591 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 14.728 ; 14.502 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 14.972 ; 14.816 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 14.690 ; 14.560 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 14.141 ; 14.254 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 15.779 ; 15.770 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 15.767 ; 15.535 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 14.647 ; 14.600 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 14.984 ; 14.987 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 15.108 ; 15.041 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 14.747 ; 14.601 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 15.779 ; 15.770 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 14.723 ; 14.805 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 14.510 ; 14.357 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 14.510 ; 14.357 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 13.765 ; 13.703 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 13.846 ; 13.716 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 13.796 ; 13.677 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 14.333 ; 14.284 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 13.936 ; 13.933 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 13.141 ; 13.251 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 61.586 ; 61.660 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 13.456 ; 13.489 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 35.506 ; 35.619 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 60.573 ; 60.315 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 58.157 ; 58.153 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 58.289 ; 58.256 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 57.470 ; 57.379 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 58.087 ; 57.975 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 60.689 ; 60.564 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 60.647 ; 60.447 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 61.586 ; 61.660 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 60.421 ; 60.275 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 58.973 ; 58.982 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 60.246 ; 60.101 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 59.556 ; 59.445 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 60.510 ; 60.552 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 61.007 ; 61.049 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 59.835 ; 59.865 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 60.873 ; 60.760 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 11.080 ; 11.181 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 11.080 ; 11.181 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 9.066  ; 9.033  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 8.667  ; 8.649  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 9.402  ; 9.390  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 8.466  ; 8.415  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 8.339  ; 8.324  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.917  ; 7.899  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 7.479  ; 7.456  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.782  ; 7.765  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 9.402  ; 9.390  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.134  ; 7.130  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.531  ; 7.553  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 8.132  ; 8.106  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 8.138  ; 8.113  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.724  ; 7.673  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.878  ; 7.844  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.138  ; 8.183  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.883  ; 7.900  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.448  ; 8.417  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 8.252  ; 8.264  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 8.457  ; 8.413  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.434  ; 7.480  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.369  ; 7.475  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.374 ; 14.015 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.352  ; 3.325  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.283  ; 3.256  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.195  ; 3.165  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.293  ; 3.266  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.318  ; 3.291  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.205  ; 3.175  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.369  ; 3.342  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.355  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.377  ; 3.350  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.324  ; 3.297  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.388  ; 3.361  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.384  ; 3.357  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.327  ; 3.300  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.173 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 5.479  ; 5.641  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 5.866  ; 6.093  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 6.711  ; 7.146  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 5.479  ; 5.641  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 6.125  ; 6.418  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 6.610  ; 6.979  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 6.849  ; 7.187  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 7.637  ; 7.211  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 6.050  ; 6.248  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 6.511  ; 6.774  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 6.316  ; 6.658  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 6.766  ; 7.104  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 6.051  ; 6.248  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 6.050  ; 6.281  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 7.226  ; 7.540  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 7.252  ; 6.967  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 4.906  ; 5.073  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 4.906  ; 5.073  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 5.924  ; 6.206  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 6.115  ; 6.230  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 5.950  ; 6.232  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 5.022  ; 5.294  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 5.638  ; 5.949  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 5.308  ; 5.126  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 5.231  ; 5.190  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 5.370  ; 5.558  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 5.598  ; 5.819  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 6.148  ; 6.274  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 6.306  ; 6.665  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 5.231  ; 5.517  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 6.057  ; 6.445  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 5.392  ; 5.190  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 5.066  ; 5.255  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 6.078  ; 6.419  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 5.319  ; 5.524  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 5.066  ; 5.279  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 5.296  ; 5.475  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 5.683  ; 5.859  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 5.106  ; 5.255  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 5.660  ; 5.467  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 4.956  ; 5.051  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 4.956  ; 5.130  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 6.408  ; 6.671  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 4.970  ; 5.051  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 5.415  ; 5.582  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 5.557  ; 5.847  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 5.369  ; 5.635  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 5.376  ; 5.211  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 5.362  ; 5.412  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 5.821  ; 5.987  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 5.362  ; 5.513  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 5.543  ; 5.792  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 5.562  ; 5.710  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 5.409  ; 5.491  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 6.157  ; 6.318  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 5.557  ; 5.412  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 4.874  ; 4.771  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 5.356  ; 5.503  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 5.020  ; 5.257  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 5.046  ; 5.172  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 5.044  ; 5.158  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 5.279  ; 5.440  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 5.112  ; 5.267  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 4.874  ; 4.771  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 4.736  ; 4.959  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 4.736  ; 4.959  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 6.148  ; 6.487  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 6.703  ; 7.082  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 5.212  ; 5.503  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 5.313  ; 5.391  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 4.984  ; 5.233  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 5.451  ; 5.557  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.750  ; 5.996  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.813  ; 5.938  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 6.587  ; 6.782  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 5.410  ; 5.548  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 5.038  ; 5.206  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.768  ; 5.981  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 5.270  ; 5.297  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 5.690  ; 6.061  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.073  ; 6.387  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.396  ; 5.539  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.875  ; 5.997  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 4.539  ; 4.727  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.762  ; 6.074  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 4.539  ; 4.727  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 4.558  ; 4.388  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.666  ; 3.758  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 4.262  ; 4.432  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 4.213  ; 4.385  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 4.010  ; 4.151  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.826  ; 3.935  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.981  ; 4.108  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.700  ; 4.942  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.666  ; 3.758  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.848  ; 3.968  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 4.150  ; 4.304  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.158  ; 4.314  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.946  ; 4.066  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.038  ; 4.177  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.144  ; 4.310  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 4.052  ; 4.195  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.308  ; 4.481  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.214  ; 4.387  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 4.459  ; 4.291  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 3.938  ; 3.860  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.714  ; 3.916  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.808  ; 6.351  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.427  ; 1.427  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.543  ; 1.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.427  ; 1.427  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565  ; 1.585  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491  ; 1.491  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.437  ; 1.437  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.437  ; 1.437  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.542  ; 1.562  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.562  ; 1.582  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.576  ; 1.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.572  ; 1.592  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587  ; 1.607  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540  ; 1.560  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550  ; 1.570  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593  ; 1.613  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.518  ; 1.538  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586  ; 1.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570  ; 1.590  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.527  ; 1.547  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510  ; 1.530  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538  ; 1.558  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545  ; 1.565  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581  ; 1.601  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.522  ; 1.542  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; KEY[0]     ; OTG_RST_N   ; 9.514 ;    ;    ; 10.019 ;
+------------+-------------+-------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.845 ;    ;    ; 5.642 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 9298         ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 997          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20211        ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 9298         ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 997          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20211        ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 510        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 758        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 209        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 510        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 758        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 209        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 424   ; 424  ;
; Unconstrained Output Ports      ; 177   ; 177  ;
; Unconstrained Output Port Paths ; 1402  ; 1402 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Dec 07 23:15:00 2015
Info: Command: quartus_sta Final_Project -c Final_Project
Info: qsta_default_script.tcl version: #11
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_62l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc'
Info (332104): Reading SDC File: 'Final_Project.sdc'
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[9] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -35.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -35.532           -2709.301 CLOCK_50 
    Info (332119):   -35.033           -1578.698 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    42.564               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.402               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 10.923
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.923               0.000 CLOCK_50 
    Info (332119):    13.939               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    47.562               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.047               0.000 CLOCK_50 
    Info (332119):     1.473               0.000 altera_reserved_tck 
    Info (332119):     4.879               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.790               0.000 CLOCK_50 
    Info (332119):     9.700               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.566               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 28.838 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[9] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -30.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -30.181           -2286.939 CLOCK_50 
    Info (332119):   -29.662           -1330.198 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    43.314               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 CLOCK_50 
    Info (332119):     0.352               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.658               0.000 CLOCK_50 
    Info (332119):    14.552               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    47.878               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.955
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.955               0.000 CLOCK_50 
    Info (332119):     1.352               0.000 altera_reserved_tck 
    Info (332119):     4.401               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.796               0.000 CLOCK_50 
    Info (332119):     9.691               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.489               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 29.666 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[9] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.076            -405.432 CLOCK_50 
    Info (332119):    -7.027            -299.677 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    46.557               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.101               0.000 CLOCK_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 15.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.000               0.000 CLOCK_50 
    Info (332119):    16.736               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.938               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.497               0.000 CLOCK_50 
    Info (332119):     0.699               0.000 altera_reserved_tck 
    Info (332119):     2.507               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 5.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.000               0.000 CLOCK_50 
    Info (332119):     9.779               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    36.000               0.000 VGA_CLK 
    Info (332119):    49.457               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.309 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 1018 megabytes
    Info: Processing ended: Mon Dec 07 23:15:11 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:13


