Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul  1 04:16:48 2025
| Host         : DESKTOP-93GTNQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.076      -96.424                    100                 2643        0.055        0.000                      0                 2629        1.845        0.000                       0                  1481  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
adc_clk                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 4.000}        8.000           125.000         
rx_clk                           {0.000 2.000}        4.000           250.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_1    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_1    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                              -10.076      -78.912                      8                  310        0.185        0.000                      0                  296        3.500        0.000                       0                   170  
clk_fpga_0                             1.880        0.000                      0                 2333        0.055        0.000                      0                 2333        3.020        0.000                       0                  1303  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_1                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.359      -17.512                     92                  102        0.899        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            8  Failing Endpoints,  Worst Slack      -10.076ns,  Total Violation      -78.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.076ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.889ns  (logic 9.697ns (54.207%)  route 8.192ns (45.793%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.355    21.807    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.373    22.180 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2/O
                         net (fo=3, routed)           0.426    22.606    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.730 r  system_i/freq_to_voltage_0/inst/voltage_out[5]_i_1/O
                         net (fo=1, routed)           0.000    22.730    system_i/freq_to_voltage_0/inst/voltage_out[5]_i_1_n_0
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X13Y53         FDSE (Setup_fdse_C_D)        0.031    12.653    system_i/freq_to_voltage_0/inst/voltage_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                -10.076    

Slack (VIOLATED) :        -10.071ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.884ns  (logic 9.697ns (54.223%)  route 8.187ns (45.777%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.355    21.807    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.373    22.180 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2/O
                         net (fo=3, routed)           0.421    22.601    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2_n_0
    SLICE_X11Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.725 r  system_i/freq_to_voltage_0/inst/voltage_out[4]_i_1/O
                         net (fo=1, routed)           0.000    22.725    system_i/freq_to_voltage_0/inst/voltage_out[4]_i_1_n_0
    SLICE_X11Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X11Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X11Y53         FDSE (Setup_fdse_C_D)        0.031    12.653    system_i/freq_to_voltage_0/inst/voltage_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -22.725    
  -------------------------------------------------------------------
                         slack                                -10.071    

Slack (VIOLATED) :        -10.035ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.894ns  (logic 9.697ns (54.192%)  route 8.197ns (45.808%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.355    21.807    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.373    22.180 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2/O
                         net (fo=3, routed)           0.431    22.611    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_2_n_0
    SLICE_X10Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.735 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_1/O
                         net (fo=1, routed)           0.000    22.735    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_1_n_0
    SLICE_X10Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X10Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X10Y53         FDSE (Setup_fdse_C_D)        0.077    12.699    system_i/freq_to_voltage_0/inst/voltage_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -22.735    
  -------------------------------------------------------------------
                         slack                                -10.035    

Slack (VIOLATED) :        -9.943ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 9.697ns (54.622%)  route 8.056ns (45.378%))
  Logic Levels:           29  (CARRY4=19 LUT2=3 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.491    21.943    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y54         LUT6 (Prop_lut6_I4_O)        0.373    22.316 r  system_i/freq_to_voltage_0/inst/voltage_out[7]_i_2_comp/O
                         net (fo=1, routed)           0.154    22.470    system_i/freq_to_voltage_0/inst/voltage_out0[7]
    SLICE_X13Y54         LUT2 (Prop_lut2_I0_O)        0.124    22.594 r  system_i/freq_to_voltage_0/inst/voltage_out[7]_i_1/O
                         net (fo=1, routed)           0.000    22.594    system_i/freq_to_voltage_0/inst/voltage_out[7]_i_1_n_0
    SLICE_X13Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X13Y54         FDSE (Setup_fdse_C_D)        0.029    12.651    system_i/freq_to_voltage_0/inst/voltage_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 -9.943    

Slack (VIOLATED) :        -9.936ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.748ns  (logic 9.697ns (54.638%)  route 8.051ns (45.362%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.345    21.797    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y54         LUT3 (Prop_lut3_I0_O)        0.373    22.170 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2/O
                         net (fo=2, routed)           0.295    22.465    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2_n_0
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    22.589 r  system_i/freq_to_voltage_0/inst/voltage_out[2]_i_1/O
                         net (fo=1, routed)           0.000    22.589    system_i/freq_to_voltage_0/inst/voltage_out[2]_i_1_n_0
    SLICE_X11Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X11Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X11Y54         FDSE (Setup_fdse_C_D)        0.031    12.653    system_i/freq_to_voltage_0/inst/voltage_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -22.589    
  -------------------------------------------------------------------
                         slack                                 -9.936    

Slack (VIOLATED) :        -9.805ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.619ns  (logic 9.697ns (55.038%)  route 7.922ns (44.962%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.345    21.797    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y54         LUT3 (Prop_lut3_I0_O)        0.373    22.170 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2/O
                         net (fo=2, routed)           0.166    22.336    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.124    22.460 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_1/O
                         net (fo=1, routed)           0.000    22.460    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_1_n_0
    SLICE_X13Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X13Y54         FDSE (Setup_fdse_C_D)        0.032    12.654    system_i/freq_to_voltage_0/inst/voltage_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -22.460    
  -------------------------------------------------------------------
                         slack                                 -9.805    

Slack (VIOLATED) :        -9.525ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.339ns  (logic 9.573ns (55.212%)  route 7.766ns (44.788%))
  Logic Levels:           28  (CARRY4=19 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.355    21.807    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.373    22.180 r  system_i/freq_to_voltage_0/inst/voltage_out[1]_i_1/O
                         net (fo=1, routed)           0.000    22.180    system_i/freq_to_voltage_0/inst/voltage_out[1]_i_1_n_0
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X13Y53         FDSE (Setup_fdse_C_D)        0.032    12.654    system_i/freq_to_voltage_0/inst/voltage_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -22.180    
  -------------------------------------------------------------------
                         slack                                 -9.525    

Slack (VIOLATED) :        -9.520ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.333ns  (logic 9.573ns (55.230%)  route 7.760ns (44.770%))
  Logic Levels:           28  (CARRY4=19 LUT2=2 LUT3=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.297 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/Q
                         net (fo=3, routed)           0.626     5.923    system_i/freq_to_voltage_0/inst/frequency_in[2]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.560 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.560    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.779 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[0]
                         net (fo=18, routed)          0.794     7.573    system_i/freq_to_voltage_0/inst/voltage_out3[6]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.295     7.868 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.868    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.400 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.400    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.565     9.278    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.306     9.584 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.332     9.916    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.463 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/O[2]
                         net (fo=4, routed)           0.586    11.050    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_5
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.301    11.351 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12/O
                         net (fo=2, routed)           0.574    11.925    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_12_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.049 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4/O
                         net (fo=1, routed)           0.503    12.551    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_4_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.077 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.077    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.299 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/O[0]
                         net (fo=6, routed)           0.506    13.805    system_i/freq_to_voltage_0/inst/voltage_out2[24]
    SLICE_X17Y47         LUT2 (Prop_lut2_I0_O)        0.299    14.104 r  system_i/freq_to_voltage_0/inst/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.104    system_i/freq_to_voltage_0/inst/i__carry__4_i_3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.654 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.654    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__4_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.967 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/O[3]
                         net (fo=46, routed)          0.910    15.877    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_4
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.306    16.183 r  system_i/freq_to_voltage_0/inst/i___65_carry_i_6/O
                         net (fo=1, routed)           0.000    16.183    system_i/freq_to_voltage_0/inst/i___65_carry_i_6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.733 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry/CO[3]
                         net (fo=1, routed)           0.000    16.733    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.955 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0/O[0]
                         net (fo=3, routed)           0.347    17.302    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___65_carry__0_n_7
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.299    17.601 r  system_i/freq_to_voltage_0/inst/i___152_carry_i_1/O
                         net (fo=1, routed)           0.654    18.255    system_i/freq_to_voltage_0/inst/i___152_carry_i_1_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.640 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry/CO[3]
                         net (fo=1, routed)           0.000    18.640    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.862 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/O[0]
                         net (fo=3, routed)           1.013    19.875    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_7
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.299    20.174 r  system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7/O
                         net (fo=1, routed)           0.000    20.174    system_i/freq_to_voltage_0/inst/i___225_carry__1_i_7_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.724    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.838 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.838    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.952 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    20.953    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.067    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.181    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.452 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.349    21.801    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.373    22.174 r  system_i/freq_to_voltage_0/inst/voltage_out[0]_i_2/O
                         net (fo=1, routed)           0.000    22.174    system_i/freq_to_voltage_0/inst/voltage_out0[0]
    SLICE_X11Y51         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.498    12.410    system_i/freq_to_voltage_0/inst/clk
    SLICE_X11Y51         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X11Y51         FDSE (Setup_fdse_C_D)        0.031    12.654    system_i/freq_to_voltage_0/inst/voltage_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 -9.520    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.132ns (17.789%)  route 5.232ns (82.211%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X10Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.359 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/Q
                         net (fo=37, routed)          1.313     6.673    system_i/freq_to_voltage_0/inst/frequency_in[0]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.797 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8/O
                         net (fo=1, routed)           0.983     7.779    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.903 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7/O
                         net (fo=1, routed)           0.546     8.449    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.573 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4/O
                         net (fo=1, routed)           1.160     9.733    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.124     9.857 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2/O
                         net (fo=2, routed)           0.401    10.258    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2_n_0
    SLICE_X9Y49          LUT4 (Prop_lut4_I3_O)        0.118    10.376 r  system_i/freq_to_voltage_0/inst/voltage_out[0]_i_1/O
                         net (fo=1, routed)           0.829    11.205    system_i/freq_to_voltage_0/inst/voltage_out[0]_i_1_n_0
    SLICE_X11Y51         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.498    12.410    system_i/freq_to_voltage_0/inst/clk
    SLICE_X11Y51         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X11Y51         FDSE (Setup_fdse_C_S)       -0.631    11.992    system_i/freq_to_voltage_0/inst/voltage_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.138ns (17.605%)  route 5.326ns (82.395%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.680     4.841    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X10Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518     5.359 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/Q
                         net (fo=37, routed)          1.313     6.673    system_i/freq_to_voltage_0/inst/frequency_in[0]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.797 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8/O
                         net (fo=1, routed)           0.983     7.779    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_8_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124     7.903 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7/O
                         net (fo=1, routed)           0.546     8.449    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_7_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.573 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4/O
                         net (fo=1, routed)           1.160     9.733    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.124     9.857 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2/O
                         net (fo=2, routed)           0.401    10.258    system_i/freq_to_voltage_0/inst/voltage_out[13]_i_2_n_0
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.124    10.382 r  system_i/freq_to_voltage_0/inst/voltage_out[13]_i_1/O
                         net (fo=7, routed)           0.923    11.305    system_i/freq_to_voltage_0/inst/voltage_out10_in
    SLICE_X13Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y54         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X13Y54         FDSE (Setup_fdse_C_S)       -0.429    12.193    system_i/freq_to_voltage_0/inst/voltage_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  0.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.564     1.619    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.127     1.887    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]
    SLICE_X14Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.832     1.978    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X14Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/C
                         clock pessimism             -0.346     1.632    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.070     1.702    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.564     1.619    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.117     1.877    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]_i_1_n_4
    SLICE_X15Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.832     1.978    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
                         clock pessimism             -0.359     1.619    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.105     1.724    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.562     1.617    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]/Q
                         net (fo=3, routed)           0.118     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.984 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[24]_i_1_n_4
    SLICE_X19Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y40         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]/C
                         clock pessimism             -0.359     1.617    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.105     1.722    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.564     1.619    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.118     1.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.986 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.986    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.832     1.978    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/C
                         clock pessimism             -0.359     1.619    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.105     1.724    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.563     1.618    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.879    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.987 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X15Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y45         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/C
                         clock pessimism             -0.359     1.618    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.105     1.723    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.562     1.617    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.878    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.986 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.986    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]_i_1_n_4
    SLICE_X15Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/C
                         clock pessimism             -0.359     1.617    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.105     1.722    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.560     1.615    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]/Q
                         net (fo=3, routed)           0.120     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.984 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[12]_i_1_n_4
    SLICE_X19Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.827     1.973    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]/C
                         clock pessimism             -0.358     1.615    
    SLICE_X19Y37         FDRE (Hold_fdre_C_D)         0.105     1.720    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.561     1.616    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]/Q
                         net (fo=3, routed)           0.120     1.877    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.985 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[16]_i_1_n_4
    SLICE_X19Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.829     1.975    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]/C
                         clock pessimism             -0.359     1.616    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.105     1.721    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.559     1.614    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/Q
                         net (fo=3, routed)           0.120     1.875    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.983 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]_i_1_n_4
    SLICE_X19Y35         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.826     1.972    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y35         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/C
                         clock pessimism             -0.358     1.614    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.105     1.719    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.563     1.618    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.880    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.988 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.988    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X15Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]/C
                         clock pessimism             -0.359     1.618    
    SLICE_X15Y43         FDRE (Hold_fdre_C_D)         0.105     1.723    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43   system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66   system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y65   system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y49   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X14Y49   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].reg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.668ns (13.030%)  route 4.459ns (86.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.112    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X4Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].reg2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.541    10.733    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].reg2_reg[6]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.732     9.992    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.668ns (13.030%)  route 4.459ns (86.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.112    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X4Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.541    10.733    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.732     9.992    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.668ns (13.030%)  route 4.459ns (86.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.112    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X4Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.541    10.733    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.732     9.992    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.668ns (13.030%)  route 4.459ns (86.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.112    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X5Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.541    10.733    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X5Y53          FDRE (Setup_fdre_C_R)       -0.637    10.087    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.668ns (13.030%)  route 4.459ns (86.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.112    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X5Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.541    10.733    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X5Y53          FDRE (Setup_fdre_C_R)       -0.637    10.087    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.668ns (13.030%)  route 4.459ns (86.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.112    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X5Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.541    10.733    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y53          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/C
                         clock pessimism              0.116    10.849    
                         clock uncertainty           -0.125    10.724    
    SLICE_X5Y53          FDRE (Setup_fdre_C_R)       -0.637    10.087    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 0.668ns (13.031%)  route 4.458ns (86.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.111    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.542    10.734    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.637    10.088    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg4_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 0.668ns (13.031%)  route 4.458ns (86.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.111    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg4_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.542    10.734    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg4_reg[10]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.637    10.088    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg4_reg[10]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 0.668ns (13.031%)  route 4.458ns (86.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.111    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.542    10.734    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.637    10.088    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 0.668ns (13.031%)  route 4.458ns (86.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=10, routed)          1.127     4.630    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150     4.780 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.332     8.111    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.542    10.734    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y52          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]/C
                         clock pessimism              0.116    10.850    
                         clock uncertainty           -0.125    10.725    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.637    10.088    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y41          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/Q
                         net (fo=1, routed)           0.110     1.176    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.449%)  route 0.257ns (64.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.257     1.322    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/D[4]
    SLICE_X3Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][8]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.070     1.265    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.268%)  route 0.233ns (58.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.233     1.303    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[24]
    SLICE_X7Y47          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y47          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.066     1.242    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.205%)  route 0.235ns (55.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.567     0.908    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y49          FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=2, routed)           0.235     1.283    system_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[29]
    SLICE_X9Y50          LUT5 (Prop_lut5_I1_O)        0.045     1.328 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.328    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg2[2]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg2_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.467%)  route 0.252ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X4Y51          FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.252     1.340    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[21]
    SLICE_X4Y47          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.854     1.224    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y47          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.076     1.271    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.068%)  route 0.118ns (47.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.118     1.151    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.832     1.202    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.070    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.119     1.171    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.088    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.459%)  route 0.191ns (57.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.554     0.895    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.191     1.227    system_i/PS7/rst_ps7_0_125M/U0/SEQ/lpf_int
    SLICE_X23Y32         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.820     1.190    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X23Y32         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y32         FDRE (Hold_fdre_C_R)        -0.018     1.138    system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.910%)  route 0.195ns (58.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.554     0.895    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.195     1.231    system_i/PS7/rst_ps7_0_125M/U0/SEQ/lpf_int
    SLICE_X22Y32         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.820     1.190    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y32         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y32         FDSE (Hold_fdse_C_S)        -0.018     1.138    system_i/PS7/rst_ps7_0_125M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.910%)  route 0.195ns (58.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.554     0.895    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.195     1.231    system_i/PS7/rst_ps7_0_125M/U0/SEQ/lpf_int
    SLICE_X22Y32         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.820     1.190    system_i/PS7/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y32         FDSE                                         r  system_i/PS7/rst_ps7_0_125M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y32         FDSE (Hold_fdse_C_S)        -0.018     1.138    system_i/PS7/rst_ps7_0_125M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1
  To Clock:  clkfbout_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           92  Failing Endpoints,  Worst Slack       -0.359ns,  Total Violation      -17.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.899ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 3.141ns (34.822%)  route 5.879ns (65.178%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.976    12.009    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.494    12.406    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[0]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X19Y34         FDRE (Setup_fdre_C_R)       -0.631    11.650    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 3.141ns (34.822%)  route 5.879ns (65.178%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.976    12.009    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.494    12.406    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[1]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X19Y34         FDRE (Setup_fdre_C_R)       -0.631    11.650    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 3.141ns (34.822%)  route 5.879ns (65.178%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.976    12.009    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.494    12.406    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[2]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X19Y34         FDRE (Setup_fdre_C_R)       -0.631    11.650    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 3.141ns (34.822%)  route 5.879ns (65.178%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.976    12.009    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.494    12.406    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y34         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[3]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X19Y34         FDRE (Setup_fdre_C_R)       -0.631    11.650    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.141ns (34.857%)  route 5.870ns (65.143%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.967    12.000    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.502    12.414    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[24]/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.125    12.289    
    SLICE_X15Y48         FDRE (Setup_fdre_C_R)       -0.631    11.658    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.141ns (34.857%)  route 5.870ns (65.143%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.967    12.000    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.502    12.414    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.125    12.289    
    SLICE_X15Y48         FDRE (Setup_fdre_C_R)       -0.631    11.658    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.141ns (34.857%)  route 5.870ns (65.143%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.967    12.000    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.502    12.414    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[26]/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.125    12.289    
    SLICE_X15Y48         FDRE (Setup_fdre_C_R)       -0.631    11.658    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.141ns (34.857%)  route 5.870ns (65.143%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.967    12.000    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.502    12.414    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[27]/C
                         clock pessimism              0.000    12.414    
                         clock uncertainty           -0.125    12.289    
    SLICE_X15Y48         FDRE (Setup_fdre_C_R)       -0.631    11.658    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 3.141ns (35.012%)  route 5.830ns (64.988%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.927    11.960    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[4]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X15Y43         FDRE (Setup_fdre_C_R)       -0.631    11.657    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 3.141ns (35.012%)  route 5.830ns (64.988%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=34, routed)          2.319     5.764    system_i/FrequencyCounter/pow2_0/inst/log2N[3]
    SLICE_X21Y36         LUT5 (Prop_lut5_I0_O)        0.152     5.916 f  system_i/FrequencyCounter/pow2_0/inst/N[4]_INST_0/O
                         net (fo=2, routed)           0.680     6.596    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[4]
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.332     6.928 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.928    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_i_1_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.304 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.304    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.538    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.655    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.889    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.128 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[2]
                         net (fo=2, routed)           0.801     8.929    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[27]
    SLICE_X21Y40         LUT4 (Prop_lut4_I3_O)        0.301     9.230 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.230    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.103    10.883    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.150    11.033 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.927    11.960    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[5]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X15Y43         FDRE (Setup_fdre_C_R)       -0.631    11.657    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 -0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.537ns (26.635%)  route 1.479ns (73.365%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.325     2.922    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.832     1.978    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X15Y47         FDRE (Hold_fdre_C_R)        -0.080     2.023    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.537ns (26.635%)  route 1.479ns (73.365%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.325     2.922    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.832     1.978    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[21]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X15Y47         FDRE (Hold_fdre_C_R)        -0.080     2.023    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.537ns (26.635%)  route 1.479ns (73.365%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.325     2.922    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.832     1.978    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X15Y47         FDRE (Hold_fdre_C_R)        -0.080     2.023    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.537ns (26.635%)  route 1.479ns (73.365%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.325     2.922    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.832     1.978    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X15Y47         FDRE (Hold_fdre_C_R)        -0.080     2.023    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.537ns (26.456%)  route 1.493ns (73.544%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.339     2.935    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[10]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X15Y44         FDRE (Hold_fdre_C_R)        -0.080     2.022    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.537ns (26.456%)  route 1.493ns (73.544%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.339     2.935    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[11]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X15Y44         FDRE (Hold_fdre_C_R)        -0.080     2.022    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.537ns (26.456%)  route 1.493ns (73.544%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.339     2.935    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[8]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X15Y44         FDRE (Hold_fdre_C_R)        -0.080     2.022    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.537ns (26.456%)  route 1.493ns (73.544%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.339     2.935    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X15Y44         FDRE (Hold_fdre_C_R)        -0.080     2.022    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.537ns (26.318%)  route 1.503ns (73.682%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.350     2.946    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X15Y42         FDRE (Hold_fdre_C_R)        -0.080     2.021    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.537ns (26.318%)  route 1.503ns (73.682%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=34, routed)          0.481     1.514    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.099     1.613 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.613    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.678 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.287     1.965    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X21Y40         LUT4 (Prop_lut4_I2_O)        0.107     2.072 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.072    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.164 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.386     2.550    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.046     2.596 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.350     2.946    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=170, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X15Y42         FDRE (Hold_fdre_C_R)        -0.080     2.021    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.925    





