

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s'
================================================================
* Date:           Mon Jun 19 05:17:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.438 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 2 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.42ns)   --->   "%p_read919 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read9" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read919' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.42ns)   --->   "%p_read818 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read8" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read818' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%p_read717 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read7" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read717' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.42ns)   --->   "%p_read616 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read6" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read616' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%p_read515 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read5" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read515' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%p_read414 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read4" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'p_read414' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read313 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read3" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'p_read313' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read212 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read2" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'p_read212' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read111 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read1" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'p_read111' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read_241 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'p_read_241' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.64ns)   --->   "%icmp_ln1649 = icmp_sgt  i13 %p_read_241, i13 0"   --->   Operation 13 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read_241, i32 5, i32 11"   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = (!overflow & icmp_ln1649)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln823 = zext i7 %trunc_ln"   --->   Operation 15 'zext' 'zext_ln823' <Predicate = (!overflow & icmp_ln1649)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read_241, i32 4"   --->   Operation 16 'bitselect' 'tmp' <Predicate = (!overflow & icmp_ln1649)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i1 %tmp"   --->   Operation 17 'zext' 'zext_ln377' <Predicate = (!overflow & icmp_ln1649)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%p_Val2_s = add i8 %zext_ln823, i8 %zext_ln377"   --->   Operation 18 'add' 'p_Val2_s' <Predicate = (!overflow & icmp_ln1649)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649)   --->   "%overflow = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read_241, i32 12"   --->   Operation 19 'bitselect' 'overflow' <Predicate = (icmp_ln1649)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649)   --->   "%select_ln346 = select i1 %overflow, i8 255, i8 %p_Val2_s"   --->   Operation 20 'select' 'select_ln346' <Predicate = (icmp_ln1649)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649 = select i1 %icmp_ln1649, i8 %select_ln346, i8 0"   --->   Operation 21 'select' 'select_ln1649' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.64ns)   --->   "%icmp_ln1649_249 = icmp_sgt  i13 %p_read111, i13 0"   --->   Operation 22 'icmp' 'icmp_ln1649_249' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln823_1 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read111, i32 5, i32 11"   --->   Operation 23 'partselect' 'trunc_ln823_1' <Predicate = (!overflow_249 & icmp_ln1649_249)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln823_1 = zext i7 %trunc_ln823_1"   --->   Operation 24 'zext' 'zext_ln823_1' <Predicate = (!overflow_249 & icmp_ln1649_249)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read111, i32 4"   --->   Operation 25 'bitselect' 'tmp_751' <Predicate = (!overflow_249 & icmp_ln1649_249)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln377_249 = zext i1 %tmp_751"   --->   Operation 26 'zext' 'zext_ln377_249' <Predicate = (!overflow_249 & icmp_ln1649_249)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%p_Val2_500 = add i8 %zext_ln823_1, i8 %zext_ln377_249"   --->   Operation 27 'add' 'p_Val2_500' <Predicate = (!overflow_249 & icmp_ln1649_249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_249)   --->   "%overflow_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read111, i32 12"   --->   Operation 28 'bitselect' 'overflow_249' <Predicate = (icmp_ln1649_249)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_249)   --->   "%select_ln346_249 = select i1 %overflow_249, i8 255, i8 %p_Val2_500"   --->   Operation 29 'select' 'select_ln346_249' <Predicate = (icmp_ln1649_249)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_249 = select i1 %icmp_ln1649_249, i8 %select_ln346_249, i8 0"   --->   Operation 30 'select' 'select_ln1649_249' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.64ns)   --->   "%icmp_ln1649_250 = icmp_sgt  i13 %p_read212, i13 0"   --->   Operation 31 'icmp' 'icmp_ln1649_250' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln823_2 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read212, i32 5, i32 11"   --->   Operation 32 'partselect' 'trunc_ln823_2' <Predicate = (!overflow_250 & icmp_ln1649_250)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln823_2 = zext i7 %trunc_ln823_2"   --->   Operation 33 'zext' 'zext_ln823_2' <Predicate = (!overflow_250 & icmp_ln1649_250)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read212, i32 4"   --->   Operation 34 'bitselect' 'tmp_753' <Predicate = (!overflow_250 & icmp_ln1649_250)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln377_250 = zext i1 %tmp_753"   --->   Operation 35 'zext' 'zext_ln377_250' <Predicate = (!overflow_250 & icmp_ln1649_250)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%p_Val2_501 = add i8 %zext_ln823_2, i8 %zext_ln377_250"   --->   Operation 36 'add' 'p_Val2_501' <Predicate = (!overflow_250 & icmp_ln1649_250)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_250)   --->   "%overflow_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read212, i32 12"   --->   Operation 37 'bitselect' 'overflow_250' <Predicate = (icmp_ln1649_250)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_250)   --->   "%select_ln346_250 = select i1 %overflow_250, i8 255, i8 %p_Val2_501"   --->   Operation 38 'select' 'select_ln346_250' <Predicate = (icmp_ln1649_250)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_250 = select i1 %icmp_ln1649_250, i8 %select_ln346_250, i8 0"   --->   Operation 39 'select' 'select_ln1649_250' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.64ns)   --->   "%icmp_ln1649_251 = icmp_sgt  i13 %p_read313, i13 0"   --->   Operation 40 'icmp' 'icmp_ln1649_251' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln823_3 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read313, i32 5, i32 11"   --->   Operation 41 'partselect' 'trunc_ln823_3' <Predicate = (!overflow_251 & icmp_ln1649_251)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln823_3 = zext i7 %trunc_ln823_3"   --->   Operation 42 'zext' 'zext_ln823_3' <Predicate = (!overflow_251 & icmp_ln1649_251)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read313, i32 4"   --->   Operation 43 'bitselect' 'tmp_755' <Predicate = (!overflow_251 & icmp_ln1649_251)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln377_251 = zext i1 %tmp_755"   --->   Operation 44 'zext' 'zext_ln377_251' <Predicate = (!overflow_251 & icmp_ln1649_251)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%p_Val2_502 = add i8 %zext_ln823_3, i8 %zext_ln377_251"   --->   Operation 45 'add' 'p_Val2_502' <Predicate = (!overflow_251 & icmp_ln1649_251)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_251)   --->   "%overflow_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read313, i32 12"   --->   Operation 46 'bitselect' 'overflow_251' <Predicate = (icmp_ln1649_251)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_251)   --->   "%select_ln346_251 = select i1 %overflow_251, i8 255, i8 %p_Val2_502"   --->   Operation 47 'select' 'select_ln346_251' <Predicate = (icmp_ln1649_251)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_251 = select i1 %icmp_ln1649_251, i8 %select_ln346_251, i8 0"   --->   Operation 48 'select' 'select_ln1649_251' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.64ns)   --->   "%icmp_ln1649_252 = icmp_sgt  i13 %p_read414, i13 0"   --->   Operation 49 'icmp' 'icmp_ln1649_252' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln823_4 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read414, i32 5, i32 11"   --->   Operation 50 'partselect' 'trunc_ln823_4' <Predicate = (!overflow_252 & icmp_ln1649_252)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln823_4 = zext i7 %trunc_ln823_4"   --->   Operation 51 'zext' 'zext_ln823_4' <Predicate = (!overflow_252 & icmp_ln1649_252)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read414, i32 4"   --->   Operation 52 'bitselect' 'tmp_757' <Predicate = (!overflow_252 & icmp_ln1649_252)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln377_252 = zext i1 %tmp_757"   --->   Operation 53 'zext' 'zext_ln377_252' <Predicate = (!overflow_252 & icmp_ln1649_252)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%p_Val2_503 = add i8 %zext_ln823_4, i8 %zext_ln377_252"   --->   Operation 54 'add' 'p_Val2_503' <Predicate = (!overflow_252 & icmp_ln1649_252)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_252)   --->   "%overflow_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read414, i32 12"   --->   Operation 55 'bitselect' 'overflow_252' <Predicate = (icmp_ln1649_252)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_252)   --->   "%select_ln346_252 = select i1 %overflow_252, i8 255, i8 %p_Val2_503"   --->   Operation 56 'select' 'select_ln346_252' <Predicate = (icmp_ln1649_252)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_252 = select i1 %icmp_ln1649_252, i8 %select_ln346_252, i8 0"   --->   Operation 57 'select' 'select_ln1649_252' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.64ns)   --->   "%icmp_ln1649_253 = icmp_sgt  i13 %p_read515, i13 0"   --->   Operation 58 'icmp' 'icmp_ln1649_253' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln823_5 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read515, i32 5, i32 11"   --->   Operation 59 'partselect' 'trunc_ln823_5' <Predicate = (!overflow_253 & icmp_ln1649_253)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln823_5 = zext i7 %trunc_ln823_5"   --->   Operation 60 'zext' 'zext_ln823_5' <Predicate = (!overflow_253 & icmp_ln1649_253)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read515, i32 4"   --->   Operation 61 'bitselect' 'tmp_759' <Predicate = (!overflow_253 & icmp_ln1649_253)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln377_253 = zext i1 %tmp_759"   --->   Operation 62 'zext' 'zext_ln377_253' <Predicate = (!overflow_253 & icmp_ln1649_253)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.70ns)   --->   "%p_Val2_504 = add i8 %zext_ln823_5, i8 %zext_ln377_253"   --->   Operation 63 'add' 'p_Val2_504' <Predicate = (!overflow_253 & icmp_ln1649_253)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_253)   --->   "%overflow_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read515, i32 12"   --->   Operation 64 'bitselect' 'overflow_253' <Predicate = (icmp_ln1649_253)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_253)   --->   "%select_ln346_253 = select i1 %overflow_253, i8 255, i8 %p_Val2_504"   --->   Operation 65 'select' 'select_ln346_253' <Predicate = (icmp_ln1649_253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_253 = select i1 %icmp_ln1649_253, i8 %select_ln346_253, i8 0"   --->   Operation 66 'select' 'select_ln1649_253' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.64ns)   --->   "%icmp_ln1649_254 = icmp_sgt  i13 %p_read616, i13 0"   --->   Operation 67 'icmp' 'icmp_ln1649_254' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln823_6 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read616, i32 5, i32 11"   --->   Operation 68 'partselect' 'trunc_ln823_6' <Predicate = (!overflow_254 & icmp_ln1649_254)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln823_6 = zext i7 %trunc_ln823_6"   --->   Operation 69 'zext' 'zext_ln823_6' <Predicate = (!overflow_254 & icmp_ln1649_254)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read616, i32 4"   --->   Operation 70 'bitselect' 'tmp_761' <Predicate = (!overflow_254 & icmp_ln1649_254)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln377_254 = zext i1 %tmp_761"   --->   Operation 71 'zext' 'zext_ln377_254' <Predicate = (!overflow_254 & icmp_ln1649_254)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.70ns)   --->   "%p_Val2_505 = add i8 %zext_ln823_6, i8 %zext_ln377_254"   --->   Operation 72 'add' 'p_Val2_505' <Predicate = (!overflow_254 & icmp_ln1649_254)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_254)   --->   "%overflow_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read616, i32 12"   --->   Operation 73 'bitselect' 'overflow_254' <Predicate = (icmp_ln1649_254)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_254)   --->   "%select_ln346_254 = select i1 %overflow_254, i8 255, i8 %p_Val2_505"   --->   Operation 74 'select' 'select_ln346_254' <Predicate = (icmp_ln1649_254)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_254 = select i1 %icmp_ln1649_254, i8 %select_ln346_254, i8 0"   --->   Operation 75 'select' 'select_ln1649_254' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.64ns)   --->   "%icmp_ln1649_255 = icmp_sgt  i13 %p_read717, i13 0"   --->   Operation 76 'icmp' 'icmp_ln1649_255' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln823_7 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read717, i32 5, i32 11"   --->   Operation 77 'partselect' 'trunc_ln823_7' <Predicate = (!overflow_255 & icmp_ln1649_255)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln823_7 = zext i7 %trunc_ln823_7"   --->   Operation 78 'zext' 'zext_ln823_7' <Predicate = (!overflow_255 & icmp_ln1649_255)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read717, i32 4"   --->   Operation 79 'bitselect' 'tmp_763' <Predicate = (!overflow_255 & icmp_ln1649_255)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln377_255 = zext i1 %tmp_763"   --->   Operation 80 'zext' 'zext_ln377_255' <Predicate = (!overflow_255 & icmp_ln1649_255)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.70ns)   --->   "%p_Val2_506 = add i8 %zext_ln823_7, i8 %zext_ln377_255"   --->   Operation 81 'add' 'p_Val2_506' <Predicate = (!overflow_255 & icmp_ln1649_255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_255)   --->   "%overflow_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read717, i32 12"   --->   Operation 82 'bitselect' 'overflow_255' <Predicate = (icmp_ln1649_255)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_255)   --->   "%select_ln346_255 = select i1 %overflow_255, i8 255, i8 %p_Val2_506"   --->   Operation 83 'select' 'select_ln346_255' <Predicate = (icmp_ln1649_255)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_255 = select i1 %icmp_ln1649_255, i8 %select_ln346_255, i8 0"   --->   Operation 84 'select' 'select_ln1649_255' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.64ns)   --->   "%icmp_ln1649_256 = icmp_sgt  i13 %p_read818, i13 0"   --->   Operation 85 'icmp' 'icmp_ln1649_256' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln823_8 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read818, i32 5, i32 11"   --->   Operation 86 'partselect' 'trunc_ln823_8' <Predicate = (!overflow_256 & icmp_ln1649_256)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln823_8 = zext i7 %trunc_ln823_8"   --->   Operation 87 'zext' 'zext_ln823_8' <Predicate = (!overflow_256 & icmp_ln1649_256)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read818, i32 4"   --->   Operation 88 'bitselect' 'tmp_765' <Predicate = (!overflow_256 & icmp_ln1649_256)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln377_256 = zext i1 %tmp_765"   --->   Operation 89 'zext' 'zext_ln377_256' <Predicate = (!overflow_256 & icmp_ln1649_256)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.70ns)   --->   "%p_Val2_507 = add i8 %zext_ln823_8, i8 %zext_ln377_256"   --->   Operation 90 'add' 'p_Val2_507' <Predicate = (!overflow_256 & icmp_ln1649_256)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_256)   --->   "%overflow_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read818, i32 12"   --->   Operation 91 'bitselect' 'overflow_256' <Predicate = (icmp_ln1649_256)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_256)   --->   "%select_ln346_256 = select i1 %overflow_256, i8 255, i8 %p_Val2_507"   --->   Operation 92 'select' 'select_ln346_256' <Predicate = (icmp_ln1649_256)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_256 = select i1 %icmp_ln1649_256, i8 %select_ln346_256, i8 0"   --->   Operation 93 'select' 'select_ln1649_256' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.64ns)   --->   "%icmp_ln1649_257 = icmp_sgt  i13 %p_read919, i13 0"   --->   Operation 94 'icmp' 'icmp_ln1649_257' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln823_9 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %p_read919, i32 5, i32 11"   --->   Operation 95 'partselect' 'trunc_ln823_9' <Predicate = (!overflow_257 & icmp_ln1649_257)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln823_9 = zext i7 %trunc_ln823_9"   --->   Operation 96 'zext' 'zext_ln823_9' <Predicate = (!overflow_257 & icmp_ln1649_257)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read919, i32 4"   --->   Operation 97 'bitselect' 'tmp_767' <Predicate = (!overflow_257 & icmp_ln1649_257)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln377_257 = zext i1 %tmp_767"   --->   Operation 98 'zext' 'zext_ln377_257' <Predicate = (!overflow_257 & icmp_ln1649_257)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%p_Val2_508 = add i8 %zext_ln823_9, i8 %zext_ln377_257"   --->   Operation 99 'add' 'p_Val2_508' <Predicate = (!overflow_257 & icmp_ln1649_257)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_257)   --->   "%overflow_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %p_read919, i32 12"   --->   Operation 100 'bitselect' 'overflow_257' <Predicate = (icmp_ln1649_257)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln1649_257)   --->   "%select_ln346_257 = select i1 %overflow_257, i8 255, i8 %p_Val2_508"   --->   Operation 101 'select' 'select_ln346_257' <Predicate = (icmp_ln1649_257)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1649_257 = select i1 %icmp_ln1649_257, i8 %select_ln346_257, i8 0"   --->   Operation 102 'select' 'select_ln1649_257' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i8 %select_ln1649" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 103 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i8 %select_ln1649_249" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 104 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i8 %select_ln1649_250" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 105 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i8 %select_ln1649_251" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 106 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i8 %select_ln1649_252" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 107 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i80 %mrv_4, i8 %select_ln1649_253" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 108 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i80 %mrv_5, i8 %select_ln1649_254" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 109 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i80 %mrv_6, i8 %select_ln1649_255" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 110 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i80 %mrv_7, i8 %select_ln1649_256" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 111 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i80 %mrv_8, i8 %select_ln1649_257" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 112 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i80 %mrv_9" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 113 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	wire read operation ('p_read_241', firmware/nnet_utils/nnet_activation.h:42) on port 'p_read' (firmware/nnet_utils/nnet_activation.h:42) [21]  (1.43 ns)
	'add' operation ('__Val2__') [27]  (0.706 ns)
	'select' operation ('select_ln346') [29]  (0 ns)
	'select' operation ('select_ln1649') [30]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
