
Demo13_2_SD_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f10  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  080060a0  080060a0  000070a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006528  08006528  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006528  08006528  00007528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006530  08006530  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006530  08006530  00007530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006534  08006534  00007534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006538  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008068  2**0
                  CONTENTS
 10 .bss          00000744  20000068  20000068  00008068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200007ac  200007ac  00008068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d4f3  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024c4  00000000  00000000  0001558b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b68  00000000  00000000  00017a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000089c  00000000  00000000  000185b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000227c3  00000000  00000000  00018e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ec2d  00000000  00000000  0003b617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca121  00000000  00000000  0004a244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00114365  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000034c4  00000000  00000000  001143a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0011786c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006088 	.word	0x08006088

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006088 	.word	0x08006088

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	4b10      	ldr	r3, [pc, #64]	@ (80005e8 <MX_DMA_Init+0x4c>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a0f      	ldr	r2, [pc, #60]	@ (80005e8 <MX_DMA_Init+0x4c>)
 80005ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b0d      	ldr	r3, [pc, #52]	@ (80005e8 <MX_DMA_Init+0x4c>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 2, 0);
 80005be:	2200      	movs	r2, #0
 80005c0:	2102      	movs	r1, #2
 80005c2:	203b      	movs	r0, #59	@ 0x3b
 80005c4:	f000 ffd1 	bl	800156a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80005c8:	203b      	movs	r0, #59	@ 0x3b
 80005ca:	f000 ffea 	bl	80015a2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 2, 0);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2102      	movs	r1, #2
 80005d2:	2045      	movs	r0, #69	@ 0x45
 80005d4:	f000 ffc9 	bl	800156a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80005d8:	2045      	movs	r0, #69	@ 0x45
 80005da:	f000 ffe2 	bl	80015a2 <HAL_NVIC_EnableIRQ>

}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40023800 	.word	0x40023800

080005ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 031c 	add.w	r3, r7, #28
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000602:	2300      	movs	r3, #0
 8000604:	61bb      	str	r3, [r7, #24]
 8000606:	4b4a      	ldr	r3, [pc, #296]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	4a49      	ldr	r2, [pc, #292]	@ (8000730 <MX_GPIO_Init+0x144>)
 800060c:	f043 0320 	orr.w	r3, r3, #32
 8000610:	6313      	str	r3, [r2, #48]	@ 0x30
 8000612:	4b47      	ldr	r3, [pc, #284]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	f003 0320 	and.w	r3, r3, #32
 800061a:	61bb      	str	r3, [r7, #24]
 800061c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	4b43      	ldr	r3, [pc, #268]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	4a42      	ldr	r2, [pc, #264]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800062c:	6313      	str	r3, [r2, #48]	@ 0x30
 800062e:	4b40      	ldr	r3, [pc, #256]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	2300      	movs	r3, #0
 800063c:	613b      	str	r3, [r7, #16]
 800063e:	4b3c      	ldr	r3, [pc, #240]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	4a3b      	ldr	r2, [pc, #236]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	6313      	str	r3, [r2, #48]	@ 0x30
 800064a:	4b39      	ldr	r3, [pc, #228]	@ (8000730 <MX_GPIO_Init+0x144>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	613b      	str	r3, [r7, #16]
 8000654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	4b35      	ldr	r3, [pc, #212]	@ (8000730 <MX_GPIO_Init+0x144>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	4a34      	ldr	r2, [pc, #208]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	6313      	str	r3, [r2, #48]	@ 0x30
 8000666:	4b32      	ldr	r3, [pc, #200]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	f003 0302 	and.w	r3, r3, #2
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	4b2e      	ldr	r3, [pc, #184]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	4a2d      	ldr	r2, [pc, #180]	@ (8000730 <MX_GPIO_Init+0x144>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	6313      	str	r3, [r2, #48]	@ 0x30
 8000682:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	f003 0304 	and.w	r3, r3, #4
 800068a:	60bb      	str	r3, [r7, #8]
 800068c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	4b27      	ldr	r3, [pc, #156]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a26      	ldr	r2, [pc, #152]	@ (8000730 <MX_GPIO_Init+0x144>)
 8000698:	f043 0308 	orr.w	r3, r3, #8
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <MX_GPIO_Init+0x144>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0308 	and.w	r3, r3, #8
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	4b20      	ldr	r3, [pc, #128]	@ (8000730 <MX_GPIO_Init+0x144>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	4a1f      	ldr	r2, [pc, #124]	@ (8000730 <MX_GPIO_Init+0x144>)
 80006b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <MX_GPIO_Init+0x144>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006c2:	603b      	str	r3, [r7, #0]
 80006c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : KeyLeft_Pin */
  GPIO_InitStruct.Pin = KeyLeft_Pin;
 80006c6:	2380      	movs	r3, #128	@ 0x80
 80006c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ca:	2300      	movs	r3, #0
 80006cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ce:	2301      	movs	r3, #1
 80006d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyLeft_GPIO_Port, &GPIO_InitStruct);
 80006d2:	f107 031c 	add.w	r3, r7, #28
 80006d6:	4619      	mov	r1, r3
 80006d8:	4816      	ldr	r0, [pc, #88]	@ (8000734 <MX_GPIO_Init+0x148>)
 80006da:	f001 fb1b 	bl	8001d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyUp_Pin */
  GPIO_InitStruct.Pin = KeyUp_Pin;
 80006de:	2301      	movs	r3, #1
 80006e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e2:	2300      	movs	r3, #0
 80006e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e6:	2301      	movs	r3, #1
 80006e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyUp_GPIO_Port, &GPIO_InitStruct);
 80006ea:	f107 031c 	add.w	r3, r7, #28
 80006ee:	4619      	mov	r1, r3
 80006f0:	4811      	ldr	r0, [pc, #68]	@ (8000738 <MX_GPIO_Init+0x14c>)
 80006f2:	f001 fb0f 	bl	8001d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyRight_Pin */
  GPIO_InitStruct.Pin = KeyRight_Pin;
 80006f6:	2304      	movs	r3, #4
 80006f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006fa:	2300      	movs	r3, #0
 80006fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006fe:	2301      	movs	r3, #1
 8000700:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyRight_GPIO_Port, &GPIO_InitStruct);
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	4619      	mov	r1, r3
 8000708:	480c      	ldr	r0, [pc, #48]	@ (800073c <MX_GPIO_Init+0x150>)
 800070a:	f001 fb03 	bl	8001d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyDown_Pin */
  GPIO_InitStruct.Pin = KeyDown_Pin;
 800070e:	2308      	movs	r3, #8
 8000710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000712:	2300      	movs	r3, #0
 8000714:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000716:	2301      	movs	r3, #1
 8000718:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KeyDown_GPIO_Port, &GPIO_InitStruct);
 800071a:	f107 031c 	add.w	r3, r7, #28
 800071e:	4619      	mov	r1, r3
 8000720:	4807      	ldr	r0, [pc, #28]	@ (8000740 <MX_GPIO_Init+0x154>)
 8000722:	f001 faf7 	bl	8001d14 <HAL_GPIO_Init>

}
 8000726:	bf00      	nop
 8000728:	3730      	adds	r7, #48	@ 0x30
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800
 8000734:	40021400 	.word	0x40021400
 8000738:	40020000 	.word	0x40020000
 800073c:	40020400 	.word	0x40020400
 8000740:	40020c00 	.word	0x40020c00

08000744 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000744:	b5b0      	push	{r4, r5, r7, lr}
 8000746:	b092      	sub	sp, #72	@ 0x48
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074a:	f000 fd9d 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800074e:	f000 f875 	bl	800083c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000752:	f7ff ff4b 	bl	80005ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000756:	f7ff ff21 	bl	800059c <MX_DMA_Init>
  MX_USART6_UART_Init();
 800075a:	f000 fcc1 	bl	80010e0 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 800075e:	f000 fc95 	bl	800108c <MX_USART3_UART_Init>
  MX_SDIO_SD_Init();
 8000762:	f000 fa4f 	bl	8000c04 <MX_SDIO_SD_Init>
  /* USER CODE BEGIN 2 */
  uint8_t startstr[] = "Demo13_2: SD card R/W-DMA. \r\n";
 8000766:	4b2d      	ldr	r3, [pc, #180]	@ (800081c <main+0xd8>)
 8000768:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800076c:	461d      	mov	r5, r3
 800076e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000770:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000772:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000776:	c407      	stmia	r4!, {r0, r1, r2}
 8000778:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 800077a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800077e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000782:	221e      	movs	r2, #30
 8000784:	4826      	ldr	r0, [pc, #152]	@ (8000820 <main+0xdc>)
 8000786:	f003 fb1f 	bl	8003dc8 <HAL_UART_Transmit>

  uint8_t startstr1[] = "Read/write SD card via DMA. \r\n\r\n";
 800078a:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <main+0xe0>)
 800078c:	1d3c      	adds	r4, r7, #4
 800078e:	461d      	mov	r5, r3
 8000790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000798:	682b      	ldr	r3, [r5, #0]
 800079a:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr1,sizeof(startstr1),0xFFFF);
 800079c:	1d39      	adds	r1, r7, #4
 800079e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007a2:	2221      	movs	r2, #33	@ 0x21
 80007a4:	481e      	ldr	r0, [pc, #120]	@ (8000820 <main+0xdc>)
 80007a6:	f003 fb0f 	bl	8003dc8 <HAL_UART_Transmit>

  //show menu
  printf("[S2]KeyUp   =SD card info. \r\n");
 80007aa:	481f      	ldr	r0, [pc, #124]	@ (8000828 <main+0xe4>)
 80007ac:	f004 fe0a 	bl	80053c4 <puts>
  printf("[S3]KeyDown =Erase 0-10 blocks. \r\n");
 80007b0:	481e      	ldr	r0, [pc, #120]	@ (800082c <main+0xe8>)
 80007b2:	f004 fe07 	bl	80053c4 <puts>
  printf("[S4]KeyLeft =Write block. \r\n");
 80007b6:	481e      	ldr	r0, [pc, #120]	@ (8000830 <main+0xec>)
 80007b8:	f004 fe04 	bl	80053c4 <puts>
  printf("[S1]KeyRight=Read block. \r\n\r\n");
 80007bc:	481d      	ldr	r0, [pc, #116]	@ (8000834 <main+0xf0>)
 80007be:	f004 fe01 	bl	80053c4 <puts>

  while(1)
  {
	  KEYS waitKey=ScanPressedKey(KEY_WAIT_ALWAYS);	//Waiting for the key
 80007c2:	2000      	movs	r0, #0
 80007c4:	f004 fc52 	bl	800506c <ScanPressedKey>
 80007c8:	4603      	mov	r3, r0
 80007ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	  if (waitKey==KEY_UP)
 80007ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007d2:	2b03      	cmp	r3, #3
 80007d4:	d105      	bne.n	80007e2 <main+0x9e>
		{
			SDCard_ShowInfo();
 80007d6:	f000 f89b 	bl	8000910 <SDCard_ShowInfo>
			printf("Reselect menu item or reset. \r\n");
 80007da:	4817      	ldr	r0, [pc, #92]	@ (8000838 <main+0xf4>)
 80007dc:	f004 fdf2 	bl	80053c4 <puts>
 80007e0:	e016      	b.n	8000810 <main+0xcc>
		}
		else if (waitKey== KEY_DOWN)
 80007e2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007e6:	2b04      	cmp	r3, #4
 80007e8:	d105      	bne.n	80007f6 <main+0xb2>
		{
			SDCard_EraseBlocks();			//EraseBlocks 0-10
 80007ea:	f000 f8f9 	bl	80009e0 <SDCard_EraseBlocks>
			printf("Reselect menu item or reset. \r\n");
 80007ee:	4812      	ldr	r0, [pc, #72]	@ (8000838 <main+0xf4>)
 80007f0:	f004 fde8 	bl	80053c4 <puts>
 80007f4:	e00c      	b.n	8000810 <main+0xcc>
		}
		else if (waitKey== KEY_LEFT)
 80007f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d102      	bne.n	8000804 <main+0xc0>
			SDCard_TestWrite_DMA();
 80007fe:	f000 f92f 	bl	8000a60 <SDCard_TestWrite_DMA>
 8000802:	e005      	b.n	8000810 <main+0xcc>
		else if (waitKey== KEY_RIGHT)
 8000804:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000808:	2b02      	cmp	r3, #2
 800080a:	d101      	bne.n	8000810 <main+0xcc>
			SDCard_TestRead_DMA();
 800080c:	f000 f976 	bl	8000afc <SDCard_TestRead_DMA>

		HAL_Delay(500);
 8000810:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000814:	f000 fdaa 	bl	800136c <HAL_Delay>
  {
 8000818:	e7d3      	b.n	80007c2 <main+0x7e>
 800081a:	bf00      	nop
 800081c:	08006140 	.word	0x08006140
 8000820:	200005cc 	.word	0x200005cc
 8000824:	08006160 	.word	0x08006160
 8000828:	080060a0 	.word	0x080060a0
 800082c:	080060c0 	.word	0x080060c0
 8000830:	080060e4 	.word	0x080060e4
 8000834:	08006100 	.word	0x08006100
 8000838:	08006120 	.word	0x08006120

0800083c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b094      	sub	sp, #80	@ 0x50
 8000840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000842:	f107 0320 	add.w	r3, r7, #32
 8000846:	2230      	movs	r2, #48	@ 0x30
 8000848:	2100      	movs	r1, #0
 800084a:	4618      	mov	r0, r3
 800084c:	f004 fe9a 	bl	8005584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	4b28      	ldr	r3, [pc, #160]	@ (8000908 <SystemClock_Config+0xcc>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000868:	4a27      	ldr	r2, [pc, #156]	@ (8000908 <SystemClock_Config+0xcc>)
 800086a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800086e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000870:	4b25      	ldr	r3, [pc, #148]	@ (8000908 <SystemClock_Config+0xcc>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800087c:	2300      	movs	r3, #0
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	4b22      	ldr	r3, [pc, #136]	@ (800090c <SystemClock_Config+0xd0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a21      	ldr	r2, [pc, #132]	@ (800090c <SystemClock_Config+0xd0>)
 8000886:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800088a:	6013      	str	r3, [r2, #0]
 800088c:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <SystemClock_Config+0xd0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000898:	2301      	movs	r3, #1
 800089a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800089c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a2:	2302      	movs	r3, #2
 80008a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80008ac:	2319      	movs	r3, #25
 80008ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008b0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008ba:	2307      	movs	r3, #7
 80008bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008be:	f107 0320 	add.w	r3, r7, #32
 80008c2:	4618      	mov	r0, r3
 80008c4:	f001 fbda 	bl	800207c <HAL_RCC_OscConfig>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008ce:	f000 f993 	bl	8000bf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d2:	230f      	movs	r3, #15
 80008d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d6:	2302      	movs	r3, #2
 80008d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008ea:	f107 030c 	add.w	r3, r7, #12
 80008ee:	2105      	movs	r1, #5
 80008f0:	4618      	mov	r0, r3
 80008f2:	f001 fe3b 	bl	800256c <HAL_RCC_ClockConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008fc:	f000 f97c 	bl	8000bf8 <Error_Handler>
  }
}
 8000900:	bf00      	nop
 8000902:	3750      	adds	r7, #80	@ 0x50
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40007000 	.word	0x40007000

08000910 <SDCard_ShowInfo>:

/* USER CODE BEGIN 4 */
/* HAL_SD_GetCardInfo(), Display SD card information */
void SDCard_ShowInfo()
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	@ 0x28
 8000914:	af00      	add	r7, sp, #0
	HAL_SD_CardInfoTypeDef cardInfo;  //SD card information structure
	HAL_StatusTypeDef res=HAL_SD_GetCardInfo(&hsd, &cardInfo);
 8000916:	463b      	mov	r3, r7
 8000918:	4619      	mov	r1, r3
 800091a:	4825      	ldr	r0, [pc, #148]	@ (80009b0 <SDCard_ShowInfo+0xa0>)
 800091c:	f002 fe80 	bl	8003620 <HAL_SD_GetCardInfo>
 8000920:	4603      	mov	r3, r0
 8000922:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (res!=HAL_OK)
 8000926:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800092a:	2b00      	cmp	r3, #0
 800092c:	d003      	beq.n	8000936 <SDCard_ShowInfo+0x26>
	{
		printf("HAL_SD_GetCardInfo() error. \r\n");
 800092e:	4821      	ldr	r0, [pc, #132]	@ (80009b4 <SDCard_ShowInfo+0xa4>)
 8000930:	f004 fd48 	bl	80053c4 <puts>
 8000934:	e039      	b.n	80009aa <SDCard_ShowInfo+0x9a>
		return;
	}

	printf("*** HAL_SD_GetCardInfo() info *** \r\n\r\n");
 8000936:	4820      	ldr	r0, [pc, #128]	@ (80009b8 <SDCard_ShowInfo+0xa8>)
 8000938:	f004 fd44 	bl	80053c4 <puts>

	printf("Card Type= %ld \r\n", cardInfo.CardType);
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	4619      	mov	r1, r3
 8000940:	481e      	ldr	r0, [pc, #120]	@ (80009bc <SDCard_ShowInfo+0xac>)
 8000942:	f004 fcd7 	bl	80052f4 <iprintf>
	printf("Card Version= %ld \r\n", cardInfo.CardVersion);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4619      	mov	r1, r3
 800094a:	481d      	ldr	r0, [pc, #116]	@ (80009c0 <SDCard_ShowInfo+0xb0>)
 800094c:	f004 fcd2 	bl	80052f4 <iprintf>
	printf("Card Class= %ld \r\n", cardInfo.Class);
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	4619      	mov	r1, r3
 8000954:	481b      	ldr	r0, [pc, #108]	@ (80009c4 <SDCard_ShowInfo+0xb4>)
 8000956:	f004 fccd 	bl	80052f4 <iprintf>
	printf("Relative Card Address= %ld \r\n", cardInfo.RelCardAdd);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	4619      	mov	r1, r3
 800095e:	481a      	ldr	r0, [pc, #104]	@ (80009c8 <SDCard_ShowInfo+0xb8>)
 8000960:	f004 fcc8 	bl	80052f4 <iprintf>
	printf("Block Count= %ld \r\n", cardInfo.BlockNbr);
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	4619      	mov	r1, r3
 8000968:	4818      	ldr	r0, [pc, #96]	@ (80009cc <SDCard_ShowInfo+0xbc>)
 800096a:	f004 fcc3 	bl	80052f4 <iprintf>
	printf("Block Size(Bytes)= %ld \r\n", cardInfo.BlockSize);
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	4619      	mov	r1, r3
 8000972:	4817      	ldr	r0, [pc, #92]	@ (80009d0 <SDCard_ShowInfo+0xc0>)
 8000974:	f004 fcbe 	bl	80052f4 <iprintf>
	printf("LogiBlockCount= %ld \r\n", cardInfo.LogBlockNbr);
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	4619      	mov	r1, r3
 800097c:	4815      	ldr	r0, [pc, #84]	@ (80009d4 <SDCard_ShowInfo+0xc4>)
 800097e:	f004 fcb9 	bl	80052f4 <iprintf>
	printf("LogiBlockSize(Bytes)= %ld \r\n", cardInfo.LogBlockSize);
 8000982:	69fb      	ldr	r3, [r7, #28]
 8000984:	4619      	mov	r1, r3
 8000986:	4814      	ldr	r0, [pc, #80]	@ (80009d8 <SDCard_ShowInfo+0xc8>)
 8000988:	f004 fcb4 	bl	80052f4 <iprintf>

	uint32_t cap = cardInfo.BlockNbr/1024;	//KB
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	0a9b      	lsrs	r3, r3, #10
 8000990:	623b      	str	r3, [r7, #32]
	cap	= cap*cardInfo.BlockSize;			//KB
 8000992:	697a      	ldr	r2, [r7, #20]
 8000994:	6a3b      	ldr	r3, [r7, #32]
 8000996:	fb02 f303 	mul.w	r3, r2, r3
 800099a:	623b      	str	r3, [r7, #32]
	cap = cap/1024;							//MB
 800099c:	6a3b      	ldr	r3, [r7, #32]
 800099e:	0a9b      	lsrs	r3, r3, #10
 80009a0:	623b      	str	r3, [r7, #32]

	printf("SD Card Capacity(MB)= %ld \r\n\r\n", cap);
 80009a2:	6a39      	ldr	r1, [r7, #32]
 80009a4:	480d      	ldr	r0, [pc, #52]	@ (80009dc <SDCard_ShowInfo+0xcc>)
 80009a6:	f004 fca5 	bl	80052f4 <iprintf>
}
 80009aa:	3728      	adds	r7, #40	@ 0x28
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000484 	.word	0x20000484
 80009b4:	08006184 	.word	0x08006184
 80009b8:	080061a4 	.word	0x080061a4
 80009bc:	080061cc 	.word	0x080061cc
 80009c0:	080061e0 	.word	0x080061e0
 80009c4:	080061f8 	.word	0x080061f8
 80009c8:	0800620c 	.word	0x0800620c
 80009cc:	0800622c 	.word	0x0800622c
 80009d0:	08006240 	.word	0x08006240
 80009d4:	0800625c 	.word	0x0800625c
 80009d8:	08006274 	.word	0x08006274
 80009dc:	08006294 	.word	0x08006294

080009e0 <SDCard_EraseBlocks>:

/* HAL_SD_Erase(), Erase SD card Blocks*/
void SDCard_EraseBlocks()
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
	uint32_t BlockAddrStart=0; 	// Block 0��Addresses using block number
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
	uint32_t BlockAddrEnd=10; 	// Block 10
 80009ea:	230a      	movs	r3, #10
 80009ec:	60bb      	str	r3, [r7, #8]

	printf("\r\n*** Erasing blocks *** \r\n\r\n");
 80009ee:	4816      	ldr	r0, [pc, #88]	@ (8000a48 <SDCard_EraseBlocks+0x68>)
 80009f0:	f004 fce8 	bl	80053c4 <puts>

	if (HAL_SD_Erase(&hsd,BlockAddrStart, BlockAddrEnd)==HAL_OK)
 80009f4:	68ba      	ldr	r2, [r7, #8]
 80009f6:	68f9      	ldr	r1, [r7, #12]
 80009f8:	4814      	ldr	r0, [pc, #80]	@ (8000a4c <SDCard_EraseBlocks+0x6c>)
 80009fa:	f002 fa07 	bl	8002e0c <HAL_SD_Erase>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d106      	bne.n	8000a12 <SDCard_EraseBlocks+0x32>
	{
		printf("Erasing blocks,OK. \r\n");
 8000a04:	4812      	ldr	r0, [pc, #72]	@ (8000a50 <SDCard_EraseBlocks+0x70>)
 8000a06:	f004 fcdd 	bl	80053c4 <puts>
		printf("Blocks 0-10 is erased. \r\n");
 8000a0a:	4812      	ldr	r0, [pc, #72]	@ (8000a54 <SDCard_EraseBlocks+0x74>)
 8000a0c:	f004 fcda 	bl	80053c4 <puts>
 8000a10:	e002      	b.n	8000a18 <SDCard_EraseBlocks+0x38>
	}
	else
		printf("Erasing blocks,fail. \r\n");
 8000a12:	4811      	ldr	r0, [pc, #68]	@ (8000a58 <SDCard_EraseBlocks+0x78>)
 8000a14:	f004 fcd6 	bl	80053c4 <puts>

	HAL_SD_CardStateTypeDef cardState=HAL_SD_GetCardState(&hsd);
 8000a18:	480c      	ldr	r0, [pc, #48]	@ (8000a4c <SDCard_EraseBlocks+0x6c>)
 8000a1a:	f002 fe2d 	bl	8003678 <HAL_SD_GetCardState>
 8000a1e:	6078      	str	r0, [r7, #4]
	printf("GetCardState()= %ld \r\n", cardState);
 8000a20:	6879      	ldr	r1, [r7, #4]
 8000a22:	480e      	ldr	r0, [pc, #56]	@ (8000a5c <SDCard_EraseBlocks+0x7c>)
 8000a24:	f004 fc66 	bl	80052f4 <iprintf>

	// The following code has nothing to do with erasure and can be deleted.[wen]
	while(cardState != HAL_SD_CARD_TRANSFER)   //Wait for return to transmission status
 8000a28:	bf00      	nop
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2b04      	cmp	r3, #4
 8000a2e:	d007      	beq.n	8000a40 <SDCard_EraseBlocks+0x60>
	{
		HAL_Delay(1);
 8000a30:	2001      	movs	r0, #1
 8000a32:	f000 fc9b 	bl	800136c <HAL_Delay>
		cardState=HAL_SD_GetCardState(&hsd);
 8000a36:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <SDCard_EraseBlocks+0x6c>)
 8000a38:	f002 fe1e 	bl	8003678 <HAL_SD_GetCardState>
 8000a3c:	6078      	str	r0, [r7, #4]
		return;			//Otherwise, it will not come out after entering the loop
 8000a3e:	bf00      	nop
	}
}
 8000a40:	3710      	adds	r7, #16
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	080062b4 	.word	0x080062b4
 8000a4c:	20000484 	.word	0x20000484
 8000a50:	080062d4 	.word	0x080062d4
 8000a54:	080062ec 	.word	0x080062ec
 8000a58:	08006308 	.word	0x08006308
 8000a5c:	08006320 	.word	0x08006320

08000a60 <SDCard_TestWrite_DMA>:

/* HAL_SD_WriteBlocks_DMA(), Write SD card */
void SDCard_TestWrite_DMA()	//DMA mode, test write
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
	printf("\r\n*** DMA Writing blocks *** \r\n\r\n");
 8000a66:	481e      	ldr	r0, [pc, #120]	@ (8000ae0 <SDCard_TestWrite_DMA+0x80>)
 8000a68:	f004 fcac 	bl	80053c4 <puts>

	for(uint16_t i=0;i<BLOCKSIZE; i++)
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	81fb      	strh	r3, [r7, #14]
 8000a70:	e007      	b.n	8000a82 <SDCard_TestWrite_DMA+0x22>
		SDBuf_TX[i]=i; 						//generate data
 8000a72:	89fb      	ldrh	r3, [r7, #14]
 8000a74:	89fa      	ldrh	r2, [r7, #14]
 8000a76:	b2d1      	uxtb	r1, r2
 8000a78:	4a1a      	ldr	r2, [pc, #104]	@ (8000ae4 <SDCard_TestWrite_DMA+0x84>)
 8000a7a:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i=0;i<BLOCKSIZE; i++)
 8000a7c:	89fb      	ldrh	r3, [r7, #14]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	81fb      	strh	r3, [r7, #14]
 8000a82:	89fb      	ldrh	r3, [r7, #14]
 8000a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a88:	d3f3      	bcc.n	8000a72 <SDCard_TestWrite_DMA+0x12>

	printf("Writing block 6. \r\n");
 8000a8a:	4817      	ldr	r0, [pc, #92]	@ (8000ae8 <SDCard_TestWrite_DMA+0x88>)
 8000a8c:	f004 fc9a 	bl	80053c4 <puts>
	printf("Data in [10:15] is: %d ",SDBuf_TX[10]);
 8000a90:	4b14      	ldr	r3, [pc, #80]	@ (8000ae4 <SDCard_TestWrite_DMA+0x84>)
 8000a92:	7a9b      	ldrb	r3, [r3, #10]
 8000a94:	4619      	mov	r1, r3
 8000a96:	4815      	ldr	r0, [pc, #84]	@ (8000aec <SDCard_TestWrite_DMA+0x8c>)
 8000a98:	f004 fc2c 	bl	80052f4 <iprintf>

	for (uint16_t j=11; j<=15;j++)
 8000a9c:	230b      	movs	r3, #11
 8000a9e:	81bb      	strh	r3, [r7, #12]
 8000aa0:	e009      	b.n	8000ab6 <SDCard_TestWrite_DMA+0x56>
	{
		printf(", %d", SDBuf_TX[j]);
 8000aa2:	89bb      	ldrh	r3, [r7, #12]
 8000aa4:	4a0f      	ldr	r2, [pc, #60]	@ (8000ae4 <SDCard_TestWrite_DMA+0x84>)
 8000aa6:	5cd3      	ldrb	r3, [r2, r3]
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4811      	ldr	r0, [pc, #68]	@ (8000af0 <SDCard_TestWrite_DMA+0x90>)
 8000aac:	f004 fc22 	bl	80052f4 <iprintf>
	for (uint16_t j=11; j<=15;j++)
 8000ab0:	89bb      	ldrh	r3, [r7, #12]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	81bb      	strh	r3, [r7, #12]
 8000ab6:	89bb      	ldrh	r3, [r7, #12]
 8000ab8:	2b0f      	cmp	r3, #15
 8000aba:	d9f2      	bls.n	8000aa2 <SDCard_TestWrite_DMA+0x42>
	}
	printf("\r\nHAL_SD_WriteBlocks_DMA() is to be called. \r\n");
 8000abc:	480d      	ldr	r0, [pc, #52]	@ (8000af4 <SDCard_TestWrite_DMA+0x94>)
 8000abe:	f004 fc81 	bl	80053c4 <puts>

	uint32_t BlockAddr=6;		//Block Address
 8000ac2:	2306      	movs	r3, #6
 8000ac4:	60bb      	str	r3, [r7, #8]
	uint32_t BlockCount=1;		//Block Count
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	607b      	str	r3, [r7, #4]
	HAL_SD_WriteBlocks_DMA(&hsd,SDBuf_TX,BlockAddr,BlockCount);  //can erase block automatically
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	68ba      	ldr	r2, [r7, #8]
 8000ace:	4905      	ldr	r1, [pc, #20]	@ (8000ae4 <SDCard_TestWrite_DMA+0x84>)
 8000ad0:	4809      	ldr	r0, [pc, #36]	@ (8000af8 <SDCard_TestWrite_DMA+0x98>)
 8000ad2:	f002 f8b5 	bl	8002c40 <HAL_SD_WriteBlocks_DMA>
}
 8000ad6:	bf00      	nop
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	08006338 	.word	0x08006338
 8000ae4:	20000084 	.word	0x20000084
 8000ae8:	0800635c 	.word	0x0800635c
 8000aec:	08006370 	.word	0x08006370
 8000af0:	08006388 	.word	0x08006388
 8000af4:	08006390 	.word	0x08006390
 8000af8:	20000484 	.word	0x20000484

08000afc <SDCard_TestRead_DMA>:

/* HAL_SD_ReadBlocks_DMA(), Read SD card */
void SDCard_TestRead_DMA()  //test read
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
	printf("\r\n*** DMA Reading blocks *** \r\n\r\n");
 8000b02:	480a      	ldr	r0, [pc, #40]	@ (8000b2c <SDCard_TestRead_DMA+0x30>)
 8000b04:	f004 fc5e 	bl	80053c4 <puts>
	printf("\r\nHAL_SD_ReadBlocks_DMA() is to be called. \r\n");
 8000b08:	4809      	ldr	r0, [pc, #36]	@ (8000b30 <SDCard_TestRead_DMA+0x34>)
 8000b0a:	f004 fc5b 	bl	80053c4 <puts>

	uint32_t BlockAddr=6;		//Block Address
 8000b0e:	2306      	movs	r3, #6
 8000b10:	607b      	str	r3, [r7, #4]
	uint32_t BlockCount=1;		//Block Count
 8000b12:	2301      	movs	r3, #1
 8000b14:	603b      	str	r3, [r7, #0]
	HAL_SD_ReadBlocks_DMA(&hsd,SDBuf_RX,BlockAddr,BlockCount);
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	4906      	ldr	r1, [pc, #24]	@ (8000b34 <SDCard_TestRead_DMA+0x38>)
 8000b1c:	4806      	ldr	r0, [pc, #24]	@ (8000b38 <SDCard_TestRead_DMA+0x3c>)
 8000b1e:	f001 ffad 	bl	8002a7c <HAL_SD_ReadBlocks_DMA>
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	080063c0 	.word	0x080063c0
 8000b30:	080063e4 	.word	0x080063e4
 8000b34:	20000284 	.word	0x20000284
 8000b38:	20000484 	.word	0x20000484

08000b3c <HAL_SD_TxCpltCallback>:

/* SD write callback func */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	printf("DMA write complete. \r\n");
 8000b44:	4806      	ldr	r0, [pc, #24]	@ (8000b60 <HAL_SD_TxCpltCallback+0x24>)
 8000b46:	f004 fc3d 	bl	80053c4 <puts>
	printf("HAL_SD_TxCpltCallback() is called. \r\n");
 8000b4a:	4806      	ldr	r0, [pc, #24]	@ (8000b64 <HAL_SD_TxCpltCallback+0x28>)
 8000b4c:	f004 fc3a 	bl	80053c4 <puts>
	printf("Reselect menu item or reset. \r\n");
 8000b50:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <HAL_SD_TxCpltCallback+0x2c>)
 8000b52:	f004 fc37 	bl	80053c4 <puts>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	08006414 	.word	0x08006414
 8000b64:	0800642c 	.word	0x0800642c
 8000b68:	08006120 	.word	0x08006120

08000b6c <HAL_SD_RxCpltCallback>:

/* SD read callback func */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	printf("DMA read complete. \r\n");
 8000b74:	4811      	ldr	r0, [pc, #68]	@ (8000bbc <HAL_SD_RxCpltCallback+0x50>)
 8000b76:	f004 fc25 	bl	80053c4 <puts>
	printf("HAL_SD_RxCpltCallback() is called. \r\n");
 8000b7a:	4811      	ldr	r0, [pc, #68]	@ (8000bc0 <HAL_SD_RxCpltCallback+0x54>)
 8000b7c:	f004 fc22 	bl	80053c4 <puts>
	printf("Data in [10:15] is: %d\r\n",SDBuf_RX[10]);
 8000b80:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <HAL_SD_RxCpltCallback+0x58>)
 8000b82:	7a9b      	ldrb	r3, [r3, #10]
 8000b84:	4619      	mov	r1, r3
 8000b86:	4810      	ldr	r0, [pc, #64]	@ (8000bc8 <HAL_SD_RxCpltCallback+0x5c>)
 8000b88:	f004 fbb4 	bl	80052f4 <iprintf>

	for (uint16_t j=11; j<=15;j++)
 8000b8c:	230b      	movs	r3, #11
 8000b8e:	81fb      	strh	r3, [r7, #14]
 8000b90:	e009      	b.n	8000ba6 <HAL_SD_RxCpltCallback+0x3a>
	{
		printf(", %d", SDBuf_RX[j]);
 8000b92:	89fb      	ldrh	r3, [r7, #14]
 8000b94:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc4 <HAL_SD_RxCpltCallback+0x58>)
 8000b96:	5cd3      	ldrb	r3, [r2, r3]
 8000b98:	4619      	mov	r1, r3
 8000b9a:	480c      	ldr	r0, [pc, #48]	@ (8000bcc <HAL_SD_RxCpltCallback+0x60>)
 8000b9c:	f004 fbaa 	bl	80052f4 <iprintf>
	for (uint16_t j=11; j<=15;j++)
 8000ba0:	89fb      	ldrh	r3, [r7, #14]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	81fb      	strh	r3, [r7, #14]
 8000ba6:	89fb      	ldrh	r3, [r7, #14]
 8000ba8:	2b0f      	cmp	r3, #15
 8000baa:	d9f2      	bls.n	8000b92 <HAL_SD_RxCpltCallback+0x26>
	}
	printf("\r\nReselect menu item or reset. \r\n");
 8000bac:	4808      	ldr	r0, [pc, #32]	@ (8000bd0 <HAL_SD_RxCpltCallback+0x64>)
 8000bae:	f004 fc09 	bl	80053c4 <puts>
}
 8000bb2:	bf00      	nop
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	08006454 	.word	0x08006454
 8000bc0:	0800646c 	.word	0x0800646c
 8000bc4:	20000284 	.word	0x20000284
 8000bc8:	08006494 	.word	0x08006494
 8000bcc:	08006388 	.word	0x08006388
 8000bd0:	080064b0 	.word	0x080064b0

08000bd4 <__io_putchar>:

int __io_putchar(int ch)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 8000bdc:	1d39      	adds	r1, r7, #4
 8000bde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000be2:	2201      	movs	r2, #1
 8000be4:	4803      	ldr	r0, [pc, #12]	@ (8000bf4 <__io_putchar+0x20>)
 8000be6:	f003 f8ef 	bl	8003dc8 <HAL_UART_Transmit>
	return ch;
 8000bea:	687b      	ldr	r3, [r7, #4]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200005cc 	.word	0x200005cc

08000bf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bfc:	b672      	cpsid	i
}
 8000bfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <Error_Handler+0x8>

08000c04 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c0a:	4a10      	ldr	r2, [pc, #64]	@ (8000c4c <MX_SDIO_SD_Init+0x48>)
 8000c0c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 255;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c2e:	22ff      	movs	r2, #255	@ 0xff
 8000c30:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_SDIO_SD_Init+0x44>)
 8000c34:	f001 fe7a 	bl	800292c <HAL_SD_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8000c3e:	f7ff ffdb 	bl	8000bf8 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000484 	.word	0x20000484
 8000c4c:	40012c00 	.word	0x40012c00

08000c50 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	@ 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a69      	ldr	r2, [pc, #420]	@ (8000e14 <HAL_SD_MspInit+0x1c4>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	f040 80cb 	bne.w	8000e0a <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000c74:	2300      	movs	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	4b67      	ldr	r3, [pc, #412]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c7c:	4a66      	ldr	r2, [pc, #408]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000c7e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c82:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c84:	4b64      	ldr	r3, [pc, #400]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c90:	2300      	movs	r3, #0
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	4b60      	ldr	r3, [pc, #384]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c98:	4a5f      	ldr	r2, [pc, #380]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000c9a:	f043 0304 	orr.w	r3, r3, #4
 8000c9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca0:	4b5d      	ldr	r3, [pc, #372]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cac:	2300      	movs	r3, #0
 8000cae:	60bb      	str	r3, [r7, #8]
 8000cb0:	4b59      	ldr	r3, [pc, #356]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb4:	4a58      	ldr	r2, [pc, #352]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000cb6:	f043 0308 	orr.w	r3, r3, #8
 8000cba:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cbc:	4b56      	ldr	r3, [pc, #344]	@ (8000e18 <HAL_SD_MspInit+0x1c8>)
 8000cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc0:	f003 0308 	and.w	r3, r3, #8
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8000cc8:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000cda:	230c      	movs	r3, #12
 8000cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	484d      	ldr	r0, [pc, #308]	@ (8000e1c <HAL_SD_MspInit+0x1cc>)
 8000ce6:	f001 f815 	bl	8001d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000cea:	2304      	movs	r3, #4
 8000cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000cfa:	230c      	movs	r3, #12
 8000cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	4619      	mov	r1, r3
 8000d04:	4846      	ldr	r0, [pc, #280]	@ (8000e20 <HAL_SD_MspInit+0x1d0>)
 8000d06:	f001 f805 	bl	8001d14 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8000d0a:	4b46      	ldr	r3, [pc, #280]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d0c:	4a46      	ldr	r2, [pc, #280]	@ (8000e28 <HAL_SD_MspInit+0x1d8>)
 8000d0e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8000d10:	4b44      	ldr	r3, [pc, #272]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d12:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000d16:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d18:	4b42      	ldr	r3, [pc, #264]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d1e:	4b41      	ldr	r3, [pc, #260]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d24:	4b3f      	ldr	r3, [pc, #252]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d2a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d2c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d2e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d32:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d34:	4b3b      	ldr	r3, [pc, #236]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d36:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d3a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8000d3c:	4b39      	ldr	r3, [pc, #228]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d3e:	2220      	movs	r2, #32
 8000d40:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000d42:	4b38      	ldr	r3, [pc, #224]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d44:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d48:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d4a:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d4c:	2204      	movs	r2, #4
 8000d4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d50:	4b34      	ldr	r3, [pc, #208]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d52:	2203      	movs	r2, #3
 8000d54:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8000d56:	4b33      	ldr	r3, [pc, #204]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d58:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000d5c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000d5e:	4b31      	ldr	r3, [pc, #196]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d60:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000d64:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8000d66:	482f      	ldr	r0, [pc, #188]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d68:	f000 fc36 	bl	80015d8 <HAL_DMA_Init>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8000d72:	f7ff ff41 	bl	8000bf8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a2a      	ldr	r2, [pc, #168]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d7a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d7c:	4a29      	ldr	r2, [pc, #164]	@ (8000e24 <HAL_SD_MspInit+0x1d4>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8000d82:	4b2a      	ldr	r3, [pc, #168]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000d84:	4a2a      	ldr	r2, [pc, #168]	@ (8000e30 <HAL_SD_MspInit+0x1e0>)
 8000d86:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8000d88:	4b28      	ldr	r3, [pc, #160]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000d8a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000d8e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d90:	4b26      	ldr	r3, [pc, #152]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000d92:	2240      	movs	r2, #64	@ 0x40
 8000d94:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d96:	4b25      	ldr	r3, [pc, #148]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d9c:	4b23      	ldr	r3, [pc, #140]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000d9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000da2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000da4:	4b21      	ldr	r3, [pc, #132]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000da6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000daa:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000dac:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000dae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000db2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8000db4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000db6:	2220      	movs	r2, #32
 8000db8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000dba:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000dbc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000dc0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000dc4:	2204      	movs	r2, #4
 8000dc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000dc8:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000dca:	2203      	movs	r2, #3
 8000dcc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8000dce:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000dd0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000dd6:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000dd8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000ddc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8000dde:	4813      	ldr	r0, [pc, #76]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000de0:	f000 fbfa 	bl	80015d8 <HAL_DMA_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8000dea:	f7ff ff05 	bl	8000bf8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a0e      	ldr	r2, [pc, #56]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000df2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000df4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e2c <HAL_SD_MspInit+0x1dc>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	2031      	movs	r0, #49	@ 0x31
 8000e00:	f000 fbb3 	bl	800156a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8000e04:	2031      	movs	r0, #49	@ 0x31
 8000e06:	f000 fbcc 	bl	80015a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8000e0a:	bf00      	nop
 8000e0c:	3728      	adds	r7, #40	@ 0x28
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40012c00 	.word	0x40012c00
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	40020800 	.word	0x40020800
 8000e20:	40020c00 	.word	0x40020c00
 8000e24:	20000508 	.word	0x20000508
 8000e28:	40026458 	.word	0x40026458
 8000e2c:	20000568 	.word	0x20000568
 8000e30:	400264a0 	.word	0x400264a0

08000e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	4b10      	ldr	r3, [pc, #64]	@ (8000e80 <HAL_MspInit+0x4c>)
 8000e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e42:	4a0f      	ldr	r2, [pc, #60]	@ (8000e80 <HAL_MspInit+0x4c>)
 8000e44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <HAL_MspInit+0x4c>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	603b      	str	r3, [r7, #0]
 8000e5a:	4b09      	ldr	r3, [pc, #36]	@ (8000e80 <HAL_MspInit+0x4c>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5e:	4a08      	ldr	r2, [pc, #32]	@ (8000e80 <HAL_MspInit+0x4c>)
 8000e60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e66:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <HAL_MspInit+0x4c>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e6e:	603b      	str	r3, [r7, #0]
 8000e70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	40023800 	.word	0x40023800

08000e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <NMI_Handler+0x4>

08000e8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <HardFault_Handler+0x4>

08000e94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <MemManage_Handler+0x4>

08000e9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <BusFault_Handler+0x4>

08000ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <UsageFault_Handler+0x4>

08000eac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eda:	f000 fa27 	bl	800132c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8000ee8:	4802      	ldr	r0, [pc, #8]	@ (8000ef4 <SDIO_IRQHandler+0x10>)
 8000eea:	f002 f85b 	bl	8002fa4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000484 	.word	0x20000484

08000ef8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <DMA2_Stream3_IRQHandler+0x10>)
 8000efe:	f000 fc93 	bl	8001828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000508 	.word	0x20000508

08000f0c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8000f10:	4802      	ldr	r0, [pc, #8]	@ (8000f1c <DMA2_Stream6_IRQHandler+0x10>)
 8000f12:	f000 fc89 	bl	8001828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000568 	.word	0x20000568

08000f20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	e00a      	b.n	8000f48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f32:	f3af 8000 	nop.w
 8000f36:	4601      	mov	r1, r0
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	1c5a      	adds	r2, r3, #1
 8000f3c:	60ba      	str	r2, [r7, #8]
 8000f3e:	b2ca      	uxtb	r2, r1
 8000f40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3301      	adds	r3, #1
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	dbf0      	blt.n	8000f32 <_read+0x12>
  }

  return len;
 8000f50:	687b      	ldr	r3, [r7, #4]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3718      	adds	r7, #24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	60f8      	str	r0, [r7, #12]
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	e009      	b.n	8000f80 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	1c5a      	adds	r2, r3, #1
 8000f70:	60ba      	str	r2, [r7, #8]
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fe2d 	bl	8000bd4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	dbf1      	blt.n	8000f6c <_write+0x12>
  }
  return len;
 8000f88:	687b      	ldr	r3, [r7, #4]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <_close>:

int _close(int file)
{
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b083      	sub	sp, #12
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
 8000fb2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fba:	605a      	str	r2, [r3, #4]
  return 0;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <_isatty>:

int _isatty(int file)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b083      	sub	sp, #12
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fd2:	2301      	movs	r3, #1
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3714      	adds	r7, #20
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
	...

08000ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001004:	4a14      	ldr	r2, [pc, #80]	@ (8001058 <_sbrk+0x5c>)
 8001006:	4b15      	ldr	r3, [pc, #84]	@ (800105c <_sbrk+0x60>)
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001010:	4b13      	ldr	r3, [pc, #76]	@ (8001060 <_sbrk+0x64>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d102      	bne.n	800101e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001018:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <_sbrk+0x64>)
 800101a:	4a12      	ldr	r2, [pc, #72]	@ (8001064 <_sbrk+0x68>)
 800101c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800101e:	4b10      	ldr	r3, [pc, #64]	@ (8001060 <_sbrk+0x64>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4413      	add	r3, r2
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	429a      	cmp	r2, r3
 800102a:	d207      	bcs.n	800103c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800102c:	f004 faf8 	bl	8005620 <__errno>
 8001030:	4603      	mov	r3, r0
 8001032:	220c      	movs	r2, #12
 8001034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001036:	f04f 33ff 	mov.w	r3, #4294967295
 800103a:	e009      	b.n	8001050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800103c:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <_sbrk+0x64>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001042:	4b07      	ldr	r3, [pc, #28]	@ (8001060 <_sbrk+0x64>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4413      	add	r3, r2
 800104a:	4a05      	ldr	r2, [pc, #20]	@ (8001060 <_sbrk+0x64>)
 800104c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800104e:	68fb      	ldr	r3, [r7, #12]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3718      	adds	r7, #24
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20020000 	.word	0x20020000
 800105c:	00000400 	.word	0x00000400
 8001060:	200005c8 	.word	0x200005c8
 8001064:	200007b0 	.word	0x200007b0

08001068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <SystemInit+0x20>)
 800106e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001072:	4a05      	ldr	r2, [pc, #20]	@ (8001088 <SystemInit+0x20>)
 8001074:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001078:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001090:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 8001092:	4a12      	ldr	r2, [pc, #72]	@ (80010dc <MX_USART3_UART_Init+0x50>)
 8001094:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001096:	4b10      	ldr	r3, [pc, #64]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 8001098:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800109c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800109e:	4b0e      	ldr	r3, [pc, #56]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010a4:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010aa:	4b0b      	ldr	r3, [pc, #44]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010b0:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 80010b2:	220c      	movs	r2, #12
 80010b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010b6:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 80010be:	2200      	movs	r2, #0
 80010c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010c2:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <MX_USART3_UART_Init+0x4c>)
 80010c4:	f002 fe30 	bl	8003d28 <HAL_UART_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80010ce:	f7ff fd93 	bl	8000bf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200005cc 	.word	0x200005cc
 80010dc:	40004800 	.word	0x40004800

080010e0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 80010e6:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <MX_USART6_UART_Init+0x50>)
 80010e8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80010ea:	4b10      	ldr	r3, [pc, #64]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 80010ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010f0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001104:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 8001106:	220c      	movs	r2, #12
 8001108:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 8001112:	2200      	movs	r2, #0
 8001114:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001116:	4805      	ldr	r0, [pc, #20]	@ (800112c <MX_USART6_UART_Init+0x4c>)
 8001118:	f002 fe06 	bl	8003d28 <HAL_UART_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001122:	f7ff fd69 	bl	8000bf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000614 	.word	0x20000614
 8001130:	40011400 	.word	0x40011400

08001134 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08c      	sub	sp, #48	@ 0x30
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a33      	ldr	r2, [pc, #204]	@ (8001220 <HAL_UART_MspInit+0xec>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d12d      	bne.n	80011b2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
 800115a:	4b32      	ldr	r3, [pc, #200]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 800115c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115e:	4a31      	ldr	r2, [pc, #196]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 8001160:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001164:	6413      	str	r3, [r2, #64]	@ 0x40
 8001166:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800116e:	61bb      	str	r3, [r7, #24]
 8001170:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	4b2b      	ldr	r3, [pc, #172]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a2a      	ldr	r2, [pc, #168]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b28      	ldr	r3, [pc, #160]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800118e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001192:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001194:	2302      	movs	r3, #2
 8001196:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119c:	2303      	movs	r3, #3
 800119e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011a0:	2307      	movs	r3, #7
 80011a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	4619      	mov	r1, r3
 80011aa:	481f      	ldr	r0, [pc, #124]	@ (8001228 <HAL_UART_MspInit+0xf4>)
 80011ac:	f000 fdb2 	bl	8001d14 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80011b0:	e031      	b.n	8001216 <HAL_UART_MspInit+0xe2>
  else if(uartHandle->Instance==USART6)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a1d      	ldr	r2, [pc, #116]	@ (800122c <HAL_UART_MspInit+0xf8>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d12c      	bne.n	8001216 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	4b18      	ldr	r3, [pc, #96]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 80011c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c4:	4a17      	ldr	r2, [pc, #92]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 80011c6:	f043 0320 	orr.w	r3, r3, #32
 80011ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80011cc:	4b15      	ldr	r3, [pc, #84]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 80011ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011d0:	f003 0320 	and.w	r3, r3, #32
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 80011de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e0:	4a10      	ldr	r2, [pc, #64]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 80011e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <HAL_UART_MspInit+0xf0>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 80011f4:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80011f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001206:	2308      	movs	r3, #8
 8001208:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800120a:	f107 031c 	add.w	r3, r7, #28
 800120e:	4619      	mov	r1, r3
 8001210:	4807      	ldr	r0, [pc, #28]	@ (8001230 <HAL_UART_MspInit+0xfc>)
 8001212:	f000 fd7f 	bl	8001d14 <HAL_GPIO_Init>
}
 8001216:	bf00      	nop
 8001218:	3730      	adds	r7, #48	@ 0x30
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40004800 	.word	0x40004800
 8001224:	40023800 	.word	0x40023800
 8001228:	40020400 	.word	0x40020400
 800122c:	40011400 	.word	0x40011400
 8001230:	40021800 	.word	0x40021800

08001234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800126c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001238:	f7ff ff16 	bl	8001068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800123c:	480c      	ldr	r0, [pc, #48]	@ (8001270 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800123e:	490d      	ldr	r1, [pc, #52]	@ (8001274 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001240:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001244:	e002      	b.n	800124c <LoopCopyDataInit>

08001246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124a:	3304      	adds	r3, #4

0800124c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800124c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001250:	d3f9      	bcc.n	8001246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001252:	4a0a      	ldr	r2, [pc, #40]	@ (800127c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001254:	4c0a      	ldr	r4, [pc, #40]	@ (8001280 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001258:	e001      	b.n	800125e <LoopFillZerobss>

0800125a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800125c:	3204      	adds	r2, #4

0800125e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001260:	d3fb      	bcc.n	800125a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001262:	f004 f9e3 	bl	800562c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001266:	f7ff fa6d 	bl	8000744 <main>
  bx  lr    
 800126a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800126c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001278:	08006538 	.word	0x08006538
  ldr r2, =_sbss
 800127c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001280:	200007ac 	.word	0x200007ac

08001284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800128c:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <HAL_Init+0x40>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0d      	ldr	r2, [pc, #52]	@ (80012c8 <HAL_Init+0x40>)
 8001292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001296:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <HAL_Init+0x40>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a0a      	ldr	r2, [pc, #40]	@ (80012c8 <HAL_Init+0x40>)
 800129e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a4:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <HAL_Init+0x40>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a07      	ldr	r2, [pc, #28]	@ (80012c8 <HAL_Init+0x40>)
 80012aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 f94f 	bl	8001554 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b6:	2000      	movs	r0, #0
 80012b8:	f000 f808 	bl	80012cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012bc:	f7ff fdba 	bl	8000e34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40023c00 	.word	0x40023c00

080012cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d4:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <HAL_InitTick+0x54>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <HAL_InitTick+0x58>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f967 	bl	80015be <HAL_SYSTICK_Config>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00e      	b.n	8001318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b0f      	cmp	r3, #15
 80012fe:	d80a      	bhi.n	8001316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001300:	2200      	movs	r2, #0
 8001302:	6879      	ldr	r1, [r7, #4]
 8001304:	f04f 30ff 	mov.w	r0, #4294967295
 8001308:	f000 f92f 	bl	800156a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800130c:	4a06      	ldr	r2, [pc, #24]	@ (8001328 <HAL_InitTick+0x5c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	e000      	b.n	8001318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000000 	.word	0x20000000
 8001324:	20000008 	.word	0x20000008
 8001328:	20000004 	.word	0x20000004

0800132c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <HAL_IncTick+0x20>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <HAL_IncTick+0x24>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4413      	add	r3, r2
 800133c:	4a04      	ldr	r2, [pc, #16]	@ (8001350 <HAL_IncTick+0x24>)
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000008 	.word	0x20000008
 8001350:	2000065c 	.word	0x2000065c

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b03      	ldr	r3, [pc, #12]	@ (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	2000065c 	.word	0x2000065c

0800136c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001374:	f7ff ffee 	bl	8001354 <HAL_GetTick>
 8001378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001384:	d005      	beq.n	8001392 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_Delay+0x44>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	461a      	mov	r2, r3
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001392:	bf00      	nop
 8001394:	f7ff ffde 	bl	8001354 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d8f7      	bhi.n	8001394 <HAL_Delay+0x28>
  {
  }
}
 80013a4:	bf00      	nop
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000008 	.word	0x20000008

080013b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013d0:	4013      	ands	r3, r2
 80013d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013e6:	4a04      	ldr	r2, [pc, #16]	@ (80013f8 <__NVIC_SetPriorityGrouping+0x44>)
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	60d3      	str	r3, [r2, #12]
}
 80013ec:	bf00      	nop
 80013ee:	3714      	adds	r7, #20
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001400:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <__NVIC_GetPriorityGrouping+0x18>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	0a1b      	lsrs	r3, r3, #8
 8001406:	f003 0307 	and.w	r3, r3, #7
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	2b00      	cmp	r3, #0
 8001428:	db0b      	blt.n	8001442 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	f003 021f 	and.w	r2, r3, #31
 8001430:	4907      	ldr	r1, [pc, #28]	@ (8001450 <__NVIC_EnableIRQ+0x38>)
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	095b      	lsrs	r3, r3, #5
 8001438:	2001      	movs	r0, #1
 800143a:	fa00 f202 	lsl.w	r2, r0, r2
 800143e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	e000e100 	.word	0xe000e100

08001454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	6039      	str	r1, [r7, #0]
 800145e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	db0a      	blt.n	800147e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	b2da      	uxtb	r2, r3
 800146c:	490c      	ldr	r1, [pc, #48]	@ (80014a0 <__NVIC_SetPriority+0x4c>)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	0112      	lsls	r2, r2, #4
 8001474:	b2d2      	uxtb	r2, r2
 8001476:	440b      	add	r3, r1
 8001478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800147c:	e00a      	b.n	8001494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4908      	ldr	r1, [pc, #32]	@ (80014a4 <__NVIC_SetPriority+0x50>)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	f003 030f 	and.w	r3, r3, #15
 800148a:	3b04      	subs	r3, #4
 800148c:	0112      	lsls	r2, r2, #4
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	440b      	add	r3, r1
 8001492:	761a      	strb	r2, [r3, #24]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	e000e100 	.word	0xe000e100
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b089      	sub	sp, #36	@ 0x24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	f1c3 0307 	rsb	r3, r3, #7
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	bf28      	it	cs
 80014c6:	2304      	movcs	r3, #4
 80014c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3304      	adds	r3, #4
 80014ce:	2b06      	cmp	r3, #6
 80014d0:	d902      	bls.n	80014d8 <NVIC_EncodePriority+0x30>
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3b03      	subs	r3, #3
 80014d6:	e000      	b.n	80014da <NVIC_EncodePriority+0x32>
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	f04f 32ff 	mov.w	r2, #4294967295
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43da      	mvns	r2, r3
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	401a      	ands	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f0:	f04f 31ff 	mov.w	r1, #4294967295
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	fa01 f303 	lsl.w	r3, r1, r3
 80014fa:	43d9      	mvns	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001500:	4313      	orrs	r3, r2
         );
}
 8001502:	4618      	mov	r0, r3
 8001504:	3724      	adds	r7, #36	@ 0x24
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3b01      	subs	r3, #1
 800151c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001520:	d301      	bcc.n	8001526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001522:	2301      	movs	r3, #1
 8001524:	e00f      	b.n	8001546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001526:	4a0a      	ldr	r2, [pc, #40]	@ (8001550 <SysTick_Config+0x40>)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3b01      	subs	r3, #1
 800152c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152e:	210f      	movs	r1, #15
 8001530:	f04f 30ff 	mov.w	r0, #4294967295
 8001534:	f7ff ff8e 	bl	8001454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001538:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <SysTick_Config+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153e:	4b04      	ldr	r3, [pc, #16]	@ (8001550 <SysTick_Config+0x40>)
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	e000e010 	.word	0xe000e010

08001554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ff29 	bl	80013b4 <__NVIC_SetPriorityGrouping>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af00      	add	r7, sp, #0
 8001570:	4603      	mov	r3, r0
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800157c:	f7ff ff3e 	bl	80013fc <__NVIC_GetPriorityGrouping>
 8001580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	6978      	ldr	r0, [r7, #20]
 8001588:	f7ff ff8e 	bl	80014a8 <NVIC_EncodePriority>
 800158c:	4602      	mov	r2, r0
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff5d 	bl	8001454 <__NVIC_SetPriority>
}
 800159a:	bf00      	nop
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff31 	bl	8001418 <__NVIC_EnableIRQ>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ffa2 	bl	8001510 <SysTick_Config>
 80015cc:	4603      	mov	r3, r0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80015e4:	f7ff feb6 	bl	8001354 <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d101      	bne.n	80015f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e099      	b.n	8001728 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2202      	movs	r2, #2
 80015f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f022 0201 	bic.w	r2, r2, #1
 8001612:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001614:	e00f      	b.n	8001636 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001616:	f7ff fe9d 	bl	8001354 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b05      	cmp	r3, #5
 8001622:	d908      	bls.n	8001636 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2220      	movs	r2, #32
 8001628:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2203      	movs	r2, #3
 800162e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e078      	b.n	8001728 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0301 	and.w	r3, r3, #1
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1e8      	bne.n	8001616 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800164c:	697a      	ldr	r2, [r7, #20]
 800164e:	4b38      	ldr	r3, [pc, #224]	@ (8001730 <HAL_DMA_Init+0x158>)
 8001650:	4013      	ands	r3, r2
 8001652:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001662:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800166e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800167a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	4313      	orrs	r3, r2
 8001686:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168c:	2b04      	cmp	r3, #4
 800168e:	d107      	bne.n	80016a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001698:	4313      	orrs	r3, r2
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	4313      	orrs	r3, r2
 800169e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	697a      	ldr	r2, [r7, #20]
 80016a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f023 0307 	bic.w	r3, r3, #7
 80016b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	4313      	orrs	r3, r2
 80016c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c6:	2b04      	cmp	r3, #4
 80016c8:	d117      	bne.n	80016fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ce:	697a      	ldr	r2, [r7, #20]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00e      	beq.n	80016fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 fa9d 	bl	8001c1c <DMA_CheckFifoParam>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d008      	beq.n	80016fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2240      	movs	r2, #64	@ 0x40
 80016ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80016f6:	2301      	movs	r3, #1
 80016f8:	e016      	b.n	8001728 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f000 fa54 	bl	8001bb0 <DMA_CalcBaseAndBitshift>
 8001708:	4603      	mov	r3, r0
 800170a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001710:	223f      	movs	r2, #63	@ 0x3f
 8001712:	409a      	lsls	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	f010803f 	.word	0xf010803f

08001734 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001742:	2300      	movs	r3, #0
 8001744:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_DMA_Start_IT+0x26>
 8001756:	2302      	movs	r3, #2
 8001758:	e040      	b.n	80017dc <HAL_DMA_Start_IT+0xa8>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2201      	movs	r2, #1
 800175e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b01      	cmp	r3, #1
 800176c:	d12f      	bne.n	80017ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2202      	movs	r2, #2
 8001772:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2200      	movs	r2, #0
 800177a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	68b9      	ldr	r1, [r7, #8]
 8001782:	68f8      	ldr	r0, [r7, #12]
 8001784:	f000 f9e6 	bl	8001b54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178c:	223f      	movs	r2, #63	@ 0x3f
 800178e:	409a      	lsls	r2, r3
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f042 0216 	orr.w	r2, r2, #22
 80017a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d007      	beq.n	80017bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 0208 	orr.w	r2, r2, #8
 80017ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f042 0201 	orr.w	r2, r2, #1
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	e005      	b.n	80017da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80017d6:	2302      	movs	r3, #2
 80017d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80017da:	7dfb      	ldrb	r3, [r7, #23]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d004      	beq.n	8001802 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2280      	movs	r2, #128	@ 0x80
 80017fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e00c      	b.n	800181c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2205      	movs	r2, #5
 8001806:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f022 0201 	bic.w	r2, r2, #1
 8001818:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001834:	4b8e      	ldr	r3, [pc, #568]	@ (8001a70 <HAL_DMA_IRQHandler+0x248>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a8e      	ldr	r2, [pc, #568]	@ (8001a74 <HAL_DMA_IRQHandler+0x24c>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0a9b      	lsrs	r3, r3, #10
 8001840:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001846:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001852:	2208      	movs	r2, #8
 8001854:	409a      	lsls	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4013      	ands	r3, r2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d01a      	beq.n	8001894 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0304 	and.w	r3, r3, #4
 8001868:	2b00      	cmp	r3, #0
 800186a:	d013      	beq.n	8001894 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f022 0204 	bic.w	r2, r2, #4
 800187a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001880:	2208      	movs	r2, #8
 8001882:	409a      	lsls	r2, r3
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800188c:	f043 0201 	orr.w	r2, r3, #1
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001898:	2201      	movs	r2, #1
 800189a:	409a      	lsls	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4013      	ands	r3, r2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d012      	beq.n	80018ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	695b      	ldr	r3, [r3, #20]
 80018aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d00b      	beq.n	80018ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b6:	2201      	movs	r2, #1
 80018b8:	409a      	lsls	r2, r3
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018c2:	f043 0202 	orr.w	r2, r3, #2
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ce:	2204      	movs	r2, #4
 80018d0:	409a      	lsls	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d012      	beq.n	8001900 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d00b      	beq.n	8001900 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ec:	2204      	movs	r2, #4
 80018ee:	409a      	lsls	r2, r3
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f8:	f043 0204 	orr.w	r2, r3, #4
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001904:	2210      	movs	r2, #16
 8001906:	409a      	lsls	r2, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4013      	ands	r3, r2
 800190c:	2b00      	cmp	r3, #0
 800190e:	d043      	beq.n	8001998 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b00      	cmp	r3, #0
 800191c:	d03c      	beq.n	8001998 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001922:	2210      	movs	r2, #16
 8001924:	409a      	lsls	r2, r3
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d018      	beq.n	800196a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d108      	bne.n	8001958 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	2b00      	cmp	r3, #0
 800194c:	d024      	beq.n	8001998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	4798      	blx	r3
 8001956:	e01f      	b.n	8001998 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800195c:	2b00      	cmp	r3, #0
 800195e:	d01b      	beq.n	8001998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	4798      	blx	r3
 8001968:	e016      	b.n	8001998 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001974:	2b00      	cmp	r3, #0
 8001976:	d107      	bne.n	8001988 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f022 0208 	bic.w	r2, r2, #8
 8001986:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198c:	2b00      	cmp	r3, #0
 800198e:	d003      	beq.n	8001998 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800199c:	2220      	movs	r2, #32
 800199e:	409a      	lsls	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4013      	ands	r3, r2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	f000 808f 	beq.w	8001ac8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0310 	and.w	r3, r3, #16
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f000 8087 	beq.w	8001ac8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019be:	2220      	movs	r2, #32
 80019c0:	409a      	lsls	r2, r3
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b05      	cmp	r3, #5
 80019d0:	d136      	bne.n	8001a40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f022 0216 	bic.w	r2, r2, #22
 80019e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	695a      	ldr	r2, [r3, #20]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d103      	bne.n	8001a02 <HAL_DMA_IRQHandler+0x1da>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d007      	beq.n	8001a12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f022 0208 	bic.w	r2, r2, #8
 8001a10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a16:	223f      	movs	r2, #63	@ 0x3f
 8001a18:	409a      	lsls	r2, r3
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d07e      	beq.n	8001b34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	4798      	blx	r3
        }
        return;
 8001a3e:	e079      	b.n	8001b34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d01d      	beq.n	8001a8a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10d      	bne.n	8001a78 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d031      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	4798      	blx	r3
 8001a6c:	e02c      	b.n	8001ac8 <HAL_DMA_IRQHandler+0x2a0>
 8001a6e:	bf00      	nop
 8001a70:	20000000 	.word	0x20000000
 8001a74:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d023      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	4798      	blx	r3
 8001a88:	e01e      	b.n	8001ac8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d10f      	bne.n	8001ab8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f022 0210 	bic.w	r2, r2, #16
 8001aa6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d003      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d032      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d022      	beq.n	8001b22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2205      	movs	r2, #5
 8001ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0201 	bic.w	r2, r2, #1
 8001af2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	3301      	adds	r3, #1
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d307      	bcc.n	8001b10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f2      	bne.n	8001af4 <HAL_DMA_IRQHandler+0x2cc>
 8001b0e:	e000      	b.n	8001b12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001b10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2201      	movs	r2, #1
 8001b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d005      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	4798      	blx	r3
 8001b32:	e000      	b.n	8001b36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001b34:	bf00      	nop
    }
  }
}
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
 8001b60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	2b40      	cmp	r3, #64	@ 0x40
 8001b80:	d108      	bne.n	8001b94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001b92:	e007      	b.n	8001ba4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	60da      	str	r2, [r3, #12]
}
 8001ba4:	bf00      	nop
 8001ba6:	3714      	adds	r7, #20
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	3b10      	subs	r3, #16
 8001bc0:	4a14      	ldr	r2, [pc, #80]	@ (8001c14 <DMA_CalcBaseAndBitshift+0x64>)
 8001bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc6:	091b      	lsrs	r3, r3, #4
 8001bc8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001bca:	4a13      	ldr	r2, [pc, #76]	@ (8001c18 <DMA_CalcBaseAndBitshift+0x68>)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2b03      	cmp	r3, #3
 8001bdc:	d909      	bls.n	8001bf2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001be6:	f023 0303 	bic.w	r3, r3, #3
 8001bea:	1d1a      	adds	r2, r3, #4
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	659a      	str	r2, [r3, #88]	@ 0x58
 8001bf0:	e007      	b.n	8001c02 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bfa:	f023 0303 	bic.w	r3, r3, #3
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3714      	adds	r7, #20
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	aaaaaaab 	.word	0xaaaaaaab
 8001c18:	080064ec 	.word	0x080064ec

08001c1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d11f      	bne.n	8001c76 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	d856      	bhi.n	8001cea <DMA_CheckFifoParam+0xce>
 8001c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8001c44 <DMA_CheckFifoParam+0x28>)
 8001c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c42:	bf00      	nop
 8001c44:	08001c55 	.word	0x08001c55
 8001c48:	08001c67 	.word	0x08001c67
 8001c4c:	08001c55 	.word	0x08001c55
 8001c50:	08001ceb 	.word	0x08001ceb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d046      	beq.n	8001cee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c64:	e043      	b.n	8001cee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c6e:	d140      	bne.n	8001cf2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c74:	e03d      	b.n	8001cf2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c7e:	d121      	bne.n	8001cc4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	2b03      	cmp	r3, #3
 8001c84:	d837      	bhi.n	8001cf6 <DMA_CheckFifoParam+0xda>
 8001c86:	a201      	add	r2, pc, #4	@ (adr r2, 8001c8c <DMA_CheckFifoParam+0x70>)
 8001c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8c:	08001c9d 	.word	0x08001c9d
 8001c90:	08001ca3 	.word	0x08001ca3
 8001c94:	08001c9d 	.word	0x08001c9d
 8001c98:	08001cb5 	.word	0x08001cb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8001ca0:	e030      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d025      	beq.n	8001cfa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001cb2:	e022      	b.n	8001cfa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001cbc:	d11f      	bne.n	8001cfe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001cc2:	e01c      	b.n	8001cfe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d903      	bls.n	8001cd2 <DMA_CheckFifoParam+0xb6>
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2b03      	cmp	r3, #3
 8001cce:	d003      	beq.n	8001cd8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001cd0:	e018      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	73fb      	strb	r3, [r7, #15]
      break;
 8001cd6:	e015      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d00e      	beq.n	8001d02 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ce8:	e00b      	b.n	8001d02 <DMA_CheckFifoParam+0xe6>
      break;
 8001cea:	bf00      	nop
 8001cec:	e00a      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      break;
 8001cee:	bf00      	nop
 8001cf0:	e008      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      break;
 8001cf2:	bf00      	nop
 8001cf4:	e006      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      break;
 8001cf6:	bf00      	nop
 8001cf8:	e004      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      break;
 8001cfa:	bf00      	nop
 8001cfc:	e002      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      break;   
 8001cfe:	bf00      	nop
 8001d00:	e000      	b.n	8001d04 <DMA_CheckFifoParam+0xe8>
      break;
 8001d02:	bf00      	nop
    }
  } 
  
  return status; 
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop

08001d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b089      	sub	sp, #36	@ 0x24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
 8001d2e:	e16b      	b.n	8002008 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d30:	2201      	movs	r2, #1
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	f040 815a 	bne.w	8002002 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d005      	beq.n	8001d66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d130      	bne.n	8001dc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	2203      	movs	r2, #3
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43db      	mvns	r3, r3
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	43db      	mvns	r3, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4013      	ands	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	f003 0201 	and.w	r2, r3, #1
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d017      	beq.n	8001e04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	2203      	movs	r2, #3
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4013      	ands	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d123      	bne.n	8001e58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	08da      	lsrs	r2, r3, #3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3208      	adds	r2, #8
 8001e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	220f      	movs	r2, #15
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	691a      	ldr	r2, [r3, #16]
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	08da      	lsrs	r2, r3, #3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	3208      	adds	r2, #8
 8001e52:	69b9      	ldr	r1, [r7, #24]
 8001e54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	2203      	movs	r2, #3
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 0203 	and.w	r2, r3, #3
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80b4 	beq.w	8002002 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b60      	ldr	r3, [pc, #384]	@ (8002020 <HAL_GPIO_Init+0x30c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	4a5f      	ldr	r2, [pc, #380]	@ (8002020 <HAL_GPIO_Init+0x30c>)
 8001ea4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eaa:	4b5d      	ldr	r3, [pc, #372]	@ (8002020 <HAL_GPIO_Init+0x30c>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eb6:	4a5b      	ldr	r2, [pc, #364]	@ (8002024 <HAL_GPIO_Init+0x310>)
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	f003 0303 	and.w	r3, r3, #3
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	220f      	movs	r2, #15
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a52      	ldr	r2, [pc, #328]	@ (8002028 <HAL_GPIO_Init+0x314>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d02b      	beq.n	8001f3a <HAL_GPIO_Init+0x226>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a51      	ldr	r2, [pc, #324]	@ (800202c <HAL_GPIO_Init+0x318>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d025      	beq.n	8001f36 <HAL_GPIO_Init+0x222>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a50      	ldr	r2, [pc, #320]	@ (8002030 <HAL_GPIO_Init+0x31c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d01f      	beq.n	8001f32 <HAL_GPIO_Init+0x21e>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a4f      	ldr	r2, [pc, #316]	@ (8002034 <HAL_GPIO_Init+0x320>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d019      	beq.n	8001f2e <HAL_GPIO_Init+0x21a>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a4e      	ldr	r2, [pc, #312]	@ (8002038 <HAL_GPIO_Init+0x324>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d013      	beq.n	8001f2a <HAL_GPIO_Init+0x216>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a4d      	ldr	r2, [pc, #308]	@ (800203c <HAL_GPIO_Init+0x328>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00d      	beq.n	8001f26 <HAL_GPIO_Init+0x212>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4c      	ldr	r2, [pc, #304]	@ (8002040 <HAL_GPIO_Init+0x32c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d007      	beq.n	8001f22 <HAL_GPIO_Init+0x20e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a4b      	ldr	r2, [pc, #300]	@ (8002044 <HAL_GPIO_Init+0x330>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_GPIO_Init+0x20a>
 8001f1a:	2307      	movs	r3, #7
 8001f1c:	e00e      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f1e:	2308      	movs	r3, #8
 8001f20:	e00c      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f22:	2306      	movs	r3, #6
 8001f24:	e00a      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f26:	2305      	movs	r3, #5
 8001f28:	e008      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f2a:	2304      	movs	r3, #4
 8001f2c:	e006      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e004      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f32:	2302      	movs	r3, #2
 8001f34:	e002      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <HAL_GPIO_Init+0x228>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	69fa      	ldr	r2, [r7, #28]
 8001f3e:	f002 0203 	and.w	r2, r2, #3
 8001f42:	0092      	lsls	r2, r2, #2
 8001f44:	4093      	lsls	r3, r2
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f4c:	4935      	ldr	r1, [pc, #212]	@ (8002024 <HAL_GPIO_Init+0x310>)
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	089b      	lsrs	r3, r3, #2
 8001f52:	3302      	adds	r3, #2
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	43db      	mvns	r3, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4013      	ands	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f7e:	4a32      	ldr	r2, [pc, #200]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f84:	4b30      	ldr	r3, [pc, #192]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4013      	ands	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa8:	4a27      	ldr	r2, [pc, #156]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fae:	4b26      	ldr	r3, [pc, #152]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	43db      	mvns	r3, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fd2:	4a1d      	ldr	r2, [pc, #116]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d003      	beq.n	8001ffc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ffc:	4a12      	ldr	r2, [pc, #72]	@ (8002048 <HAL_GPIO_Init+0x334>)
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	3301      	adds	r3, #1
 8002006:	61fb      	str	r3, [r7, #28]
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	2b0f      	cmp	r3, #15
 800200c:	f67f ae90 	bls.w	8001d30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002010:	bf00      	nop
 8002012:	bf00      	nop
 8002014:	3724      	adds	r7, #36	@ 0x24
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	40023800 	.word	0x40023800
 8002024:	40013800 	.word	0x40013800
 8002028:	40020000 	.word	0x40020000
 800202c:	40020400 	.word	0x40020400
 8002030:	40020800 	.word	0x40020800
 8002034:	40020c00 	.word	0x40020c00
 8002038:	40021000 	.word	0x40021000
 800203c:	40021400 	.word	0x40021400
 8002040:	40021800 	.word	0x40021800
 8002044:	40021c00 	.word	0x40021c00
 8002048:	40013c00 	.word	0x40013c00

0800204c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	691a      	ldr	r2, [r3, #16]
 800205c:	887b      	ldrh	r3, [r7, #2]
 800205e:	4013      	ands	r3, r2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002064:	2301      	movs	r3, #1
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	e001      	b.n	800206e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800206a:	2300      	movs	r3, #0
 800206c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800206e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e267      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d075      	beq.n	8002186 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800209a:	4b88      	ldr	r3, [pc, #544]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f003 030c 	and.w	r3, r3, #12
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d00c      	beq.n	80020c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020a6:	4b85      	ldr	r3, [pc, #532]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80020ae:	2b08      	cmp	r3, #8
 80020b0:	d112      	bne.n	80020d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020b2:	4b82      	ldr	r3, [pc, #520]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020be:	d10b      	bne.n	80020d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020c0:	4b7e      	ldr	r3, [pc, #504]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d05b      	beq.n	8002184 <HAL_RCC_OscConfig+0x108>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d157      	bne.n	8002184 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e242      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020e0:	d106      	bne.n	80020f0 <HAL_RCC_OscConfig+0x74>
 80020e2:	4b76      	ldr	r3, [pc, #472]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a75      	ldr	r2, [pc, #468]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	e01d      	b.n	800212c <HAL_RCC_OscConfig+0xb0>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020f8:	d10c      	bne.n	8002114 <HAL_RCC_OscConfig+0x98>
 80020fa:	4b70      	ldr	r3, [pc, #448]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a6f      	ldr	r2, [pc, #444]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002100:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	4b6d      	ldr	r3, [pc, #436]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a6c      	ldr	r2, [pc, #432]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800210c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	e00b      	b.n	800212c <HAL_RCC_OscConfig+0xb0>
 8002114:	4b69      	ldr	r3, [pc, #420]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a68      	ldr	r2, [pc, #416]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800211a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	4b66      	ldr	r3, [pc, #408]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a65      	ldr	r2, [pc, #404]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002126:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800212a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d013      	beq.n	800215c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002134:	f7ff f90e 	bl	8001354 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800213c:	f7ff f90a 	bl	8001354 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b64      	cmp	r3, #100	@ 0x64
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e207      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800214e:	4b5b      	ldr	r3, [pc, #364]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0f0      	beq.n	800213c <HAL_RCC_OscConfig+0xc0>
 800215a:	e014      	b.n	8002186 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7ff f8fa 	bl	8001354 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002164:	f7ff f8f6 	bl	8001354 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b64      	cmp	r3, #100	@ 0x64
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e1f3      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002176:	4b51      	ldr	r3, [pc, #324]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0xe8>
 8002182:	e000      	b.n	8002186 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d063      	beq.n	800225a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002192:	4b4a      	ldr	r3, [pc, #296]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 030c 	and.w	r3, r3, #12
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00b      	beq.n	80021b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800219e:	4b47      	ldr	r3, [pc, #284]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80021a6:	2b08      	cmp	r3, #8
 80021a8:	d11c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021aa:	4b44      	ldr	r3, [pc, #272]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d116      	bne.n	80021e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b6:	4b41      	ldr	r3, [pc, #260]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d005      	beq.n	80021ce <HAL_RCC_OscConfig+0x152>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d001      	beq.n	80021ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e1c7      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ce:	4b3b      	ldr	r3, [pc, #236]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	4937      	ldr	r1, [pc, #220]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021e2:	e03a      	b.n	800225a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d020      	beq.n	800222e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021ec:	4b34      	ldr	r3, [pc, #208]	@ (80022c0 <HAL_RCC_OscConfig+0x244>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f2:	f7ff f8af 	bl	8001354 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021fa:	f7ff f8ab 	bl	8001354 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e1a8      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220c:	4b2b      	ldr	r3, [pc, #172]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002218:	4b28      	ldr	r3, [pc, #160]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	4925      	ldr	r1, [pc, #148]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002228:	4313      	orrs	r3, r2
 800222a:	600b      	str	r3, [r1, #0]
 800222c:	e015      	b.n	800225a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800222e:	4b24      	ldr	r3, [pc, #144]	@ (80022c0 <HAL_RCC_OscConfig+0x244>)
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002234:	f7ff f88e 	bl	8001354 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800223c:	f7ff f88a 	bl	8001354 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e187      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800224e:	4b1b      	ldr	r3, [pc, #108]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f0      	bne.n	800223c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d036      	beq.n	80022d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d016      	beq.n	800229c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800226e:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <HAL_RCC_OscConfig+0x248>)
 8002270:	2201      	movs	r2, #1
 8002272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002274:	f7ff f86e 	bl	8001354 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227c:	f7ff f86a 	bl	8001354 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e167      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800228e:	4b0b      	ldr	r3, [pc, #44]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0x200>
 800229a:	e01b      	b.n	80022d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800229c:	4b09      	ldr	r3, [pc, #36]	@ (80022c4 <HAL_RCC_OscConfig+0x248>)
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a2:	f7ff f857 	bl	8001354 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a8:	e00e      	b.n	80022c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022aa:	f7ff f853 	bl	8001354 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d907      	bls.n	80022c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e150      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
 80022bc:	40023800 	.word	0x40023800
 80022c0:	42470000 	.word	0x42470000
 80022c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022c8:	4b88      	ldr	r3, [pc, #544]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1ea      	bne.n	80022aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 8097 	beq.w	8002410 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022e2:	2300      	movs	r3, #0
 80022e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022e6:	4b81      	ldr	r3, [pc, #516]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10f      	bne.n	8002312 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	4b7d      	ldr	r3, [pc, #500]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fa:	4a7c      	ldr	r2, [pc, #496]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002300:	6413      	str	r3, [r2, #64]	@ 0x40
 8002302:	4b7a      	ldr	r3, [pc, #488]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800230e:	2301      	movs	r3, #1
 8002310:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002312:	4b77      	ldr	r3, [pc, #476]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231a:	2b00      	cmp	r3, #0
 800231c:	d118      	bne.n	8002350 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800231e:	4b74      	ldr	r3, [pc, #464]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a73      	ldr	r2, [pc, #460]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002328:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800232a:	f7ff f813 	bl	8001354 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002332:	f7ff f80f 	bl	8001354 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e10c      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002344:	4b6a      	ldr	r3, [pc, #424]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d106      	bne.n	8002366 <HAL_RCC_OscConfig+0x2ea>
 8002358:	4b64      	ldr	r3, [pc, #400]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800235a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235c:	4a63      	ldr	r2, [pc, #396]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6713      	str	r3, [r2, #112]	@ 0x70
 8002364:	e01c      	b.n	80023a0 <HAL_RCC_OscConfig+0x324>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	2b05      	cmp	r3, #5
 800236c:	d10c      	bne.n	8002388 <HAL_RCC_OscConfig+0x30c>
 800236e:	4b5f      	ldr	r3, [pc, #380]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002372:	4a5e      	ldr	r2, [pc, #376]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002374:	f043 0304 	orr.w	r3, r3, #4
 8002378:	6713      	str	r3, [r2, #112]	@ 0x70
 800237a:	4b5c      	ldr	r3, [pc, #368]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800237c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237e:	4a5b      	ldr	r2, [pc, #364]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	6713      	str	r3, [r2, #112]	@ 0x70
 8002386:	e00b      	b.n	80023a0 <HAL_RCC_OscConfig+0x324>
 8002388:	4b58      	ldr	r3, [pc, #352]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800238a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800238c:	4a57      	ldr	r2, [pc, #348]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800238e:	f023 0301 	bic.w	r3, r3, #1
 8002392:	6713      	str	r3, [r2, #112]	@ 0x70
 8002394:	4b55      	ldr	r3, [pc, #340]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002398:	4a54      	ldr	r2, [pc, #336]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800239a:	f023 0304 	bic.w	r3, r3, #4
 800239e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d015      	beq.n	80023d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a8:	f7fe ffd4 	bl	8001354 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b0:	f7fe ffd0 	bl	8001354 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e0cb      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c6:	4b49      	ldr	r3, [pc, #292]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80023c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d0ee      	beq.n	80023b0 <HAL_RCC_OscConfig+0x334>
 80023d2:	e014      	b.n	80023fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d4:	f7fe ffbe 	bl	8001354 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023dc:	f7fe ffba 	bl	8001354 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e0b5      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f2:	4b3e      	ldr	r3, [pc, #248]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80023f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1ee      	bne.n	80023dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023fe:	7dfb      	ldrb	r3, [r7, #23]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d105      	bne.n	8002410 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002404:	4b39      	ldr	r3, [pc, #228]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002408:	4a38      	ldr	r2, [pc, #224]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800240a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800240e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 80a1 	beq.w	800255c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800241a:	4b34      	ldr	r3, [pc, #208]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 030c 	and.w	r3, r3, #12
 8002422:	2b08      	cmp	r3, #8
 8002424:	d05c      	beq.n	80024e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d141      	bne.n	80024b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242e:	4b31      	ldr	r3, [pc, #196]	@ (80024f4 <HAL_RCC_OscConfig+0x478>)
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002434:	f7fe ff8e 	bl	8001354 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243c:	f7fe ff8a 	bl	8001354 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e087      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244e:	4b27      	ldr	r3, [pc, #156]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f0      	bne.n	800243c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69da      	ldr	r2, [r3, #28]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002468:	019b      	lsls	r3, r3, #6
 800246a:	431a      	orrs	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002470:	085b      	lsrs	r3, r3, #1
 8002472:	3b01      	subs	r3, #1
 8002474:	041b      	lsls	r3, r3, #16
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247c:	061b      	lsls	r3, r3, #24
 800247e:	491b      	ldr	r1, [pc, #108]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002480:	4313      	orrs	r3, r2
 8002482:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002484:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <HAL_RCC_OscConfig+0x478>)
 8002486:	2201      	movs	r2, #1
 8002488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248a:	f7fe ff63 	bl	8001354 <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002492:	f7fe ff5f 	bl	8001354 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e05c      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a4:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0f0      	beq.n	8002492 <HAL_RCC_OscConfig+0x416>
 80024b0:	e054      	b.n	800255c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b2:	4b10      	ldr	r3, [pc, #64]	@ (80024f4 <HAL_RCC_OscConfig+0x478>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b8:	f7fe ff4c 	bl	8001354 <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c0:	f7fe ff48 	bl	8001354 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e045      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d2:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f0      	bne.n	80024c0 <HAL_RCC_OscConfig+0x444>
 80024de:	e03d      	b.n	800255c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d107      	bne.n	80024f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e038      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40007000 	.word	0x40007000
 80024f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002568 <HAL_RCC_OscConfig+0x4ec>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d028      	beq.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002510:	429a      	cmp	r2, r3
 8002512:	d121      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251e:	429a      	cmp	r2, r3
 8002520:	d11a      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002528:	4013      	ands	r3, r2
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800252e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002530:	4293      	cmp	r3, r2
 8002532:	d111      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253e:	085b      	lsrs	r3, r3, #1
 8002540:	3b01      	subs	r3, #1
 8002542:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002544:	429a      	cmp	r2, r3
 8002546:	d107      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002552:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002554:	429a      	cmp	r2, r3
 8002556:	d001      	beq.n	800255c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e000      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40023800 	.word	0x40023800

0800256c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e0cc      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002580:	4b68      	ldr	r3, [pc, #416]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	683a      	ldr	r2, [r7, #0]
 800258a:	429a      	cmp	r2, r3
 800258c:	d90c      	bls.n	80025a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800258e:	4b65      	ldr	r3, [pc, #404]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002596:	4b63      	ldr	r3, [pc, #396]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d001      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e0b8      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d020      	beq.n	80025f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0304 	and.w	r3, r3, #4
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d005      	beq.n	80025cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025c0:	4b59      	ldr	r3, [pc, #356]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	4a58      	ldr	r2, [pc, #352]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025d8:	4b53      	ldr	r3, [pc, #332]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	4a52      	ldr	r2, [pc, #328]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e4:	4b50      	ldr	r3, [pc, #320]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	494d      	ldr	r1, [pc, #308]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d044      	beq.n	800268c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d107      	bne.n	800261a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260a:	4b47      	ldr	r3, [pc, #284]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d119      	bne.n	800264a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e07f      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b02      	cmp	r3, #2
 8002620:	d003      	beq.n	800262a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002626:	2b03      	cmp	r3, #3
 8002628:	d107      	bne.n	800263a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262a:	4b3f      	ldr	r3, [pc, #252]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d109      	bne.n	800264a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e06f      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263a:	4b3b      	ldr	r3, [pc, #236]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e067      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800264a:	4b37      	ldr	r3, [pc, #220]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f023 0203 	bic.w	r2, r3, #3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	4934      	ldr	r1, [pc, #208]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 8002658:	4313      	orrs	r3, r2
 800265a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800265c:	f7fe fe7a 	bl	8001354 <HAL_GetTick>
 8002660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002662:	e00a      	b.n	800267a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002664:	f7fe fe76 	bl	8001354 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002672:	4293      	cmp	r3, r2
 8002674:	d901      	bls.n	800267a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e04f      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267a:	4b2b      	ldr	r3, [pc, #172]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 020c 	and.w	r2, r3, #12
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	429a      	cmp	r2, r3
 800268a:	d1eb      	bne.n	8002664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800268c:	4b25      	ldr	r3, [pc, #148]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	429a      	cmp	r2, r3
 8002698:	d20c      	bcs.n	80026b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269a:	4b22      	ldr	r3, [pc, #136]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	b2d2      	uxtb	r2, r2
 80026a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a2:	4b20      	ldr	r3, [pc, #128]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d001      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e032      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0304 	and.w	r3, r3, #4
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d008      	beq.n	80026d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026c0:	4b19      	ldr	r3, [pc, #100]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	4916      	ldr	r1, [pc, #88]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0308 	and.w	r3, r3, #8
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d009      	beq.n	80026f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026de:	4b12      	ldr	r3, [pc, #72]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	490e      	ldr	r1, [pc, #56]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026f2:	f000 f821 	bl	8002738 <HAL_RCC_GetSysClockFreq>
 80026f6:	4602      	mov	r2, r0
 80026f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	091b      	lsrs	r3, r3, #4
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	490a      	ldr	r1, [pc, #40]	@ (800272c <HAL_RCC_ClockConfig+0x1c0>)
 8002704:	5ccb      	ldrb	r3, [r1, r3]
 8002706:	fa22 f303 	lsr.w	r3, r2, r3
 800270a:	4a09      	ldr	r2, [pc, #36]	@ (8002730 <HAL_RCC_ClockConfig+0x1c4>)
 800270c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800270e:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <HAL_RCC_ClockConfig+0x1c8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7fe fdda 	bl	80012cc <HAL_InitTick>

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40023c00 	.word	0x40023c00
 8002728:	40023800 	.word	0x40023800
 800272c:	080064d4 	.word	0x080064d4
 8002730:	20000000 	.word	0x20000000
 8002734:	20000004 	.word	0x20000004

08002738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800273c:	b090      	sub	sp, #64	@ 0x40
 800273e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002744:	2300      	movs	r3, #0
 8002746:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002748:	2300      	movs	r3, #0
 800274a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002750:	4b59      	ldr	r3, [pc, #356]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 030c 	and.w	r3, r3, #12
 8002758:	2b08      	cmp	r3, #8
 800275a:	d00d      	beq.n	8002778 <HAL_RCC_GetSysClockFreq+0x40>
 800275c:	2b08      	cmp	r3, #8
 800275e:	f200 80a1 	bhi.w	80028a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002762:	2b00      	cmp	r3, #0
 8002764:	d002      	beq.n	800276c <HAL_RCC_GetSysClockFreq+0x34>
 8002766:	2b04      	cmp	r3, #4
 8002768:	d003      	beq.n	8002772 <HAL_RCC_GetSysClockFreq+0x3a>
 800276a:	e09b      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800276c:	4b53      	ldr	r3, [pc, #332]	@ (80028bc <HAL_RCC_GetSysClockFreq+0x184>)
 800276e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002770:	e09b      	b.n	80028aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002772:	4b53      	ldr	r3, [pc, #332]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002774:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002776:	e098      	b.n	80028aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002778:	4b4f      	ldr	r3, [pc, #316]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002780:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002782:	4b4d      	ldr	r3, [pc, #308]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d028      	beq.n	80027e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800278e:	4b4a      	ldr	r3, [pc, #296]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	099b      	lsrs	r3, r3, #6
 8002794:	2200      	movs	r2, #0
 8002796:	623b      	str	r3, [r7, #32]
 8002798:	627a      	str	r2, [r7, #36]	@ 0x24
 800279a:	6a3b      	ldr	r3, [r7, #32]
 800279c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80027a0:	2100      	movs	r1, #0
 80027a2:	4b47      	ldr	r3, [pc, #284]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80027a4:	fb03 f201 	mul.w	r2, r3, r1
 80027a8:	2300      	movs	r3, #0
 80027aa:	fb00 f303 	mul.w	r3, r0, r3
 80027ae:	4413      	add	r3, r2
 80027b0:	4a43      	ldr	r2, [pc, #268]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80027b2:	fba0 1202 	umull	r1, r2, r0, r2
 80027b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027b8:	460a      	mov	r2, r1
 80027ba:	62ba      	str	r2, [r7, #40]	@ 0x28
 80027bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027be:	4413      	add	r3, r2
 80027c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027c4:	2200      	movs	r2, #0
 80027c6:	61bb      	str	r3, [r7, #24]
 80027c8:	61fa      	str	r2, [r7, #28]
 80027ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80027d2:	f7fd fd4d 	bl	8000270 <__aeabi_uldivmod>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	4613      	mov	r3, r2
 80027dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027de:	e053      	b.n	8002888 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027e0:	4b35      	ldr	r3, [pc, #212]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	099b      	lsrs	r3, r3, #6
 80027e6:	2200      	movs	r2, #0
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	617a      	str	r2, [r7, #20]
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80027f2:	f04f 0b00 	mov.w	fp, #0
 80027f6:	4652      	mov	r2, sl
 80027f8:	465b      	mov	r3, fp
 80027fa:	f04f 0000 	mov.w	r0, #0
 80027fe:	f04f 0100 	mov.w	r1, #0
 8002802:	0159      	lsls	r1, r3, #5
 8002804:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002808:	0150      	lsls	r0, r2, #5
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	ebb2 080a 	subs.w	r8, r2, sl
 8002812:	eb63 090b 	sbc.w	r9, r3, fp
 8002816:	f04f 0200 	mov.w	r2, #0
 800281a:	f04f 0300 	mov.w	r3, #0
 800281e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002822:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002826:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800282a:	ebb2 0408 	subs.w	r4, r2, r8
 800282e:	eb63 0509 	sbc.w	r5, r3, r9
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	f04f 0300 	mov.w	r3, #0
 800283a:	00eb      	lsls	r3, r5, #3
 800283c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002840:	00e2      	lsls	r2, r4, #3
 8002842:	4614      	mov	r4, r2
 8002844:	461d      	mov	r5, r3
 8002846:	eb14 030a 	adds.w	r3, r4, sl
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	eb45 030b 	adc.w	r3, r5, fp
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	f04f 0200 	mov.w	r2, #0
 8002856:	f04f 0300 	mov.w	r3, #0
 800285a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800285e:	4629      	mov	r1, r5
 8002860:	028b      	lsls	r3, r1, #10
 8002862:	4621      	mov	r1, r4
 8002864:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002868:	4621      	mov	r1, r4
 800286a:	028a      	lsls	r2, r1, #10
 800286c:	4610      	mov	r0, r2
 800286e:	4619      	mov	r1, r3
 8002870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002872:	2200      	movs	r2, #0
 8002874:	60bb      	str	r3, [r7, #8]
 8002876:	60fa      	str	r2, [r7, #12]
 8002878:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800287c:	f7fd fcf8 	bl	8000270 <__aeabi_uldivmod>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4613      	mov	r3, r2
 8002886:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002888:	4b0b      	ldr	r3, [pc, #44]	@ (80028b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	0c1b      	lsrs	r3, r3, #16
 800288e:	f003 0303 	and.w	r3, r3, #3
 8002892:	3301      	adds	r3, #1
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002898:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800289a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289c:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80028a2:	e002      	b.n	80028aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028a4:	4b05      	ldr	r3, [pc, #20]	@ (80028bc <HAL_RCC_GetSysClockFreq+0x184>)
 80028a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80028a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3740      	adds	r7, #64	@ 0x40
 80028b0:	46bd      	mov	sp, r7
 80028b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028b6:	bf00      	nop
 80028b8:	40023800 	.word	0x40023800
 80028bc:	00f42400 	.word	0x00f42400
 80028c0:	017d7840 	.word	0x017d7840

080028c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028c8:	4b03      	ldr	r3, [pc, #12]	@ (80028d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80028ca:	681b      	ldr	r3, [r3, #0]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20000000 	.word	0x20000000

080028dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028e0:	f7ff fff0 	bl	80028c4 <HAL_RCC_GetHCLKFreq>
 80028e4:	4602      	mov	r2, r0
 80028e6:	4b05      	ldr	r3, [pc, #20]	@ (80028fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	0a9b      	lsrs	r3, r3, #10
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	4903      	ldr	r1, [pc, #12]	@ (8002900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028f2:	5ccb      	ldrb	r3, [r1, r3]
 80028f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40023800 	.word	0x40023800
 8002900:	080064e4 	.word	0x080064e4

08002904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002908:	f7ff ffdc 	bl	80028c4 <HAL_RCC_GetHCLKFreq>
 800290c:	4602      	mov	r2, r0
 800290e:	4b05      	ldr	r3, [pc, #20]	@ (8002924 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	0b5b      	lsrs	r3, r3, #13
 8002914:	f003 0307 	and.w	r3, r3, #7
 8002918:	4903      	ldr	r1, [pc, #12]	@ (8002928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800291a:	5ccb      	ldrb	r3, [r1, r3]
 800291c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002920:	4618      	mov	r0, r3
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40023800 	.word	0x40023800
 8002928:	080064e4 	.word	0x080064e4

0800292c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e022      	b.n	8002984 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d105      	bne.n	8002956 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7fe f97d 	bl	8000c50 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2203      	movs	r2, #3
 800295a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f814 	bl	800298c <HAL_SD_InitCard>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e00a      	b.n	8002984 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800298c:	b5b0      	push	{r4, r5, r7, lr}
 800298e:	b08e      	sub	sp, #56	@ 0x38
 8002990:	af04      	add	r7, sp, #16
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002998:	2300      	movs	r3, #0
 800299a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80029a8:	2376      	movs	r3, #118	@ 0x76
 80029aa:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681d      	ldr	r5, [r3, #0]
 80029b0:	466c      	mov	r4, sp
 80029b2:	f107 0318 	add.w	r3, r7, #24
 80029b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80029ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80029be:	f107 030c 	add.w	r3, r7, #12
 80029c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029c4:	4628      	mov	r0, r5
 80029c6:	f001 fdbb 	bl	8004540 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80029ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002a74 <HAL_SD_InitCard+0xe8>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f001 fdfc 	bl	80045d2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80029da:	4b26      	ldr	r3, [pc, #152]	@ (8002a74 <HAL_SD_InitCard+0xe8>)
 80029dc:	2201      	movs	r2, #1
 80029de:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80029e0:	2002      	movs	r0, #2
 80029e2:	f7fe fcc3 	bl	800136c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f001 f842 	bl	8003a70 <SD_PowerON>
 80029ec:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80029ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00b      	beq.n	8002a0c <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e02e      	b.n	8002a6a <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 ff61 	bl	80038d4 <SD_InitCard>
 8002a12:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00b      	beq.n	8002a32 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e01b      	b.n	8002a6a <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f001 fe5b 	bl	80046f6 <SDMMC_CmdBlockLength>
 8002a40:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00f      	beq.n	8002a68 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002a78 <HAL_SD_InitCard+0xec>)
 8002a4e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e000      	b.n	8002a6a <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3728      	adds	r7, #40	@ 0x28
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bdb0      	pop	{r4, r5, r7, pc}
 8002a72:	bf00      	nop
 8002a74:	422580a0 	.word	0x422580a0
 8002a78:	004005ff 	.word	0x004005ff

08002a7c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08c      	sub	sp, #48	@ 0x30
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d107      	bne.n	8002aa4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a98:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e0c0      	b.n	8002c26 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	f040 80b9 	bne.w	8002c24 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002ab8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	441a      	add	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d907      	bls.n	8002ad6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aca:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e0a7      	b.n	8002c26 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2203      	movs	r2, #3
 8002ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	6812      	ldr	r2, [r2, #0]
 8002af0:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8002af4:	f043 0302 	orr.w	r3, r3, #2
 8002af8:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afe:	4a4c      	ldr	r2, [pc, #304]	@ (8002c30 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8002b00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	4a4b      	ldr	r2, [pc, #300]	@ (8002c34 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8002b08:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	2200      	movs	r2, #0
 8002b10:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	3380      	adds	r3, #128	@ 0x80
 8002b40:	4619      	mov	r1, r3
 8002b42:	68ba      	ldr	r2, [r7, #8]
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	025b      	lsls	r3, r3, #9
 8002b48:	089b      	lsrs	r3, r3, #2
 8002b4a:	f7fe fdf3 	bl	8001734 <HAL_DMA_Start_IT>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d017      	beq.n	8002b84 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8002b62:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a33      	ldr	r2, [pc, #204]	@ (8002c38 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8002b6a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b70:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e050      	b.n	8002c26 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8002b84:	4b2d      	ldr	r3, [pc, #180]	@ (8002c3c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8002b86:	2201      	movs	r2, #1
 8002b88:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d002      	beq.n	8002b98 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8002b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b94:	025b      	lsls	r3, r3, #9
 8002b96:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002b98:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	025b      	lsls	r3, r3, #9
 8002ba2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002ba4:	2390      	movs	r3, #144	@ 0x90
 8002ba6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f107 0210 	add.w	r2, r7, #16
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f001 fd6d 	bl	800469e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d90a      	bls.n	8002be0 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2282      	movs	r2, #130	@ 0x82
 8002bce:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f001 fdd1 	bl	800477e <SDMMC_CmdReadMultiBlock>
 8002bdc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002bde:	e009      	b.n	8002bf4 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2281      	movs	r2, #129	@ 0x81
 8002be4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bec:	4618      	mov	r0, r3
 8002bee:	f001 fda4 	bl	800473a <SDMMC_CmdReadSingleBlock>
 8002bf2:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8002bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d012      	beq.n	8002c20 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8002c38 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8002c00:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e002      	b.n	8002c26 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	e000      	b.n	8002c26 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8002c24:	2302      	movs	r3, #2
  }
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3730      	adds	r7, #48	@ 0x30
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	080036e3 	.word	0x080036e3
 8002c34:	08003755 	.word	0x08003755
 8002c38:	004005ff 	.word	0x004005ff
 8002c3c:	4225858c 	.word	0x4225858c

08002c40 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08c      	sub	sp, #48	@ 0x30
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
 8002c4c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d107      	bne.n	8002c68 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e0c5      	b.n	8002df4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	f040 80be 	bne.w	8002df2 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	441a      	add	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d907      	bls.n	8002c9a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c8e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e0ac      	b.n	8002df4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2203      	movs	r2, #3
 8002c9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8002cb8:	f043 0302 	orr.w	r3, r3, #2
 8002cbc:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cc2:	4a4e      	ldr	r2, [pc, #312]	@ (8002dfc <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8002cc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cca:	4a4d      	ldr	r2, [pc, #308]	@ (8002e00 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8002ccc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d002      	beq.n	8002ce4 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8002cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce0:	025b      	lsls	r3, r3, #9
 8002ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d90a      	bls.n	8002d00 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	22a0      	movs	r2, #160	@ 0xa0
 8002cee:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f001 fd85 	bl	8004806 <SDMMC_CmdWriteMultiBlock>
 8002cfc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002cfe:	e009      	b.n	8002d14 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2290      	movs	r2, #144	@ 0x90
 8002d04:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f001 fd58 	bl	80047c2 <SDMMC_CmdWriteSingleBlock>
 8002d12:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8002d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d012      	beq.n	8002d40 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a39      	ldr	r2, [pc, #228]	@ (8002e04 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8002d20:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e059      	b.n	8002df4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8002d40:	4b31      	ldr	r3, [pc, #196]	@ (8002e08 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8002d42:	2201      	movs	r2, #1
 8002d44:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d4a:	2240      	movs	r2, #64	@ 0x40
 8002d4c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002d6e:	68b9      	ldr	r1, [r7, #8]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	3380      	adds	r3, #128	@ 0x80
 8002d76:	461a      	mov	r2, r3
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	025b      	lsls	r3, r3, #9
 8002d7c:	089b      	lsrs	r3, r3, #2
 8002d7e:	f7fe fcd9 	bl	8001734 <HAL_DMA_Start_IT>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d01c      	beq.n	8002dc2 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	6812      	ldr	r2, [r2, #0]
 8002d92:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8002d96:	f023 0302 	bic.w	r3, r3, #2
 8002d9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a18      	ldr	r2, [pc, #96]	@ (8002e04 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8002da2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e018      	b.n	8002df4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	025b      	lsls	r3, r3, #9
 8002dcc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002dce:	2390      	movs	r3, #144	@ 0x90
 8002dd0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f107 0210 	add.w	r2, r7, #16
 8002de6:	4611      	mov	r1, r2
 8002de8:	4618      	mov	r0, r3
 8002dea:	f001 fc58 	bl	800469e <SDIO_ConfigData>

      return HAL_OK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	e000      	b.n	8002df4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8002df2:	2302      	movs	r3, #2
  }
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3730      	adds	r7, #48	@ 0x30
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	080036b9 	.word	0x080036b9
 8002e00:	08003755 	.word	0x08003755
 8002e04:	004005ff 	.word	0x004005ff
 8002e08:	4225858c 	.word	0x4225858c

08002e0c <HAL_SD_Erase>:
  * @param  BlockStartAdd: Start Block address
  * @param  BlockEndAdd: End Block address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Erase(SD_HandleTypeDef *hsd, uint32_t BlockStartAdd, uint32_t BlockEndAdd)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
  uint32_t errorstate;
  uint32_t start_add = BlockStartAdd;
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	61fb      	str	r3, [r7, #28]
  uint32_t end_add = BlockEndAdd;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	61bb      	str	r3, [r7, #24]

  if(hsd->State == HAL_SD_STATE_READY)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	f040 80b3 	bne.w	8002f94 <HAL_SD_Erase+0x188>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	639a      	str	r2, [r3, #56]	@ 0x38

    if(end_add < start_add)
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d207      	bcs.n	8002e4c <HAL_SD_Erase+0x40>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e40:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e0a4      	b.n	8002f96 <HAL_SD_Erase+0x18a>
    }

    if(end_add > (hsd->SdCard.LogBlockNbr))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d907      	bls.n	8002e66 <HAL_SD_Erase+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e097      	b.n	8002f96 <HAL_SD_Erase+0x18a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2203      	movs	r2, #3
 8002e6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Check if the card command class supports erase command */
    if(((hsd->SdCard.Class) & SDIO_CCCC_ERASE) == 0U)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10f      	bne.n	8002e9a <HAL_SD_Erase+0x8e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a48      	ldr	r2, [pc, #288]	@ (8002fa0 <HAL_SD_Erase+0x194>)
 8002e80:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e86:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e07d      	b.n	8002f96 <HAL_SD_Erase+0x18a>
    }

    if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f001 fbe9 	bl	8004678 <SDIO_GetResponse>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002eb0:	d10f      	bne.n	8002ed2 <HAL_SD_Erase+0xc6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a3a      	ldr	r2, [pc, #232]	@ (8002fa0 <HAL_SD_Erase+0x194>)
 8002eb8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ebe:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e061      	b.n	8002f96 <HAL_SD_Erase+0x18a>
    }

    /* Get start and end block for high capacity cards */
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d005      	beq.n	8002ee6 <HAL_SD_Erase+0xda>
    {
      start_add *= 512U;
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	025b      	lsls	r3, r3, #9
 8002ede:	61fb      	str	r3, [r7, #28]
      end_add   *= 512U;
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	025b      	lsls	r3, r3, #9
 8002ee4:	61bb      	str	r3, [r7, #24]
    }

    /* According to sd-card spec 1.0 ERASE_GROUP_START (CMD32) and erase_group_end(CMD33) */
    if(hsd->SdCard.CardType != CARD_SECURED)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d033      	beq.n	8002f56 <HAL_SD_Erase+0x14a>
    {
      /* Send CMD32 SD_ERASE_GRP_START with argument as addr  */
      errorstate = SDMMC_CmdSDEraseStartAdd(hsd->Instance, start_add);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	69f9      	ldr	r1, [r7, #28]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f001 fca8 	bl	800484a <SDMMC_CmdSDEraseStartAdd>
 8002efa:	6178      	str	r0, [r7, #20]
      if(errorstate != HAL_SD_ERROR_NONE)
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00f      	beq.n	8002f22 <HAL_SD_Erase+0x116>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a26      	ldr	r2, [pc, #152]	@ (8002fa0 <HAL_SD_Erase+0x194>)
 8002f08:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	431a      	orrs	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e039      	b.n	8002f96 <HAL_SD_Erase+0x18a>
      }

      /* Send CMD33 SD_ERASE_GRP_END with argument as addr  */
      errorstate = SDMMC_CmdSDEraseEndAdd(hsd->Instance, end_add);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	69b9      	ldr	r1, [r7, #24]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f001 fcb0 	bl	800488e <SDMMC_CmdSDEraseEndAdd>
 8002f2e:	6178      	str	r0, [r7, #20]
      if(errorstate != HAL_SD_ERROR_NONE)
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00f      	beq.n	8002f56 <HAL_SD_Erase+0x14a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a19      	ldr	r2, [pc, #100]	@ (8002fa0 <HAL_SD_Erase+0x194>)
 8002f3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	431a      	orrs	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e01f      	b.n	8002f96 <HAL_SD_Erase+0x18a>
      }
    }

    /* Send CMD38 ERASE */
    errorstate = SDMMC_CmdErase(hsd->Instance);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f001 fcb9 	bl	80048d2 <SDMMC_CmdErase>
 8002f60:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00f      	beq.n	8002f88 <HAL_SD_Erase+0x17c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa0 <HAL_SD_Erase+0x194>)
 8002f6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e006      	b.n	8002f96 <HAL_SD_Erase+0x18a>
    }

    hsd->State = HAL_SD_STATE_READY;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8002f90:	2300      	movs	r3, #0
 8002f92:	e000      	b.n	8002f96 <HAL_SD_Erase+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8002f94:	2302      	movs	r3, #2
  }
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3720      	adds	r7, #32
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	004005ff 	.word	0x004005ff

08002fa4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d008      	beq.n	8002fd2 <HAL_SD_IRQHandler+0x2e>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f003 0308 	and.w	r3, r3, #8
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 fe06 	bl	8003bdc <SD_Read_IT>
 8002fd0:	e165      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 808f 	beq.w	8003100 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fea:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8002ffa:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8002ffe:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0201 	bic.w	r2, r2, #1
 800300e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 0308 	and.w	r3, r3, #8
 8003016:	2b00      	cmp	r3, #0
 8003018:	d039      	beq.n	800308e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d104      	bne.n	800302e <HAL_SD_IRQHandler+0x8a>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f003 0320 	and.w	r3, r3, #32
 800302a:	2b00      	cmp	r3, #0
 800302c:	d011      	beq.n	8003052 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4618      	mov	r0, r3
 8003034:	f001 fc6e 	bl	8004914 <SDMMC_CmdStopTransfer>
 8003038:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d008      	beq.n	8003052 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 f92f 	bl	80032b0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f240 523a 	movw	r2, #1338	@ 0x53a
 800305a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	2b00      	cmp	r3, #0
 8003072:	d104      	bne.n	800307e <HAL_SD_IRQHandler+0xda>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7fd fd74 	bl	8000b6c <HAL_SD_RxCpltCallback>
 8003084:	e10b      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fd fd58 	bl	8000b3c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800308c:	e107      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 8102 	beq.w	800329e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f003 0320 	and.w	r3, r3, #32
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d011      	beq.n	80030c8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f001 fc33 	bl	8004914 <SDMMC_CmdStopTransfer>
 80030ae:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d008      	beq.n	80030c8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	431a      	orrs	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f8f4 	bl	80032b0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f040 80e5 	bne.w	800329e <HAL_SD_IRQHandler+0x2fa>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f040 80df 	bne.w	800329e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0208 	bic.w	r2, r2, #8
 80030ee:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f7fd fd1f 	bl	8000b3c <HAL_SD_TxCpltCallback>
}
 80030fe:	e0ce      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003106:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d008      	beq.n	8003120 <HAL_SD_IRQHandler+0x17c>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d003      	beq.n	8003120 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f000 fdb0 	bl	8003c7e <SD_Write_IT>
 800311e:	e0be      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003126:	f240 233a 	movw	r3, #570	@ 0x23a
 800312a:	4013      	ands	r3, r2
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 80b6 	beq.w	800329e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d005      	beq.n	800314c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003144:	f043 0202 	orr.w	r2, r3, #2
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b00      	cmp	r3, #0
 8003158:	d005      	beq.n	8003166 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800315e:	f043 0208 	orr.w	r2, r3, #8
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800316c:	f003 0320 	and.w	r3, r3, #32
 8003170:	2b00      	cmp	r3, #0
 8003172:	d005      	beq.n	8003180 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003178:	f043 0220 	orr.w	r2, r3, #32
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003186:	f003 0310 	and.w	r3, r3, #16
 800318a:	2b00      	cmp	r3, #0
 800318c:	d005      	beq.n	800319a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003192:	f043 0210 	orr.w	r2, r3, #16
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ac:	f043 0208 	orr.w	r2, r3, #8
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f240 723a 	movw	r2, #1850	@ 0x73a
 80031bc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	6812      	ldr	r2, [r2, #0]
 80031c8:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 80031cc:	f023 0302 	bic.w	r3, r3, #2
 80031d0:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 fb9c 	bl	8004914 <SDMMC_CmdStopTransfer>
 80031dc:	4602      	mov	r2, r0
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00a      	beq.n	8003208 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f855 	bl	80032b0 <HAL_SD_ErrorCallback>
}
 8003206:	e04a      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320e:	2b00      	cmp	r3, #0
 8003210:	d045      	beq.n	800329e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f003 0310 	and.w	r3, r3, #16
 8003218:	2b00      	cmp	r3, #0
 800321a:	d104      	bne.n	8003226 <HAL_SD_IRQHandler+0x282>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f003 0320 	and.w	r3, r3, #32
 8003222:	2b00      	cmp	r3, #0
 8003224:	d011      	beq.n	800324a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800322a:	4a1f      	ldr	r2, [pc, #124]	@ (80032a8 <HAL_SD_IRQHandler+0x304>)
 800322c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003232:	4618      	mov	r0, r3
 8003234:	f7fe fad6 	bl	80017e4 <HAL_DMA_Abort_IT>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d02f      	beq.n	800329e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003242:	4618      	mov	r0, r3
 8003244:	f000 fad8 	bl	80037f8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003248:	e029      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	d104      	bne.n	800325e <HAL_SD_IRQHandler+0x2ba>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d011      	beq.n	8003282 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	4a12      	ldr	r2, [pc, #72]	@ (80032ac <HAL_SD_IRQHandler+0x308>)
 8003264:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326a:	4618      	mov	r0, r3
 800326c:	f7fe faba 	bl	80017e4 <HAL_DMA_Abort_IT>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d013      	beq.n	800329e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327a:	4618      	mov	r0, r3
 800327c:	f000 faf3 	bl	8003866 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003280:	e00d      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f814 	bl	80032c4 <HAL_SD_AbortCallback>
}
 800329c:	e7ff      	b.n	800329e <HAL_SD_IRQHandler+0x2fa>
 800329e:	bf00      	nop
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	080037f9 	.word	0x080037f9
 80032ac:	08003867 	.word	0x08003867

080032b0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032e6:	0f9b      	lsrs	r3, r3, #30
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032f2:	0e9b      	lsrs	r3, r3, #26
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003304:	0e1b      	lsrs	r3, r3, #24
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f003 0303 	and.w	r3, r3, #3
 800330c:	b2da      	uxtb	r2, r3
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003316:	0c1b      	lsrs	r3, r3, #16
 8003318:	b2da      	uxtb	r2, r3
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	b2da      	uxtb	r2, r3
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800332e:	b2da      	uxtb	r2, r3
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003338:	0d1b      	lsrs	r3, r3, #20
 800333a:	b29a      	uxth	r2, r3
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003344:	0c1b      	lsrs	r3, r3, #16
 8003346:	b2db      	uxtb	r3, r3
 8003348:	f003 030f 	and.w	r3, r3, #15
 800334c:	b2da      	uxtb	r2, r3
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003356:	0bdb      	lsrs	r3, r3, #15
 8003358:	b2db      	uxtb	r3, r3
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	b2da      	uxtb	r2, r3
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003368:	0b9b      	lsrs	r3, r3, #14
 800336a:	b2db      	uxtb	r3, r3
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	b2da      	uxtb	r2, r3
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800337a:	0b5b      	lsrs	r3, r3, #13
 800337c:	b2db      	uxtb	r3, r3
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	b2da      	uxtb	r2, r3
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800338c:	0b1b      	lsrs	r3, r3, #12
 800338e:	b2db      	uxtb	r3, r3
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	b2da      	uxtb	r2, r3
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	2200      	movs	r2, #0
 800339e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d163      	bne.n	8003470 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033ac:	009a      	lsls	r2, r3, #2
 80033ae:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033b2:	4013      	ands	r3, r2
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80033b8:	0f92      	lsrs	r2, r2, #30
 80033ba:	431a      	orrs	r2, r3
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033c4:	0edb      	lsrs	r3, r3, #27
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033d6:	0e1b      	lsrs	r3, r3, #24
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033e8:	0d5b      	lsrs	r3, r3, #21
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033fa:	0c9b      	lsrs	r3, r3, #18
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	f003 0307 	and.w	r3, r3, #7
 8003402:	b2da      	uxtb	r2, r3
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800340c:	0bdb      	lsrs	r3, r3, #15
 800340e:	b2db      	uxtb	r3, r3
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	b2da      	uxtb	r2, r3
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	1c5a      	adds	r2, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	7e1b      	ldrb	r3, [r3, #24]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	3302      	adds	r3, #2
 8003430:	2201      	movs	r2, #1
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800343a:	fb03 f202 	mul.w	r2, r3, r2
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	7a1b      	ldrb	r3, [r3, #8]
 8003446:	b2db      	uxtb	r3, r3
 8003448:	f003 030f 	and.w	r3, r3, #15
 800344c:	2201      	movs	r2, #1
 800344e:	409a      	lsls	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800345c:	0a52      	lsrs	r2, r2, #9
 800345e:	fb03 f202 	mul.w	r2, r3, r2
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800346c:	661a      	str	r2, [r3, #96]	@ 0x60
 800346e:	e031      	b.n	80034d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003474:	2b01      	cmp	r3, #1
 8003476:	d11d      	bne.n	80034b4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800347c:	041b      	lsls	r3, r3, #16
 800347e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003486:	0c1b      	lsrs	r3, r3, #16
 8003488:	431a      	orrs	r2, r3
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	3301      	adds	r3, #1
 8003494:	029a      	lsls	r2, r3, #10
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034a8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	661a      	str	r2, [r3, #96]	@ 0x60
 80034b2:	e00f      	b.n	80034d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a58      	ldr	r2, [pc, #352]	@ (800361c <HAL_SD_GetCardCSD+0x344>)
 80034ba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e09d      	b.n	8003610 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034d8:	0b9b      	lsrs	r3, r3, #14
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ea:	09db      	lsrs	r3, r3, #7
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003502:	b2da      	uxtb	r2, r3
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800350c:	0fdb      	lsrs	r3, r3, #31
 800350e:	b2da      	uxtb	r2, r3
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003518:	0f5b      	lsrs	r3, r3, #29
 800351a:	b2db      	uxtb	r3, r3
 800351c:	f003 0303 	and.w	r3, r3, #3
 8003520:	b2da      	uxtb	r2, r3
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352a:	0e9b      	lsrs	r3, r3, #26
 800352c:	b2db      	uxtb	r3, r3
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	b2da      	uxtb	r2, r3
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800353c:	0d9b      	lsrs	r3, r3, #22
 800353e:	b2db      	uxtb	r3, r3
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	b2da      	uxtb	r2, r3
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354e:	0d5b      	lsrs	r3, r3, #21
 8003550:	b2db      	uxtb	r3, r3
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	b2da      	uxtb	r2, r3
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800356a:	0c1b      	lsrs	r3, r3, #16
 800356c:	b2db      	uxtb	r3, r3
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	b2da      	uxtb	r2, r3
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357e:	0bdb      	lsrs	r3, r3, #15
 8003580:	b2db      	uxtb	r3, r3
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	b2da      	uxtb	r2, r3
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003592:	0b9b      	lsrs	r3, r3, #14
 8003594:	b2db      	uxtb	r3, r3
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	b2da      	uxtb	r2, r3
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a6:	0b5b      	lsrs	r3, r3, #13
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ba:	0b1b      	lsrs	r3, r3, #12
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ce:	0a9b      	lsrs	r3, r3, #10
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	f003 0303 	and.w	r3, r3, #3
 80035d6:	b2da      	uxtb	r2, r3
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e2:	0a1b      	lsrs	r3, r3, #8
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	f003 0303 	and.w	r3, r3, #3
 80035ea:	b2da      	uxtb	r2, r3
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f6:	085b      	lsrs	r3, r3, #1
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	004005ff 	.word	0x004005ff

08003620 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8003684:	f107 030c 	add.w	r3, r7, #12
 8003688:	4619      	mov	r1, r3
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 fa7e 	bl	8003b8c <SD_SendStatus>
 8003690:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	0a5b      	lsrs	r3, r3, #9
 80036a8:	f003 030f 	and.w	r3, r3, #15
 80036ac:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80036ae:	693b      	ldr	r3, [r7, #16]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3718      	adds	r7, #24
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036d4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80036d6:	bf00      	nop
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ee:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f4:	2b82      	cmp	r3, #130	@ 0x82
 80036f6:	d111      	bne.n	800371c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f001 f909 	bl	8004914 <SDMMC_CmdStopTransfer>
 8003702:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d008      	beq.n	800371c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	431a      	orrs	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f7ff fdca 	bl	80032b0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 0208 	bic.w	r2, r2, #8
 800372a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003734:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f7fd fa11 	bl	8000b6c <HAL_SD_RxCpltCallback>
#endif
}
 800374a:	bf00      	nop
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003760:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f7fe f9ea 	bl	8001b3c <HAL_DMA_GetError>
 8003768:	4603      	mov	r3, r0
 800376a:	2b02      	cmp	r3, #2
 800376c:	d03e      	beq.n	80037ec <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003774:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800377a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d002      	beq.n	800378a <SD_DMAError+0x36>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d12d      	bne.n	80037e6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a19      	ldr	r2, [pc, #100]	@ (80037f4 <SD_DMAError+0xa0>)
 8003790:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80037a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80037ae:	6978      	ldr	r0, [r7, #20]
 80037b0:	f7ff ff62 	bl	8003678 <HAL_SD_GetCardState>
 80037b4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	2b06      	cmp	r3, #6
 80037ba:	d002      	beq.n	80037c2 <SD_DMAError+0x6e>
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2b05      	cmp	r3, #5
 80037c0:	d10a      	bne.n	80037d8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f001 f8a4 	bl	8004914 <SDMMC_CmdStopTransfer>
 80037cc:	4602      	mov	r2, r0
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d2:	431a      	orrs	r2, r3
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2200      	movs	r2, #0
 80037e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80037e6:	6978      	ldr	r0, [r7, #20]
 80037e8:	f7ff fd62 	bl	80032b0 <HAL_SD_ErrorCallback>
#endif
  }
}
 80037ec:	bf00      	nop
 80037ee:	3718      	adds	r7, #24
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	004005ff 	.word	0x004005ff

080037f8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003804:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800380e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f7ff ff31 	bl	8003678 <HAL_SD_GetCardState>
 8003816:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b06      	cmp	r3, #6
 800382a:	d002      	beq.n	8003832 <SD_DMATxAbort+0x3a>
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2b05      	cmp	r3, #5
 8003830:	d10a      	bne.n	8003848 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4618      	mov	r0, r3
 8003838:	f001 f86c 	bl	8004914 <SDMMC_CmdStopTransfer>
 800383c:	4602      	mov	r2, r0
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003842:	431a      	orrs	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800384c:	2b00      	cmp	r3, #0
 800384e:	d103      	bne.n	8003858 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7ff fd37 	bl	80032c4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8003856:	e002      	b.n	800385e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f7ff fd29 	bl	80032b0 <HAL_SD_ErrorCallback>
}
 800385e:	bf00      	nop
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b084      	sub	sp, #16
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003872:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f240 523a 	movw	r2, #1338	@ 0x53a
 800387c:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f7ff fefa 	bl	8003678 <HAL_SD_GetCardState>
 8003884:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b06      	cmp	r3, #6
 8003898:	d002      	beq.n	80038a0 <SD_DMARxAbort+0x3a>
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2b05      	cmp	r3, #5
 800389e:	d10a      	bne.n	80038b6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f001 f835 	bl	8004914 <SDMMC_CmdStopTransfer>
 80038aa:	4602      	mov	r2, r0
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b0:	431a      	orrs	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d103      	bne.n	80038c6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f7ff fd00 	bl	80032c4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80038c4:	e002      	b.n	80038cc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f7ff fcf2 	bl	80032b0 <HAL_SD_ErrorCallback>
}
 80038cc:	bf00      	nop
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80038d4:	b5b0      	push	{r4, r5, r7, lr}
 80038d6:	b094      	sub	sp, #80	@ 0x50
 80038d8:	af04      	add	r7, sp, #16
 80038da:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80038dc:	2301      	movs	r3, #1
 80038de:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f000 fe82 	bl	80045ee <SDIO_GetPowerState>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d102      	bne.n	80038f6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80038f0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80038f4:	e0b8      	b.n	8003a68 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d02f      	beq.n	800395e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f001 f8cd 	bl	8004aa2 <SDMMC_CmdSendCID>
 8003908:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800390a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <SD_InitCard+0x40>
    {
      return errorstate;
 8003910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003912:	e0a9      	b.n	8003a68 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2100      	movs	r1, #0
 800391a:	4618      	mov	r0, r3
 800391c:	f000 feac 	bl	8004678 <SDIO_GetResponse>
 8003920:	4602      	mov	r2, r0
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2104      	movs	r1, #4
 800392c:	4618      	mov	r0, r3
 800392e:	f000 fea3 	bl	8004678 <SDIO_GetResponse>
 8003932:	4602      	mov	r2, r0
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2108      	movs	r1, #8
 800393e:	4618      	mov	r0, r3
 8003940:	f000 fe9a 	bl	8004678 <SDIO_GetResponse>
 8003944:	4602      	mov	r2, r0
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	210c      	movs	r1, #12
 8003950:	4618      	mov	r0, r3
 8003952:	f000 fe91 	bl	8004678 <SDIO_GetResponse>
 8003956:	4602      	mov	r2, r0
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003962:	2b03      	cmp	r3, #3
 8003964:	d00d      	beq.n	8003982 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f107 020e 	add.w	r2, r7, #14
 800396e:	4611      	mov	r1, r2
 8003970:	4618      	mov	r0, r3
 8003972:	f001 f8d3 	bl	8004b1c <SDMMC_CmdSetRelAdd>
 8003976:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <SD_InitCard+0xae>
    {
      return errorstate;
 800397e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003980:	e072      	b.n	8003a68 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003986:	2b03      	cmp	r3, #3
 8003988:	d036      	beq.n	80039f8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800398a:	89fb      	ldrh	r3, [r7, #14]
 800398c:	461a      	mov	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800399a:	041b      	lsls	r3, r3, #16
 800399c:	4619      	mov	r1, r3
 800399e:	4610      	mov	r0, r2
 80039a0:	f001 f89d 	bl	8004ade <SDMMC_CmdSendCSD>
 80039a4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80039a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80039ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039ae:	e05b      	b.n	8003a68 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2100      	movs	r1, #0
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 fe5e 	bl	8004678 <SDIO_GetResponse>
 80039bc:	4602      	mov	r2, r0
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2104      	movs	r1, #4
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 fe55 	bl	8004678 <SDIO_GetResponse>
 80039ce:	4602      	mov	r2, r0
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2108      	movs	r1, #8
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 fe4c 	bl	8004678 <SDIO_GetResponse>
 80039e0:	4602      	mov	r2, r0
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	210c      	movs	r1, #12
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 fe43 	bl	8004678 <SDIO_GetResponse>
 80039f2:	4602      	mov	r2, r0
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2104      	movs	r1, #4
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fe3a 	bl	8004678 <SDIO_GetResponse>
 8003a04:	4603      	mov	r3, r0
 8003a06:	0d1a      	lsrs	r2, r3, #20
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003a0c:	f107 0310 	add.w	r3, r7, #16
 8003a10:	4619      	mov	r1, r3
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff fc60 	bl	80032d8 <HAL_SD_GetCardCSD>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003a1e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003a22:	e021      	b.n	8003a68 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6819      	ldr	r1, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a2c:	041b      	lsls	r3, r3, #16
 8003a2e:	2200      	movs	r2, #0
 8003a30:	461c      	mov	r4, r3
 8003a32:	4615      	mov	r5, r2
 8003a34:	4622      	mov	r2, r4
 8003a36:	462b      	mov	r3, r5
 8003a38:	4608      	mov	r0, r1
 8003a3a:	f000 ff8d 	bl	8004958 <SDMMC_CmdSelDesel>
 8003a3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <SD_InitCard+0x176>
  {
    return errorstate;
 8003a46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a48:	e00e      	b.n	8003a68 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681d      	ldr	r5, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	466c      	mov	r4, sp
 8003a52:	f103 0210 	add.w	r2, r3, #16
 8003a56:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a58:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003a5c:	3304      	adds	r3, #4
 8003a5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a60:	4628      	mov	r0, r5
 8003a62:	f000 fd6d 	bl	8004540 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3740      	adds	r7, #64	@ 0x40
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bdb0      	pop	{r4, r5, r7, pc}

08003a70 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b086      	sub	sp, #24
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
 8003a80:	2300      	movs	r3, #0
 8003a82:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f000 ff88 	bl	800499e <SDMMC_CmdGoIdleState>
 8003a8e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <SD_PowerON+0x2a>
  {
    return errorstate;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	e072      	b.n	8003b80 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 ff9b 	bl	80049da <SDMMC_CmdOperCond>
 8003aa4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00d      	beq.n	8003ac8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f000 ff71 	bl	800499e <SDMMC_CmdGoIdleState>
 8003abc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d004      	beq.n	8003ace <SD_PowerON+0x5e>
    {
      return errorstate;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	e05b      	b.n	8003b80 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d137      	bne.n	8003b46 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2100      	movs	r1, #0
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 ff9b 	bl	8004a18 <SDMMC_CmdAppCommand>
 8003ae2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d02d      	beq.n	8003b46 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003aea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003aee:	e047      	b.n	8003b80 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2100      	movs	r1, #0
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 ff8e 	bl	8004a18 <SDMMC_CmdAppCommand>
 8003afc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <SD_PowerON+0x98>
    {
      return errorstate;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	e03b      	b.n	8003b80 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	491e      	ldr	r1, [pc, #120]	@ (8003b88 <SD_PowerON+0x118>)
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 ffa4 	bl	8004a5c <SDMMC_CmdAppOperCommand>
 8003b14:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003b1c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003b20:	e02e      	b.n	8003b80 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2100      	movs	r1, #0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 fda5 	bl	8004678 <SDIO_GetResponse>
 8003b2e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	0fdb      	lsrs	r3, r3, #31
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d101      	bne.n	8003b3c <SD_PowerON+0xcc>
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e000      	b.n	8003b3e <SD_PowerON+0xce>
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]

    count++;
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	3301      	adds	r3, #1
 8003b44:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d802      	bhi.n	8003b56 <SD_PowerON+0xe6>
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d0cc      	beq.n	8003af0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d902      	bls.n	8003b66 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003b60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b64:	e00c      	b.n	8003b80 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44
 8003b76:	e002      	b.n	8003b7e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	c1100000 	.word	0xc1100000

08003b8c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d102      	bne.n	8003ba2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8003b9c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003ba0:	e018      	b.n	8003bd4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003baa:	041b      	lsls	r3, r3, #16
 8003bac:	4619      	mov	r1, r3
 8003bae:	4610      	mov	r0, r2
 8003bb0:	f000 ffd5 	bl	8004b5e <SDMMC_CmdSendStatus>
 8003bb4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <SD_SendStatus+0x34>
  {
    return errorstate;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	e009      	b.n	8003bd4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fd56 	bl	8004678 <SDIO_GetResponse>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bee:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d03f      	beq.n	8003c76 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	e033      	b.n	8003c64 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 fcc8 	bl	8004596 <SDIO_ReadFIFO>
 8003c06:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	b2da      	uxtb	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	3301      	adds	r3, #1
 8003c14:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	0a1b      	lsrs	r3, r3, #8
 8003c20:	b2da      	uxtb	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	0c1b      	lsrs	r3, r3, #16
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	3b01      	subs	r3, #1
 8003c46:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	0e1b      	lsrs	r3, r3, #24
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	3301      	adds	r3, #1
 8003c56:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	3301      	adds	r3, #1
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	2b07      	cmp	r3, #7
 8003c68:	d9c8      	bls.n	8003bfc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8003c76:	bf00      	nop
 8003c78:	3718      	adds	r7, #24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b086      	sub	sp, #24
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c90:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d043      	beq.n	8003d20 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]
 8003c9c:	e037      	b.n	8003d0e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	3b01      	subs	r3, #1
 8003cae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	021a      	lsls	r2, r3, #8
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	041a      	lsls	r2, r3, #16
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	061a      	lsls	r2, r3, #24
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f107 0208 	add.w	r2, r7, #8
 8003d00:	4611      	mov	r1, r2
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 fc54 	bl	80045b0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	2b07      	cmp	r3, #7
 8003d12:	d9c4      	bls.n	8003c9e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8003d20:	bf00      	nop
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e042      	b.n	8003dc0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7fd f9f0 	bl	8001134 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2224      	movs	r2, #36	@ 0x24
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f000 f973 	bl	8004058 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	691a      	ldr	r2, [r3, #16]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695a      	ldr	r2, [r3, #20]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68da      	ldr	r2, [r3, #12]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003da0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2220      	movs	r2, #32
 8003dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2220      	movs	r2, #32
 8003db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08a      	sub	sp, #40	@ 0x28
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	603b      	str	r3, [r7, #0]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b20      	cmp	r3, #32
 8003de6:	d175      	bne.n	8003ed4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d002      	beq.n	8003df4 <HAL_UART_Transmit+0x2c>
 8003dee:	88fb      	ldrh	r3, [r7, #6]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e06e      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2221      	movs	r2, #33	@ 0x21
 8003e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e06:	f7fd faa5 	bl	8001354 <HAL_GetTick>
 8003e0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	88fa      	ldrh	r2, [r7, #6]
 8003e10:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	88fa      	ldrh	r2, [r7, #6]
 8003e16:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e20:	d108      	bne.n	8003e34 <HAL_UART_Transmit+0x6c>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d104      	bne.n	8003e34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	61bb      	str	r3, [r7, #24]
 8003e32:	e003      	b.n	8003e3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e3c:	e02e      	b.n	8003e9c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2200      	movs	r2, #0
 8003e46:	2180      	movs	r1, #128	@ 0x80
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 f848 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d005      	beq.n	8003e60 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e03a      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10b      	bne.n	8003e7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	881b      	ldrh	r3, [r3, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	3302      	adds	r3, #2
 8003e7a:	61bb      	str	r3, [r7, #24]
 8003e7c:	e007      	b.n	8003e8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	781a      	ldrb	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1cb      	bne.n	8003e3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	9300      	str	r3, [sp, #0]
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	2200      	movs	r2, #0
 8003eae:	2140      	movs	r1, #64	@ 0x40
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f814 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e006      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	e000      	b.n	8003ed6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003ed4:	2302      	movs	r3, #2
  }
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3720      	adds	r7, #32
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b086      	sub	sp, #24
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	60f8      	str	r0, [r7, #12]
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	603b      	str	r3, [r7, #0]
 8003eea:	4613      	mov	r3, r2
 8003eec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eee:	e03b      	b.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef6:	d037      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef8:	f7fd fa2c 	bl	8001354 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	6a3a      	ldr	r2, [r7, #32]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d302      	bcc.n	8003f0e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f08:	6a3b      	ldr	r3, [r7, #32]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e03a      	b.n	8003f88 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d023      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	2b80      	cmp	r3, #128	@ 0x80
 8003f24:	d020      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2b40      	cmp	r3, #64	@ 0x40
 8003f2a:	d01d      	beq.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d116      	bne.n	8003f68 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f000 f81d 	bl	8003f90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2208      	movs	r2, #8
 8003f5a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e00f      	b.n	8003f88 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4013      	ands	r3, r2
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d0b4      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b095      	sub	sp, #84	@ 0x54
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	330c      	adds	r3, #12
 8003f9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa2:	e853 3f00 	ldrex	r3, [r3]
 8003fa6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003faa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fb8:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e5      	bne.n	8003f98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	3314      	adds	r3, #20
 8003fd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	e853 3f00 	ldrex	r3, [r3]
 8003fda:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f023 0301 	bic.w	r3, r3, #1
 8003fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	3314      	adds	r3, #20
 8003fea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ff4:	e841 2300 	strex	r3, r2, [r1]
 8003ff8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1e5      	bne.n	8003fcc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004004:	2b01      	cmp	r3, #1
 8004006:	d119      	bne.n	800403c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	330c      	adds	r3, #12
 800400e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	60bb      	str	r3, [r7, #8]
   return(result);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f023 0310 	bic.w	r3, r3, #16
 800401e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	330c      	adds	r3, #12
 8004026:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004028:	61ba      	str	r2, [r7, #24]
 800402a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402c:	6979      	ldr	r1, [r7, #20]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	e841 2300 	strex	r3, r2, [r1]
 8004034:	613b      	str	r3, [r7, #16]
   return(result);
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1e5      	bne.n	8004008 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800404a:	bf00      	nop
 800404c:	3754      	adds	r7, #84	@ 0x54
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
	...

08004058 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004058:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800405c:	b0c0      	sub	sp, #256	@ 0x100
 800405e:	af00      	add	r7, sp, #0
 8004060:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004074:	68d9      	ldr	r1, [r3, #12]
 8004076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	ea40 0301 	orr.w	r3, r0, r1
 8004080:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004086:	689a      	ldr	r2, [r3, #8]
 8004088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	431a      	orrs	r2, r3
 8004090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	431a      	orrs	r2, r3
 8004098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	4313      	orrs	r3, r2
 80040a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80040a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80040b0:	f021 010c 	bic.w	r1, r1, #12
 80040b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80040be:	430b      	orrs	r3, r1
 80040c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80040ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d2:	6999      	ldr	r1, [r3, #24]
 80040d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	ea40 0301 	orr.w	r3, r0, r1
 80040de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	4b8f      	ldr	r3, [pc, #572]	@ (8004324 <UART_SetConfig+0x2cc>)
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d005      	beq.n	80040f8 <UART_SetConfig+0xa0>
 80040ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	4b8d      	ldr	r3, [pc, #564]	@ (8004328 <UART_SetConfig+0x2d0>)
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d104      	bne.n	8004102 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80040f8:	f7fe fc04 	bl	8002904 <HAL_RCC_GetPCLK2Freq>
 80040fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004100:	e003      	b.n	800410a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004102:	f7fe fbeb 	bl	80028dc <HAL_RCC_GetPCLK1Freq>
 8004106:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800410a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410e:	69db      	ldr	r3, [r3, #28]
 8004110:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004114:	f040 810c 	bne.w	8004330 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004118:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800411c:	2200      	movs	r2, #0
 800411e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004122:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004126:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800412a:	4622      	mov	r2, r4
 800412c:	462b      	mov	r3, r5
 800412e:	1891      	adds	r1, r2, r2
 8004130:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004132:	415b      	adcs	r3, r3
 8004134:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004136:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800413a:	4621      	mov	r1, r4
 800413c:	eb12 0801 	adds.w	r8, r2, r1
 8004140:	4629      	mov	r1, r5
 8004142:	eb43 0901 	adc.w	r9, r3, r1
 8004146:	f04f 0200 	mov.w	r2, #0
 800414a:	f04f 0300 	mov.w	r3, #0
 800414e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004152:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004156:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800415a:	4690      	mov	r8, r2
 800415c:	4699      	mov	r9, r3
 800415e:	4623      	mov	r3, r4
 8004160:	eb18 0303 	adds.w	r3, r8, r3
 8004164:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004168:	462b      	mov	r3, r5
 800416a:	eb49 0303 	adc.w	r3, r9, r3
 800416e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800417e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004182:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004186:	460b      	mov	r3, r1
 8004188:	18db      	adds	r3, r3, r3
 800418a:	653b      	str	r3, [r7, #80]	@ 0x50
 800418c:	4613      	mov	r3, r2
 800418e:	eb42 0303 	adc.w	r3, r2, r3
 8004192:	657b      	str	r3, [r7, #84]	@ 0x54
 8004194:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004198:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800419c:	f7fc f868 	bl	8000270 <__aeabi_uldivmod>
 80041a0:	4602      	mov	r2, r0
 80041a2:	460b      	mov	r3, r1
 80041a4:	4b61      	ldr	r3, [pc, #388]	@ (800432c <UART_SetConfig+0x2d4>)
 80041a6:	fba3 2302 	umull	r2, r3, r3, r2
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	011c      	lsls	r4, r3, #4
 80041ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041b2:	2200      	movs	r2, #0
 80041b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80041bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80041c0:	4642      	mov	r2, r8
 80041c2:	464b      	mov	r3, r9
 80041c4:	1891      	adds	r1, r2, r2
 80041c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80041c8:	415b      	adcs	r3, r3
 80041ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80041d0:	4641      	mov	r1, r8
 80041d2:	eb12 0a01 	adds.w	sl, r2, r1
 80041d6:	4649      	mov	r1, r9
 80041d8:	eb43 0b01 	adc.w	fp, r3, r1
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80041e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80041ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041f0:	4692      	mov	sl, r2
 80041f2:	469b      	mov	fp, r3
 80041f4:	4643      	mov	r3, r8
 80041f6:	eb1a 0303 	adds.w	r3, sl, r3
 80041fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041fe:	464b      	mov	r3, r9
 8004200:	eb4b 0303 	adc.w	r3, fp, r3
 8004204:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004214:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004218:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800421c:	460b      	mov	r3, r1
 800421e:	18db      	adds	r3, r3, r3
 8004220:	643b      	str	r3, [r7, #64]	@ 0x40
 8004222:	4613      	mov	r3, r2
 8004224:	eb42 0303 	adc.w	r3, r2, r3
 8004228:	647b      	str	r3, [r7, #68]	@ 0x44
 800422a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800422e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004232:	f7fc f81d 	bl	8000270 <__aeabi_uldivmod>
 8004236:	4602      	mov	r2, r0
 8004238:	460b      	mov	r3, r1
 800423a:	4611      	mov	r1, r2
 800423c:	4b3b      	ldr	r3, [pc, #236]	@ (800432c <UART_SetConfig+0x2d4>)
 800423e:	fba3 2301 	umull	r2, r3, r3, r1
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	2264      	movs	r2, #100	@ 0x64
 8004246:	fb02 f303 	mul.w	r3, r2, r3
 800424a:	1acb      	subs	r3, r1, r3
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004252:	4b36      	ldr	r3, [pc, #216]	@ (800432c <UART_SetConfig+0x2d4>)
 8004254:	fba3 2302 	umull	r2, r3, r3, r2
 8004258:	095b      	lsrs	r3, r3, #5
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004260:	441c      	add	r4, r3
 8004262:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004266:	2200      	movs	r2, #0
 8004268:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800426c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004270:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004274:	4642      	mov	r2, r8
 8004276:	464b      	mov	r3, r9
 8004278:	1891      	adds	r1, r2, r2
 800427a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800427c:	415b      	adcs	r3, r3
 800427e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004280:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004284:	4641      	mov	r1, r8
 8004286:	1851      	adds	r1, r2, r1
 8004288:	6339      	str	r1, [r7, #48]	@ 0x30
 800428a:	4649      	mov	r1, r9
 800428c:	414b      	adcs	r3, r1
 800428e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004290:	f04f 0200 	mov.w	r2, #0
 8004294:	f04f 0300 	mov.w	r3, #0
 8004298:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800429c:	4659      	mov	r1, fp
 800429e:	00cb      	lsls	r3, r1, #3
 80042a0:	4651      	mov	r1, sl
 80042a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042a6:	4651      	mov	r1, sl
 80042a8:	00ca      	lsls	r2, r1, #3
 80042aa:	4610      	mov	r0, r2
 80042ac:	4619      	mov	r1, r3
 80042ae:	4603      	mov	r3, r0
 80042b0:	4642      	mov	r2, r8
 80042b2:	189b      	adds	r3, r3, r2
 80042b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80042b8:	464b      	mov	r3, r9
 80042ba:	460a      	mov	r2, r1
 80042bc:	eb42 0303 	adc.w	r3, r2, r3
 80042c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80042d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80042d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80042d8:	460b      	mov	r3, r1
 80042da:	18db      	adds	r3, r3, r3
 80042dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042de:	4613      	mov	r3, r2
 80042e0:	eb42 0303 	adc.w	r3, r2, r3
 80042e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80042ee:	f7fb ffbf 	bl	8000270 <__aeabi_uldivmod>
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	4b0d      	ldr	r3, [pc, #52]	@ (800432c <UART_SetConfig+0x2d4>)
 80042f8:	fba3 1302 	umull	r1, r3, r3, r2
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	2164      	movs	r1, #100	@ 0x64
 8004300:	fb01 f303 	mul.w	r3, r1, r3
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	3332      	adds	r3, #50	@ 0x32
 800430a:	4a08      	ldr	r2, [pc, #32]	@ (800432c <UART_SetConfig+0x2d4>)
 800430c:	fba2 2303 	umull	r2, r3, r2, r3
 8004310:	095b      	lsrs	r3, r3, #5
 8004312:	f003 0207 	and.w	r2, r3, #7
 8004316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4422      	add	r2, r4
 800431e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004320:	e106      	b.n	8004530 <UART_SetConfig+0x4d8>
 8004322:	bf00      	nop
 8004324:	40011000 	.word	0x40011000
 8004328:	40011400 	.word	0x40011400
 800432c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004330:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004334:	2200      	movs	r2, #0
 8004336:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800433a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800433e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004342:	4642      	mov	r2, r8
 8004344:	464b      	mov	r3, r9
 8004346:	1891      	adds	r1, r2, r2
 8004348:	6239      	str	r1, [r7, #32]
 800434a:	415b      	adcs	r3, r3
 800434c:	627b      	str	r3, [r7, #36]	@ 0x24
 800434e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004352:	4641      	mov	r1, r8
 8004354:	1854      	adds	r4, r2, r1
 8004356:	4649      	mov	r1, r9
 8004358:	eb43 0501 	adc.w	r5, r3, r1
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	00eb      	lsls	r3, r5, #3
 8004366:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800436a:	00e2      	lsls	r2, r4, #3
 800436c:	4614      	mov	r4, r2
 800436e:	461d      	mov	r5, r3
 8004370:	4643      	mov	r3, r8
 8004372:	18e3      	adds	r3, r4, r3
 8004374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004378:	464b      	mov	r3, r9
 800437a:	eb45 0303 	adc.w	r3, r5, r3
 800437e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800438e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004392:	f04f 0200 	mov.w	r2, #0
 8004396:	f04f 0300 	mov.w	r3, #0
 800439a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800439e:	4629      	mov	r1, r5
 80043a0:	008b      	lsls	r3, r1, #2
 80043a2:	4621      	mov	r1, r4
 80043a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043a8:	4621      	mov	r1, r4
 80043aa:	008a      	lsls	r2, r1, #2
 80043ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80043b0:	f7fb ff5e 	bl	8000270 <__aeabi_uldivmod>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	4b60      	ldr	r3, [pc, #384]	@ (800453c <UART_SetConfig+0x4e4>)
 80043ba:	fba3 2302 	umull	r2, r3, r3, r2
 80043be:	095b      	lsrs	r3, r3, #5
 80043c0:	011c      	lsls	r4, r3, #4
 80043c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043c6:	2200      	movs	r2, #0
 80043c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80043d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80043d4:	4642      	mov	r2, r8
 80043d6:	464b      	mov	r3, r9
 80043d8:	1891      	adds	r1, r2, r2
 80043da:	61b9      	str	r1, [r7, #24]
 80043dc:	415b      	adcs	r3, r3
 80043de:	61fb      	str	r3, [r7, #28]
 80043e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043e4:	4641      	mov	r1, r8
 80043e6:	1851      	adds	r1, r2, r1
 80043e8:	6139      	str	r1, [r7, #16]
 80043ea:	4649      	mov	r1, r9
 80043ec:	414b      	adcs	r3, r1
 80043ee:	617b      	str	r3, [r7, #20]
 80043f0:	f04f 0200 	mov.w	r2, #0
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043fc:	4659      	mov	r1, fp
 80043fe:	00cb      	lsls	r3, r1, #3
 8004400:	4651      	mov	r1, sl
 8004402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004406:	4651      	mov	r1, sl
 8004408:	00ca      	lsls	r2, r1, #3
 800440a:	4610      	mov	r0, r2
 800440c:	4619      	mov	r1, r3
 800440e:	4603      	mov	r3, r0
 8004410:	4642      	mov	r2, r8
 8004412:	189b      	adds	r3, r3, r2
 8004414:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004418:	464b      	mov	r3, r9
 800441a:	460a      	mov	r2, r1
 800441c:	eb42 0303 	adc.w	r3, r2, r3
 8004420:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800442e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004430:	f04f 0200 	mov.w	r2, #0
 8004434:	f04f 0300 	mov.w	r3, #0
 8004438:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800443c:	4649      	mov	r1, r9
 800443e:	008b      	lsls	r3, r1, #2
 8004440:	4641      	mov	r1, r8
 8004442:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004446:	4641      	mov	r1, r8
 8004448:	008a      	lsls	r2, r1, #2
 800444a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800444e:	f7fb ff0f 	bl	8000270 <__aeabi_uldivmod>
 8004452:	4602      	mov	r2, r0
 8004454:	460b      	mov	r3, r1
 8004456:	4611      	mov	r1, r2
 8004458:	4b38      	ldr	r3, [pc, #224]	@ (800453c <UART_SetConfig+0x4e4>)
 800445a:	fba3 2301 	umull	r2, r3, r3, r1
 800445e:	095b      	lsrs	r3, r3, #5
 8004460:	2264      	movs	r2, #100	@ 0x64
 8004462:	fb02 f303 	mul.w	r3, r2, r3
 8004466:	1acb      	subs	r3, r1, r3
 8004468:	011b      	lsls	r3, r3, #4
 800446a:	3332      	adds	r3, #50	@ 0x32
 800446c:	4a33      	ldr	r2, [pc, #204]	@ (800453c <UART_SetConfig+0x4e4>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	095b      	lsrs	r3, r3, #5
 8004474:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004478:	441c      	add	r4, r3
 800447a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800447e:	2200      	movs	r2, #0
 8004480:	673b      	str	r3, [r7, #112]	@ 0x70
 8004482:	677a      	str	r2, [r7, #116]	@ 0x74
 8004484:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004488:	4642      	mov	r2, r8
 800448a:	464b      	mov	r3, r9
 800448c:	1891      	adds	r1, r2, r2
 800448e:	60b9      	str	r1, [r7, #8]
 8004490:	415b      	adcs	r3, r3
 8004492:	60fb      	str	r3, [r7, #12]
 8004494:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004498:	4641      	mov	r1, r8
 800449a:	1851      	adds	r1, r2, r1
 800449c:	6039      	str	r1, [r7, #0]
 800449e:	4649      	mov	r1, r9
 80044a0:	414b      	adcs	r3, r1
 80044a2:	607b      	str	r3, [r7, #4]
 80044a4:	f04f 0200 	mov.w	r2, #0
 80044a8:	f04f 0300 	mov.w	r3, #0
 80044ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80044b0:	4659      	mov	r1, fp
 80044b2:	00cb      	lsls	r3, r1, #3
 80044b4:	4651      	mov	r1, sl
 80044b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044ba:	4651      	mov	r1, sl
 80044bc:	00ca      	lsls	r2, r1, #3
 80044be:	4610      	mov	r0, r2
 80044c0:	4619      	mov	r1, r3
 80044c2:	4603      	mov	r3, r0
 80044c4:	4642      	mov	r2, r8
 80044c6:	189b      	adds	r3, r3, r2
 80044c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044ca:	464b      	mov	r3, r9
 80044cc:	460a      	mov	r2, r1
 80044ce:	eb42 0303 	adc.w	r3, r2, r3
 80044d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80044de:	667a      	str	r2, [r7, #100]	@ 0x64
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80044ec:	4649      	mov	r1, r9
 80044ee:	008b      	lsls	r3, r1, #2
 80044f0:	4641      	mov	r1, r8
 80044f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044f6:	4641      	mov	r1, r8
 80044f8:	008a      	lsls	r2, r1, #2
 80044fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80044fe:	f7fb feb7 	bl	8000270 <__aeabi_uldivmod>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4b0d      	ldr	r3, [pc, #52]	@ (800453c <UART_SetConfig+0x4e4>)
 8004508:	fba3 1302 	umull	r1, r3, r3, r2
 800450c:	095b      	lsrs	r3, r3, #5
 800450e:	2164      	movs	r1, #100	@ 0x64
 8004510:	fb01 f303 	mul.w	r3, r1, r3
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	011b      	lsls	r3, r3, #4
 8004518:	3332      	adds	r3, #50	@ 0x32
 800451a:	4a08      	ldr	r2, [pc, #32]	@ (800453c <UART_SetConfig+0x4e4>)
 800451c:	fba2 2303 	umull	r2, r3, r2, r3
 8004520:	095b      	lsrs	r3, r3, #5
 8004522:	f003 020f 	and.w	r2, r3, #15
 8004526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4422      	add	r2, r4
 800452e:	609a      	str	r2, [r3, #8]
}
 8004530:	bf00      	nop
 8004532:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004536:	46bd      	mov	sp, r7
 8004538:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800453c:	51eb851f 	.word	0x51eb851f

08004540 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8004540:	b084      	sub	sp, #16
 8004542:	b480      	push	{r7}
 8004544:	b085      	sub	sp, #20
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
 800454a:	f107 001c 	add.w	r0, r7, #28
 800454e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8004552:	2300      	movs	r3, #0
 8004554:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8004556:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8004558:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800455a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800455c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800455e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8004562:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8004564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8004566:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800456a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800457a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	431a      	orrs	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	b004      	add	sp, #16
 8004594:	4770      	bx	lr

08004596 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8004596:	b480      	push	{r7}
 8004598:	b083      	sub	sp, #12
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2203      	movs	r2, #3
 80045de:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr

080045ee <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80045ee:	b480      	push	{r7}
 80045f0:	b083      	sub	sp, #12
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0303 	and.w	r3, r3, #3
}
 80045fe:	4618      	mov	r0, r3
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr

0800460a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800460a:	b480      	push	{r7}
 800460c:	b085      	sub	sp, #20
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
 8004612:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004614:	2300      	movs	r3, #0
 8004616:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004628:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800462e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8004634:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	4313      	orrs	r3, r2
 800463a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004644:	f023 030f 	bic.w	r3, r3, #15
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800465e:	b480      	push	{r7}
 8004660:	b083      	sub	sp, #12
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	b2db      	uxtb	r3, r3
}
 800466c:	4618      	mov	r0, r3
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	3314      	adds	r3, #20
 8004686:	461a      	mov	r2, r3
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	4413      	add	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
}  
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800469e:	b480      	push	{r7}
 80046a0:	b085      	sub	sp, #20
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
 80046a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80046a8:	2300      	movs	r3, #0
 80046aa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80046c4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80046ca:	431a      	orrs	r2, r3
                       Data->DPSM);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80046d0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046dc:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0

}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr

080046f6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b088      	sub	sp, #32
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
 80046fe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8004704:	2310      	movs	r3, #16
 8004706:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004708:	2340      	movs	r3, #64	@ 0x40
 800470a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004710:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004714:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004716:	f107 0308 	add.w	r3, r7, #8
 800471a:	4619      	mov	r1, r3
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7ff ff74 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8004722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004726:	2110      	movs	r1, #16
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 fa3b 	bl	8004ba4 <SDMMC_GetCmdResp1>
 800472e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004730:	69fb      	ldr	r3, [r7, #28]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3720      	adds	r7, #32
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b088      	sub	sp, #32
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004748:	2311      	movs	r3, #17
 800474a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800474c:	2340      	movs	r3, #64	@ 0x40
 800474e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004750:	2300      	movs	r3, #0
 8004752:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004754:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004758:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800475a:	f107 0308 	add.w	r3, r7, #8
 800475e:	4619      	mov	r1, r3
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7ff ff52 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476a:	2111      	movs	r1, #17
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fa19 	bl	8004ba4 <SDMMC_GetCmdResp1>
 8004772:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004774:	69fb      	ldr	r3, [r7, #28]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3720      	adds	r7, #32
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b088      	sub	sp, #32
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
 8004786:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800478c:	2312      	movs	r3, #18
 800478e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004790:	2340      	movs	r3, #64	@ 0x40
 8004792:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004794:	2300      	movs	r3, #0
 8004796:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004798:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800479c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800479e:	f107 0308 	add.w	r3, r7, #8
 80047a2:	4619      	mov	r1, r3
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f7ff ff30 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80047aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ae:	2112      	movs	r1, #18
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f9f7 	bl	8004ba4 <SDMMC_GetCmdResp1>
 80047b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80047b8:	69fb      	ldr	r3, [r7, #28]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3720      	adds	r7, #32
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80047c2:	b580      	push	{r7, lr}
 80047c4:	b088      	sub	sp, #32
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
 80047ca:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80047d0:	2318      	movs	r3, #24
 80047d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80047d4:	2340      	movs	r3, #64	@ 0x40
 80047d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80047d8:	2300      	movs	r3, #0
 80047da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80047dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80047e2:	f107 0308 	add.w	r3, r7, #8
 80047e6:	4619      	mov	r1, r3
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7ff ff0e 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80047ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f2:	2118      	movs	r1, #24
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f9d5 	bl	8004ba4 <SDMMC_GetCmdResp1>
 80047fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80047fc:	69fb      	ldr	r3, [r7, #28]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3720      	adds	r7, #32
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b088      	sub	sp, #32
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
 800480e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8004814:	2319      	movs	r3, #25
 8004816:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004818:	2340      	movs	r3, #64	@ 0x40
 800481a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800481c:	2300      	movs	r3, #0
 800481e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004820:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004824:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004826:	f107 0308 	add.w	r3, r7, #8
 800482a:	4619      	mov	r1, r3
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff feec 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8004832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004836:	2119      	movs	r1, #25
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 f9b3 	bl	8004ba4 <SDMMC_GetCmdResp1>
 800483e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004840:	69fb      	ldr	r3, [r7, #28]
}
 8004842:	4618      	mov	r0, r3
 8004844:	3720      	adds	r7, #32
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <SDMMC_CmdSDEraseStartAdd>:
  * @brief  Send the Start Address Erase command for SD and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSDEraseStartAdd(SDIO_TypeDef *SDIOx, uint32_t StartAdd)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b088      	sub	sp, #32
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
 8004852:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)StartAdd;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_ERASE_GRP_START;
 8004858:	2320      	movs	r3, #32
 800485a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800485c:	2340      	movs	r3, #64	@ 0x40
 800485e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004860:	2300      	movs	r3, #0
 8004862:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004868:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800486a:	f107 0308 	add.w	r3, r7, #8
 800486e:	4619      	mov	r1, r3
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f7ff feca 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_ERASE_GRP_START, SDIO_CMDTIMEOUT);
 8004876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800487a:	2120      	movs	r1, #32
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f991 	bl	8004ba4 <SDMMC_GetCmdResp1>
 8004882:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004884:	69fb      	ldr	r3, [r7, #28]
}
 8004886:	4618      	mov	r0, r3
 8004888:	3720      	adds	r7, #32
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <SDMMC_CmdSDEraseEndAdd>:
  * @brief  Send the End Address Erase command for SD and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSDEraseEndAdd(SDIO_TypeDef *SDIOx, uint32_t EndAdd)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b088      	sub	sp, #32
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
 8004896:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)EndAdd;
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_ERASE_GRP_END;
 800489c:	2321      	movs	r3, #33	@ 0x21
 800489e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80048a0:	2340      	movs	r3, #64	@ 0x40
 80048a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80048a4:	2300      	movs	r3, #0
 80048a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80048a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80048ae:	f107 0308 	add.w	r3, r7, #8
 80048b2:	4619      	mov	r1, r3
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7ff fea8 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_ERASE_GRP_END, SDIO_CMDTIMEOUT);
 80048ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048be:	2121      	movs	r1, #33	@ 0x21
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 f96f 	bl	8004ba4 <SDMMC_GetCmdResp1>
 80048c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80048c8:	69fb      	ldr	r3, [r7, #28]
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3720      	adds	r7, #32
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <SDMMC_CmdErase>:
  * @brief  Send the Erase command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdErase(SDIO_TypeDef *SDIOx)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b088      	sub	sp, #32
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = 0U;
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ERASE;
 80048de:	2326      	movs	r3, #38	@ 0x26
 80048e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80048e2:	2340      	movs	r3, #64	@ 0x40
 80048e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80048e6:	2300      	movs	r3, #0
 80048e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80048ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048ee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80048f0:	f107 0308 	add.w	r3, r7, #8
 80048f4:	4619      	mov	r1, r3
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f7ff fe87 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_ERASE, SDIO_MAXERASETIMEOUT);
 80048fc:	f24f 6218 	movw	r2, #63000	@ 0xf618
 8004900:	2126      	movs	r1, #38	@ 0x26
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 f94e 	bl	8004ba4 <SDMMC_GetCmdResp1>
 8004908:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800490a:	69fb      	ldr	r3, [r7, #28]
}
 800490c:	4618      	mov	r0, r3
 800490e:	3720      	adds	r7, #32
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b088      	sub	sp, #32
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800491c:	2300      	movs	r3, #0
 800491e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8004920:	230c      	movs	r3, #12
 8004922:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004924:	2340      	movs	r3, #64	@ 0x40
 8004926:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800492c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004930:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004932:	f107 0308 	add.w	r3, r7, #8
 8004936:	4619      	mov	r1, r3
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f7ff fe66 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800493e:	4a05      	ldr	r2, [pc, #20]	@ (8004954 <SDMMC_CmdStopTransfer+0x40>)
 8004940:	210c      	movs	r1, #12
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f92e 	bl	8004ba4 <SDMMC_GetCmdResp1>
 8004948:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800494a:	69fb      	ldr	r3, [r7, #28]
}
 800494c:	4618      	mov	r0, r3
 800494e:	3720      	adds	r7, #32
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	05f5e100 	.word	0x05f5e100

08004958 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08a      	sub	sp, #40	@ 0x28
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004968:	2307      	movs	r3, #7
 800496a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800496c:	2340      	movs	r3, #64	@ 0x40
 800496e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004970:	2300      	movs	r3, #0
 8004972:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004974:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004978:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800497a:	f107 0310 	add.w	r3, r7, #16
 800497e:	4619      	mov	r1, r3
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f7ff fe42 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8004986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800498a:	2107      	movs	r1, #7
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f000 f909 	bl	8004ba4 <SDMMC_GetCmdResp1>
 8004992:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004996:	4618      	mov	r0, r3
 8004998:	3728      	adds	r7, #40	@ 0x28
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b088      	sub	sp, #32
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80049aa:	2300      	movs	r3, #0
 80049ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80049ae:	2300      	movs	r3, #0
 80049b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80049b2:	2300      	movs	r3, #0
 80049b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80049b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80049bc:	f107 0308 	add.w	r3, r7, #8
 80049c0:	4619      	mov	r1, r3
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7ff fe21 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 fb23 	bl	8005014 <SDMMC_GetCmdError>
 80049ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80049d0:	69fb      	ldr	r3, [r7, #28]
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3720      	adds	r7, #32
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b088      	sub	sp, #32
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80049e2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80049e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80049e8:	2308      	movs	r3, #8
 80049ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80049ec:	2340      	movs	r3, #64	@ 0x40
 80049ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80049f0:	2300      	movs	r3, #0
 80049f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80049f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80049fa:	f107 0308 	add.w	r3, r7, #8
 80049fe:	4619      	mov	r1, r3
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f7ff fe02 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 fab6 	bl	8004f78 <SDMMC_GetCmdResp7>
 8004a0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004a0e:	69fb      	ldr	r3, [r7, #28]
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3720      	adds	r7, #32
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b088      	sub	sp, #32
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004a26:	2337      	movs	r3, #55	@ 0x37
 8004a28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004a2a:	2340      	movs	r3, #64	@ 0x40
 8004a2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004a32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004a38:	f107 0308 	add.w	r3, r7, #8
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7ff fde3 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8004a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a48:	2137      	movs	r1, #55	@ 0x37
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f8aa 	bl	8004ba4 <SDMMC_GetCmdResp1>
 8004a50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004a52:	69fb      	ldr	r3, [r7, #28]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3720      	adds	r7, #32
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b088      	sub	sp, #32
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8004a72:	2329      	movs	r3, #41	@ 0x29
 8004a74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004a76:	2340      	movs	r3, #64	@ 0x40
 8004a78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004a7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004a84:	f107 0308 	add.w	r3, r7, #8
 8004a88:	4619      	mov	r1, r3
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7ff fdbd 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 f9bd 	bl	8004e10 <SDMMC_GetCmdResp3>
 8004a96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004a98:	69fb      	ldr	r3, [r7, #28]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3720      	adds	r7, #32
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b088      	sub	sp, #32
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004aae:	2302      	movs	r3, #2
 8004ab0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8004ab2:	23c0      	movs	r3, #192	@ 0xc0
 8004ab4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004aba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004abe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004ac0:	f107 0308 	add.w	r3, r7, #8
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7ff fd9f 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 f957 	bl	8004d80 <SDMMC_GetCmdResp2>
 8004ad2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3720      	adds	r7, #32
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b088      	sub	sp, #32
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
 8004ae6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004aec:	2309      	movs	r3, #9
 8004aee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8004af0:	23c0      	movs	r3, #192	@ 0xc0
 8004af2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004af4:	2300      	movs	r3, #0
 8004af6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004af8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004afc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004afe:	f107 0308 	add.w	r3, r7, #8
 8004b02:	4619      	mov	r1, r3
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f7ff fd80 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f938 	bl	8004d80 <SDMMC_GetCmdResp2>
 8004b10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004b12:	69fb      	ldr	r3, [r7, #28]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3720      	adds	r7, #32
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b088      	sub	sp, #32
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8004b26:	2300      	movs	r3, #0
 8004b28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004b2e:	2340      	movs	r3, #64	@ 0x40
 8004b30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004b36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004b3c:	f107 0308 	add.w	r3, r7, #8
 8004b40:	4619      	mov	r1, r3
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7ff fd61 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	2103      	movs	r1, #3
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 f99d 	bl	8004e8c <SDMMC_GetCmdResp6>
 8004b52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004b54:	69fb      	ldr	r3, [r7, #28]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3720      	adds	r7, #32
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b088      	sub	sp, #32
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004b6c:	230d      	movs	r3, #13
 8004b6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004b70:	2340      	movs	r3, #64	@ 0x40
 8004b72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004b74:	2300      	movs	r3, #0
 8004b76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004b78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b7c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004b7e:	f107 0308 	add.w	r3, r7, #8
 8004b82:	4619      	mov	r1, r3
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff fd40 	bl	800460a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8004b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b8e:	210d      	movs	r1, #13
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 f807 	bl	8004ba4 <SDMMC_GetCmdResp1>
 8004b96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004b98:	69fb      	ldr	r3, [r7, #28]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3720      	adds	r7, #32
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
	...

08004ba4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b088      	sub	sp, #32
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	460b      	mov	r3, r1
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004bb2:	4b70      	ldr	r3, [pc, #448]	@ (8004d74 <SDMMC_GetCmdResp1+0x1d0>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a70      	ldr	r2, [pc, #448]	@ (8004d78 <SDMMC_GetCmdResp1+0x1d4>)
 8004bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bbc:	0a5a      	lsrs	r2, r3, #9
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	fb02 f303 	mul.w	r3, r2, r3
 8004bc4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	1e5a      	subs	r2, r3, #1
 8004bca:	61fa      	str	r2, [r7, #28]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d102      	bne.n	8004bd6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004bd0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004bd4:	e0c9      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bda:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d0ef      	beq.n	8004bc6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1ea      	bne.n	8004bc6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d004      	beq.n	8004c06 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2204      	movs	r2, #4
 8004c00:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004c02:	2304      	movs	r3, #4
 8004c04:	e0b1      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d004      	beq.n	8004c1c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2201      	movs	r2, #1
 8004c16:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e0a6      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	22c5      	movs	r2, #197	@ 0xc5
 8004c20:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f7ff fd1b 	bl	800465e <SDIO_GetCommandResponse>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	7afb      	ldrb	r3, [r7, #11]
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d001      	beq.n	8004c36 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e099      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004c36:	2100      	movs	r1, #0
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f7ff fd1d 	bl	8004678 <SDIO_GetResponse>
 8004c3e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	4b4e      	ldr	r3, [pc, #312]	@ (8004d7c <SDMMC_GetCmdResp1+0x1d8>)
 8004c44:	4013      	ands	r3, r2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	e08d      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	da02      	bge.n	8004c5a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004c54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c58:	e087      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d001      	beq.n	8004c68 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004c64:	2340      	movs	r3, #64	@ 0x40
 8004c66:	e080      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004c72:	2380      	movs	r3, #128	@ 0x80
 8004c74:	e079      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004c80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c84:	e071      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004c90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c94:	e069      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d002      	beq.n	8004ca6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004ca0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ca4:	e061      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d002      	beq.n	8004cb6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004cb0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004cb4:	e059      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d002      	beq.n	8004cc6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004cc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cc4:	e051      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004cd0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004cd4:	e049      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d002      	beq.n	8004ce6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8004ce0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004ce4:	e041      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8004cf0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cf4:	e039      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8004d00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004d04:	e031      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8004d10:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004d14:	e029      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d002      	beq.n	8004d26 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004d20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004d24:	e021      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d002      	beq.n	8004d36 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004d30:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004d34:	e019      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004d40:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004d44:	e011      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8004d50:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004d54:	e009      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f003 0308 	and.w	r3, r3, #8
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d002      	beq.n	8004d66 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8004d60:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8004d64:	e001      	b.n	8004d6a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004d66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3720      	adds	r7, #32
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20000000 	.word	0x20000000
 8004d78:	10624dd3 	.word	0x10624dd3
 8004d7c:	fdffe008 	.word	0xfdffe008

08004d80 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004d88:	4b1f      	ldr	r3, [pc, #124]	@ (8004e08 <SDMMC_GetCmdResp2+0x88>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1f      	ldr	r2, [pc, #124]	@ (8004e0c <SDMMC_GetCmdResp2+0x8c>)
 8004d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d92:	0a5b      	lsrs	r3, r3, #9
 8004d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	1e5a      	subs	r2, r3, #1
 8004da2:	60fa      	str	r2, [r7, #12]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d102      	bne.n	8004dae <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004da8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004dac:	e026      	b.n	8004dfc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004db2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d0ef      	beq.n	8004d9e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1ea      	bne.n	8004d9e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dcc:	f003 0304 	and.w	r3, r3, #4
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d004      	beq.n	8004dde <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2204      	movs	r2, #4
 8004dd8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004dda:	2304      	movs	r3, #4
 8004ddc:	e00e      	b.n	8004dfc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d004      	beq.n	8004df4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e003      	b.n	8004dfc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	22c5      	movs	r2, #197	@ 0xc5
 8004df8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr
 8004e08:	20000000 	.word	0x20000000
 8004e0c:	10624dd3 	.word	0x10624dd3

08004e10 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004e18:	4b1a      	ldr	r3, [pc, #104]	@ (8004e84 <SDMMC_GetCmdResp3+0x74>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8004e88 <SDMMC_GetCmdResp3+0x78>)
 8004e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e22:	0a5b      	lsrs	r3, r3, #9
 8004e24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e28:	fb02 f303 	mul.w	r3, r2, r3
 8004e2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	1e5a      	subs	r2, r3, #1
 8004e32:	60fa      	str	r2, [r7, #12]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d102      	bne.n	8004e3e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004e38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004e3c:	e01b      	b.n	8004e76 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0ef      	beq.n	8004e2e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1ea      	bne.n	8004e2e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d004      	beq.n	8004e6e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2204      	movs	r2, #4
 8004e68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004e6a:	2304      	movs	r3, #4
 8004e6c:	e003      	b.n	8004e76 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	22c5      	movs	r2, #197	@ 0xc5
 8004e72:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3714      	adds	r7, #20
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	20000000 	.word	0x20000000
 8004e88:	10624dd3 	.word	0x10624dd3

08004e8c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b088      	sub	sp, #32
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	460b      	mov	r3, r1
 8004e96:	607a      	str	r2, [r7, #4]
 8004e98:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004e9a:	4b35      	ldr	r3, [pc, #212]	@ (8004f70 <SDMMC_GetCmdResp6+0xe4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a35      	ldr	r2, [pc, #212]	@ (8004f74 <SDMMC_GetCmdResp6+0xe8>)
 8004ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea4:	0a5b      	lsrs	r3, r3, #9
 8004ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	1e5a      	subs	r2, r3, #1
 8004eb4:	61fa      	str	r2, [r7, #28]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d102      	bne.n	8004ec0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004eba:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004ebe:	e052      	b.n	8004f66 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0ef      	beq.n	8004eb0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1ea      	bne.n	8004eb0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ede:	f003 0304 	and.w	r3, r3, #4
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d004      	beq.n	8004ef0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2204      	movs	r2, #4
 8004eea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004eec:	2304      	movs	r3, #4
 8004eee:	e03a      	b.n	8004f66 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d004      	beq.n	8004f06 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2201      	movs	r2, #1
 8004f00:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e02f      	b.n	8004f66 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7ff fba9 	bl	800465e <SDIO_GetCommandResponse>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	461a      	mov	r2, r3
 8004f10:	7afb      	ldrb	r3, [r7, #11]
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d001      	beq.n	8004f1a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e025      	b.n	8004f66 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	22c5      	movs	r2, #197	@ 0xc5
 8004f1e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004f20:	2100      	movs	r1, #0
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f7ff fba8 	bl	8004678 <SDIO_GetResponse>
 8004f28:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d106      	bne.n	8004f42 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	0c1b      	lsrs	r3, r3, #16
 8004f38:	b29a      	uxth	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	e011      	b.n	8004f66 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004f4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f50:	e009      	b.n	8004f66 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004f5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f60:	e001      	b.n	8004f66 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004f62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3720      	adds	r7, #32
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	20000000 	.word	0x20000000
 8004f74:	10624dd3 	.word	0x10624dd3

08004f78 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004f80:	4b22      	ldr	r3, [pc, #136]	@ (800500c <SDMMC_GetCmdResp7+0x94>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a22      	ldr	r2, [pc, #136]	@ (8005010 <SDMMC_GetCmdResp7+0x98>)
 8004f86:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8a:	0a5b      	lsrs	r3, r3, #9
 8004f8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f90:	fb02 f303 	mul.w	r3, r2, r3
 8004f94:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	1e5a      	subs	r2, r3, #1
 8004f9a:	60fa      	str	r2, [r7, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d102      	bne.n	8004fa6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004fa0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004fa4:	e02c      	b.n	8005000 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004faa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d0ef      	beq.n	8004f96 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1ea      	bne.n	8004f96 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc4:	f003 0304 	and.w	r3, r3, #4
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d004      	beq.n	8004fd6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2204      	movs	r2, #4
 8004fd0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004fd2:	2304      	movs	r3, #4
 8004fd4:	e014      	b.n	8005000 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fda:	f003 0301 	and.w	r3, r3, #1
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d004      	beq.n	8004fec <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e009      	b.n	8005000 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d002      	beq.n	8004ffe <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2240      	movs	r2, #64	@ 0x40
 8004ffc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004ffe:	2300      	movs	r3, #0
  
}
 8005000:	4618      	mov	r0, r3
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	20000000 	.word	0x20000000
 8005010:	10624dd3 	.word	0x10624dd3

08005014 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800501c:	4b11      	ldr	r3, [pc, #68]	@ (8005064 <SDMMC_GetCmdError+0x50>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a11      	ldr	r2, [pc, #68]	@ (8005068 <SDMMC_GetCmdError+0x54>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	0a5b      	lsrs	r3, r3, #9
 8005028:	f241 3288 	movw	r2, #5000	@ 0x1388
 800502c:	fb02 f303 	mul.w	r3, r2, r3
 8005030:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	1e5a      	subs	r2, r3, #1
 8005036:	60fa      	str	r2, [r7, #12]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d102      	bne.n	8005042 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800503c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005040:	e009      	b.n	8005056 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800504a:	2b00      	cmp	r3, #0
 800504c:	d0f1      	beq.n	8005032 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	22c5      	movs	r2, #197	@ 0xc5
 8005052:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	20000000 	.word	0x20000000
 8005068:	10624dd3 	.word	0x10624dd3

0800506c <ScanPressedKey>:
#include	"keyled.h"

//轮询方式扫描4个按键,返回按键值
//timeout单位ms，若timeout=0表示一直扫描，直到有键按下
KEYS ScanPressedKey(uint32_t timeout)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
	KEYS key=KEY_NONE;
 8005074:	2300      	movs	r3, #0
 8005076:	75fb      	strb	r3, [r7, #23]
	uint32_t  tickstart = HAL_GetTick();	//当前计数值
 8005078:	f7fc f96c 	bl	8001354 <HAL_GetTick>
 800507c:	6138      	str	r0, [r7, #16]
	const uint32_t  btnDelay=10;			//按键按下阶段的抖动，延时再采样时间
 800507e:	230a      	movs	r3, #10
 8005080:	60fb      	str	r3, [r7, #12]
	GPIO_PinState keyState;

	while(1)
	{
#ifdef	KeyLeft_Pin		 //如果定义了KeyLeft，就可以检测KeyLeft
		keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //PA6=KeyLeft,低输入有效,LED1
 8005082:	2180      	movs	r1, #128	@ 0x80
 8005084:	4836      	ldr	r0, [pc, #216]	@ (8005160 <ScanPressedKey+0xf4>)
 8005086:	f7fc ffe1 	bl	800204c <HAL_GPIO_ReadPin>
 800508a:	4603      	mov	r3, r0
 800508c:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 800508e:	7afb      	ldrb	r3, [r7, #11]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d10d      	bne.n	80050b0 <ScanPressedKey+0x44>
		{
			HAL_Delay(btnDelay);  //前抖动期
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f7fc f969 	bl	800136c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //再采样
 800509a:	2180      	movs	r1, #128	@ 0x80
 800509c:	4830      	ldr	r0, [pc, #192]	@ (8005160 <ScanPressedKey+0xf4>)
 800509e:	f7fc ffd5 	bl	800204c <HAL_GPIO_ReadPin>
 80050a2:	4603      	mov	r3, r0
 80050a4:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 80050a6:	7afb      	ldrb	r3, [r7, #11]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <ScanPressedKey+0x44>
				return	KEY_LEFT;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e052      	b.n	8005156 <ScanPressedKey+0xea>
		}
#endif

#ifdef	KeyRight_Pin 	//如果定义了KeyRight，就可以检测KeyRight
		keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin); //PA0=KeyRight,低输入有效,LED0
 80050b0:	2104      	movs	r1, #4
 80050b2:	482c      	ldr	r0, [pc, #176]	@ (8005164 <ScanPressedKey+0xf8>)
 80050b4:	f7fc ffca 	bl	800204c <HAL_GPIO_ReadPin>
 80050b8:	4603      	mov	r3, r0
 80050ba:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 80050bc:	7afb      	ldrb	r3, [r7, #11]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10d      	bne.n	80050de <ScanPressedKey+0x72>
		{
			HAL_Delay(btnDelay); //前抖动期
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f7fc f952 	bl	800136c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin);//再采样
 80050c8:	2104      	movs	r1, #4
 80050ca:	4826      	ldr	r0, [pc, #152]	@ (8005164 <ScanPressedKey+0xf8>)
 80050cc:	f7fc ffbe 	bl	800204c <HAL_GPIO_ReadPin>
 80050d0:	4603      	mov	r3, r0
 80050d2:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 80050d4:	7afb      	ldrb	r3, [r7, #11]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <ScanPressedKey+0x72>
				return	KEY_RIGHT;
 80050da:	2302      	movs	r3, #2
 80050dc:	e03b      	b.n	8005156 <ScanPressedKey+0xea>
		}
#endif

#ifdef	KeyDown_Pin		//如果定义了KeyDown，就可以检测KeyDown
		keyState=HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin); //PA1=KeyDown,输入低电平时蜂鸣
 80050de:	2108      	movs	r1, #8
 80050e0:	4821      	ldr	r0, [pc, #132]	@ (8005168 <ScanPressedKey+0xfc>)
 80050e2:	f7fc ffb3 	bl	800204c <HAL_GPIO_ReadPin>
 80050e6:	4603      	mov	r3, r0
 80050e8:	72fb      	strb	r3, [r7, #11]
		if (keyState==GPIO_PIN_RESET)
 80050ea:	7afb      	ldrb	r3, [r7, #11]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10d      	bne.n	800510c <ScanPressedKey+0xa0>
		{
			HAL_Delay(btnDelay); //前抖动期
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f7fc f93b 	bl	800136c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin);//再采样
 80050f6:	2108      	movs	r1, #8
 80050f8:	481b      	ldr	r0, [pc, #108]	@ (8005168 <ScanPressedKey+0xfc>)
 80050fa:	f7fc ffa7 	bl	800204c <HAL_GPIO_ReadPin>
 80050fe:	4603      	mov	r3, r0
 8005100:	72fb      	strb	r3, [r7, #11]
			if (keyState ==GPIO_PIN_RESET)
 8005102:	7afb      	ldrb	r3, [r7, #11]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <ScanPressedKey+0xa0>
				return	KEY_DOWN;
 8005108:	2304      	movs	r3, #4
 800510a:	e024      	b.n	8005156 <ScanPressedKey+0xea>
		}
#endif

#ifdef	KeyUp_Pin		//如果定义了KeyUp，就可以检测KeyUp
		keyState=HAL_GPIO_ReadPin(KeyUp_GPIO_Port, KeyUp_Pin); //PA7=KeyUp,输出低电平时双闪
 800510c:	2101      	movs	r1, #1
 800510e:	4817      	ldr	r0, [pc, #92]	@ (800516c <ScanPressedKey+0x100>)
 8005110:	f7fc ff9c 	bl	800204c <HAL_GPIO_ReadPin>
 8005114:	4603      	mov	r3, r0
 8005116:	72fb      	strb	r3, [r7, #11]
		if (keyState== GPIO_PIN_RESET)
 8005118:	7afb      	ldrb	r3, [r7, #11]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10d      	bne.n	800513a <ScanPressedKey+0xce>
		{
			HAL_Delay(btnDelay); //10ms 抖动期
 800511e:	68f8      	ldr	r0, [r7, #12]
 8005120:	f7fc f924 	bl	800136c <HAL_Delay>
			keyState=HAL_GPIO_ReadPin(KeyUp_GPIO_Port, KeyUp_Pin);//再采样
 8005124:	2101      	movs	r1, #1
 8005126:	4811      	ldr	r0, [pc, #68]	@ (800516c <ScanPressedKey+0x100>)
 8005128:	f7fc ff90 	bl	800204c <HAL_GPIO_ReadPin>
 800512c:	4603      	mov	r3, r0
 800512e:	72fb      	strb	r3, [r7, #11]
			if (keyState == GPIO_PIN_RESET)
 8005130:	7afb      	ldrb	r3, [r7, #11]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <ScanPressedKey+0xce>
				return	KEY_UP;
 8005136:	2303      	movs	r3, #3
 8005138:	e00d      	b.n	8005156 <ScanPressedKey+0xea>
		}
#endif

		if (timeout != KEY_WAIT_ALWAYS)  //没有按键按下时，会计算超时，timeout时退出
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d0a0      	beq.n	8005082 <ScanPressedKey+0x16>
		{
			if ((HAL_GetTick() - tickstart) > timeout)
 8005140:	f7fc f908 	bl	8001354 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	429a      	cmp	r2, r3
 800514e:	d300      	bcc.n	8005152 <ScanPressedKey+0xe6>
		keyState=HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin); //PA6=KeyLeft,低输入有效,LED1
 8005150:	e797      	b.n	8005082 <ScanPressedKey+0x16>
				break;
 8005152:	bf00      	nop
		}
	}

	return	key;
 8005154:	7dfb      	ldrb	r3, [r7, #23]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3718      	adds	r7, #24
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	40021400 	.word	0x40021400
 8005164:	40020400 	.word	0x40020400
 8005168:	40020c00 	.word	0x40020c00
 800516c:	40020000 	.word	0x40020000

08005170 <std>:
 8005170:	2300      	movs	r3, #0
 8005172:	b510      	push	{r4, lr}
 8005174:	4604      	mov	r4, r0
 8005176:	e9c0 3300 	strd	r3, r3, [r0]
 800517a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800517e:	6083      	str	r3, [r0, #8]
 8005180:	8181      	strh	r1, [r0, #12]
 8005182:	6643      	str	r3, [r0, #100]	@ 0x64
 8005184:	81c2      	strh	r2, [r0, #14]
 8005186:	6183      	str	r3, [r0, #24]
 8005188:	4619      	mov	r1, r3
 800518a:	2208      	movs	r2, #8
 800518c:	305c      	adds	r0, #92	@ 0x5c
 800518e:	f000 f9f9 	bl	8005584 <memset>
 8005192:	4b0d      	ldr	r3, [pc, #52]	@ (80051c8 <std+0x58>)
 8005194:	6263      	str	r3, [r4, #36]	@ 0x24
 8005196:	4b0d      	ldr	r3, [pc, #52]	@ (80051cc <std+0x5c>)
 8005198:	62a3      	str	r3, [r4, #40]	@ 0x28
 800519a:	4b0d      	ldr	r3, [pc, #52]	@ (80051d0 <std+0x60>)
 800519c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800519e:	4b0d      	ldr	r3, [pc, #52]	@ (80051d4 <std+0x64>)
 80051a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80051a2:	4b0d      	ldr	r3, [pc, #52]	@ (80051d8 <std+0x68>)
 80051a4:	6224      	str	r4, [r4, #32]
 80051a6:	429c      	cmp	r4, r3
 80051a8:	d006      	beq.n	80051b8 <std+0x48>
 80051aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80051ae:	4294      	cmp	r4, r2
 80051b0:	d002      	beq.n	80051b8 <std+0x48>
 80051b2:	33d0      	adds	r3, #208	@ 0xd0
 80051b4:	429c      	cmp	r4, r3
 80051b6:	d105      	bne.n	80051c4 <std+0x54>
 80051b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80051bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051c0:	f000 ba58 	b.w	8005674 <__retarget_lock_init_recursive>
 80051c4:	bd10      	pop	{r4, pc}
 80051c6:	bf00      	nop
 80051c8:	080053d5 	.word	0x080053d5
 80051cc:	080053f7 	.word	0x080053f7
 80051d0:	0800542f 	.word	0x0800542f
 80051d4:	08005453 	.word	0x08005453
 80051d8:	20000660 	.word	0x20000660

080051dc <stdio_exit_handler>:
 80051dc:	4a02      	ldr	r2, [pc, #8]	@ (80051e8 <stdio_exit_handler+0xc>)
 80051de:	4903      	ldr	r1, [pc, #12]	@ (80051ec <stdio_exit_handler+0x10>)
 80051e0:	4803      	ldr	r0, [pc, #12]	@ (80051f0 <stdio_exit_handler+0x14>)
 80051e2:	f000 b869 	b.w	80052b8 <_fwalk_sglue>
 80051e6:	bf00      	nop
 80051e8:	2000000c 	.word	0x2000000c
 80051ec:	08005f11 	.word	0x08005f11
 80051f0:	2000001c 	.word	0x2000001c

080051f4 <cleanup_stdio>:
 80051f4:	6841      	ldr	r1, [r0, #4]
 80051f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005228 <cleanup_stdio+0x34>)
 80051f8:	4299      	cmp	r1, r3
 80051fa:	b510      	push	{r4, lr}
 80051fc:	4604      	mov	r4, r0
 80051fe:	d001      	beq.n	8005204 <cleanup_stdio+0x10>
 8005200:	f000 fe86 	bl	8005f10 <_fflush_r>
 8005204:	68a1      	ldr	r1, [r4, #8]
 8005206:	4b09      	ldr	r3, [pc, #36]	@ (800522c <cleanup_stdio+0x38>)
 8005208:	4299      	cmp	r1, r3
 800520a:	d002      	beq.n	8005212 <cleanup_stdio+0x1e>
 800520c:	4620      	mov	r0, r4
 800520e:	f000 fe7f 	bl	8005f10 <_fflush_r>
 8005212:	68e1      	ldr	r1, [r4, #12]
 8005214:	4b06      	ldr	r3, [pc, #24]	@ (8005230 <cleanup_stdio+0x3c>)
 8005216:	4299      	cmp	r1, r3
 8005218:	d004      	beq.n	8005224 <cleanup_stdio+0x30>
 800521a:	4620      	mov	r0, r4
 800521c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005220:	f000 be76 	b.w	8005f10 <_fflush_r>
 8005224:	bd10      	pop	{r4, pc}
 8005226:	bf00      	nop
 8005228:	20000660 	.word	0x20000660
 800522c:	200006c8 	.word	0x200006c8
 8005230:	20000730 	.word	0x20000730

08005234 <global_stdio_init.part.0>:
 8005234:	b510      	push	{r4, lr}
 8005236:	4b0b      	ldr	r3, [pc, #44]	@ (8005264 <global_stdio_init.part.0+0x30>)
 8005238:	4c0b      	ldr	r4, [pc, #44]	@ (8005268 <global_stdio_init.part.0+0x34>)
 800523a:	4a0c      	ldr	r2, [pc, #48]	@ (800526c <global_stdio_init.part.0+0x38>)
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	4620      	mov	r0, r4
 8005240:	2200      	movs	r2, #0
 8005242:	2104      	movs	r1, #4
 8005244:	f7ff ff94 	bl	8005170 <std>
 8005248:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800524c:	2201      	movs	r2, #1
 800524e:	2109      	movs	r1, #9
 8005250:	f7ff ff8e 	bl	8005170 <std>
 8005254:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005258:	2202      	movs	r2, #2
 800525a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800525e:	2112      	movs	r1, #18
 8005260:	f7ff bf86 	b.w	8005170 <std>
 8005264:	20000798 	.word	0x20000798
 8005268:	20000660 	.word	0x20000660
 800526c:	080051dd 	.word	0x080051dd

08005270 <__sfp_lock_acquire>:
 8005270:	4801      	ldr	r0, [pc, #4]	@ (8005278 <__sfp_lock_acquire+0x8>)
 8005272:	f000 ba00 	b.w	8005676 <__retarget_lock_acquire_recursive>
 8005276:	bf00      	nop
 8005278:	200007a1 	.word	0x200007a1

0800527c <__sfp_lock_release>:
 800527c:	4801      	ldr	r0, [pc, #4]	@ (8005284 <__sfp_lock_release+0x8>)
 800527e:	f000 b9fb 	b.w	8005678 <__retarget_lock_release_recursive>
 8005282:	bf00      	nop
 8005284:	200007a1 	.word	0x200007a1

08005288 <__sinit>:
 8005288:	b510      	push	{r4, lr}
 800528a:	4604      	mov	r4, r0
 800528c:	f7ff fff0 	bl	8005270 <__sfp_lock_acquire>
 8005290:	6a23      	ldr	r3, [r4, #32]
 8005292:	b11b      	cbz	r3, 800529c <__sinit+0x14>
 8005294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005298:	f7ff bff0 	b.w	800527c <__sfp_lock_release>
 800529c:	4b04      	ldr	r3, [pc, #16]	@ (80052b0 <__sinit+0x28>)
 800529e:	6223      	str	r3, [r4, #32]
 80052a0:	4b04      	ldr	r3, [pc, #16]	@ (80052b4 <__sinit+0x2c>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1f5      	bne.n	8005294 <__sinit+0xc>
 80052a8:	f7ff ffc4 	bl	8005234 <global_stdio_init.part.0>
 80052ac:	e7f2      	b.n	8005294 <__sinit+0xc>
 80052ae:	bf00      	nop
 80052b0:	080051f5 	.word	0x080051f5
 80052b4:	20000798 	.word	0x20000798

080052b8 <_fwalk_sglue>:
 80052b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052bc:	4607      	mov	r7, r0
 80052be:	4688      	mov	r8, r1
 80052c0:	4614      	mov	r4, r2
 80052c2:	2600      	movs	r6, #0
 80052c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052c8:	f1b9 0901 	subs.w	r9, r9, #1
 80052cc:	d505      	bpl.n	80052da <_fwalk_sglue+0x22>
 80052ce:	6824      	ldr	r4, [r4, #0]
 80052d0:	2c00      	cmp	r4, #0
 80052d2:	d1f7      	bne.n	80052c4 <_fwalk_sglue+0xc>
 80052d4:	4630      	mov	r0, r6
 80052d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052da:	89ab      	ldrh	r3, [r5, #12]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d907      	bls.n	80052f0 <_fwalk_sglue+0x38>
 80052e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052e4:	3301      	adds	r3, #1
 80052e6:	d003      	beq.n	80052f0 <_fwalk_sglue+0x38>
 80052e8:	4629      	mov	r1, r5
 80052ea:	4638      	mov	r0, r7
 80052ec:	47c0      	blx	r8
 80052ee:	4306      	orrs	r6, r0
 80052f0:	3568      	adds	r5, #104	@ 0x68
 80052f2:	e7e9      	b.n	80052c8 <_fwalk_sglue+0x10>

080052f4 <iprintf>:
 80052f4:	b40f      	push	{r0, r1, r2, r3}
 80052f6:	b507      	push	{r0, r1, r2, lr}
 80052f8:	4906      	ldr	r1, [pc, #24]	@ (8005314 <iprintf+0x20>)
 80052fa:	ab04      	add	r3, sp, #16
 80052fc:	6808      	ldr	r0, [r1, #0]
 80052fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005302:	6881      	ldr	r1, [r0, #8]
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	f000 fadb 	bl	80058c0 <_vfiprintf_r>
 800530a:	b003      	add	sp, #12
 800530c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005310:	b004      	add	sp, #16
 8005312:	4770      	bx	lr
 8005314:	20000018 	.word	0x20000018

08005318 <_puts_r>:
 8005318:	6a03      	ldr	r3, [r0, #32]
 800531a:	b570      	push	{r4, r5, r6, lr}
 800531c:	6884      	ldr	r4, [r0, #8]
 800531e:	4605      	mov	r5, r0
 8005320:	460e      	mov	r6, r1
 8005322:	b90b      	cbnz	r3, 8005328 <_puts_r+0x10>
 8005324:	f7ff ffb0 	bl	8005288 <__sinit>
 8005328:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800532a:	07db      	lsls	r3, r3, #31
 800532c:	d405      	bmi.n	800533a <_puts_r+0x22>
 800532e:	89a3      	ldrh	r3, [r4, #12]
 8005330:	0598      	lsls	r0, r3, #22
 8005332:	d402      	bmi.n	800533a <_puts_r+0x22>
 8005334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005336:	f000 f99e 	bl	8005676 <__retarget_lock_acquire_recursive>
 800533a:	89a3      	ldrh	r3, [r4, #12]
 800533c:	0719      	lsls	r1, r3, #28
 800533e:	d502      	bpl.n	8005346 <_puts_r+0x2e>
 8005340:	6923      	ldr	r3, [r4, #16]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d135      	bne.n	80053b2 <_puts_r+0x9a>
 8005346:	4621      	mov	r1, r4
 8005348:	4628      	mov	r0, r5
 800534a:	f000 f8c5 	bl	80054d8 <__swsetup_r>
 800534e:	b380      	cbz	r0, 80053b2 <_puts_r+0x9a>
 8005350:	f04f 35ff 	mov.w	r5, #4294967295
 8005354:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005356:	07da      	lsls	r2, r3, #31
 8005358:	d405      	bmi.n	8005366 <_puts_r+0x4e>
 800535a:	89a3      	ldrh	r3, [r4, #12]
 800535c:	059b      	lsls	r3, r3, #22
 800535e:	d402      	bmi.n	8005366 <_puts_r+0x4e>
 8005360:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005362:	f000 f989 	bl	8005678 <__retarget_lock_release_recursive>
 8005366:	4628      	mov	r0, r5
 8005368:	bd70      	pop	{r4, r5, r6, pc}
 800536a:	2b00      	cmp	r3, #0
 800536c:	da04      	bge.n	8005378 <_puts_r+0x60>
 800536e:	69a2      	ldr	r2, [r4, #24]
 8005370:	429a      	cmp	r2, r3
 8005372:	dc17      	bgt.n	80053a4 <_puts_r+0x8c>
 8005374:	290a      	cmp	r1, #10
 8005376:	d015      	beq.n	80053a4 <_puts_r+0x8c>
 8005378:	6823      	ldr	r3, [r4, #0]
 800537a:	1c5a      	adds	r2, r3, #1
 800537c:	6022      	str	r2, [r4, #0]
 800537e:	7019      	strb	r1, [r3, #0]
 8005380:	68a3      	ldr	r3, [r4, #8]
 8005382:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005386:	3b01      	subs	r3, #1
 8005388:	60a3      	str	r3, [r4, #8]
 800538a:	2900      	cmp	r1, #0
 800538c:	d1ed      	bne.n	800536a <_puts_r+0x52>
 800538e:	2b00      	cmp	r3, #0
 8005390:	da11      	bge.n	80053b6 <_puts_r+0x9e>
 8005392:	4622      	mov	r2, r4
 8005394:	210a      	movs	r1, #10
 8005396:	4628      	mov	r0, r5
 8005398:	f000 f85f 	bl	800545a <__swbuf_r>
 800539c:	3001      	adds	r0, #1
 800539e:	d0d7      	beq.n	8005350 <_puts_r+0x38>
 80053a0:	250a      	movs	r5, #10
 80053a2:	e7d7      	b.n	8005354 <_puts_r+0x3c>
 80053a4:	4622      	mov	r2, r4
 80053a6:	4628      	mov	r0, r5
 80053a8:	f000 f857 	bl	800545a <__swbuf_r>
 80053ac:	3001      	adds	r0, #1
 80053ae:	d1e7      	bne.n	8005380 <_puts_r+0x68>
 80053b0:	e7ce      	b.n	8005350 <_puts_r+0x38>
 80053b2:	3e01      	subs	r6, #1
 80053b4:	e7e4      	b.n	8005380 <_puts_r+0x68>
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	6022      	str	r2, [r4, #0]
 80053bc:	220a      	movs	r2, #10
 80053be:	701a      	strb	r2, [r3, #0]
 80053c0:	e7ee      	b.n	80053a0 <_puts_r+0x88>
	...

080053c4 <puts>:
 80053c4:	4b02      	ldr	r3, [pc, #8]	@ (80053d0 <puts+0xc>)
 80053c6:	4601      	mov	r1, r0
 80053c8:	6818      	ldr	r0, [r3, #0]
 80053ca:	f7ff bfa5 	b.w	8005318 <_puts_r>
 80053ce:	bf00      	nop
 80053d0:	20000018 	.word	0x20000018

080053d4 <__sread>:
 80053d4:	b510      	push	{r4, lr}
 80053d6:	460c      	mov	r4, r1
 80053d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053dc:	f000 f8fc 	bl	80055d8 <_read_r>
 80053e0:	2800      	cmp	r0, #0
 80053e2:	bfab      	itete	ge
 80053e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053e6:	89a3      	ldrhlt	r3, [r4, #12]
 80053e8:	181b      	addge	r3, r3, r0
 80053ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053ee:	bfac      	ite	ge
 80053f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053f2:	81a3      	strhlt	r3, [r4, #12]
 80053f4:	bd10      	pop	{r4, pc}

080053f6 <__swrite>:
 80053f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053fa:	461f      	mov	r7, r3
 80053fc:	898b      	ldrh	r3, [r1, #12]
 80053fe:	05db      	lsls	r3, r3, #23
 8005400:	4605      	mov	r5, r0
 8005402:	460c      	mov	r4, r1
 8005404:	4616      	mov	r6, r2
 8005406:	d505      	bpl.n	8005414 <__swrite+0x1e>
 8005408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800540c:	2302      	movs	r3, #2
 800540e:	2200      	movs	r2, #0
 8005410:	f000 f8d0 	bl	80055b4 <_lseek_r>
 8005414:	89a3      	ldrh	r3, [r4, #12]
 8005416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800541a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800541e:	81a3      	strh	r3, [r4, #12]
 8005420:	4632      	mov	r2, r6
 8005422:	463b      	mov	r3, r7
 8005424:	4628      	mov	r0, r5
 8005426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800542a:	f000 b8e7 	b.w	80055fc <_write_r>

0800542e <__sseek>:
 800542e:	b510      	push	{r4, lr}
 8005430:	460c      	mov	r4, r1
 8005432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005436:	f000 f8bd 	bl	80055b4 <_lseek_r>
 800543a:	1c43      	adds	r3, r0, #1
 800543c:	89a3      	ldrh	r3, [r4, #12]
 800543e:	bf15      	itete	ne
 8005440:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005442:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005446:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800544a:	81a3      	strheq	r3, [r4, #12]
 800544c:	bf18      	it	ne
 800544e:	81a3      	strhne	r3, [r4, #12]
 8005450:	bd10      	pop	{r4, pc}

08005452 <__sclose>:
 8005452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005456:	f000 b89d 	b.w	8005594 <_close_r>

0800545a <__swbuf_r>:
 800545a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800545c:	460e      	mov	r6, r1
 800545e:	4614      	mov	r4, r2
 8005460:	4605      	mov	r5, r0
 8005462:	b118      	cbz	r0, 800546c <__swbuf_r+0x12>
 8005464:	6a03      	ldr	r3, [r0, #32]
 8005466:	b90b      	cbnz	r3, 800546c <__swbuf_r+0x12>
 8005468:	f7ff ff0e 	bl	8005288 <__sinit>
 800546c:	69a3      	ldr	r3, [r4, #24]
 800546e:	60a3      	str	r3, [r4, #8]
 8005470:	89a3      	ldrh	r3, [r4, #12]
 8005472:	071a      	lsls	r2, r3, #28
 8005474:	d501      	bpl.n	800547a <__swbuf_r+0x20>
 8005476:	6923      	ldr	r3, [r4, #16]
 8005478:	b943      	cbnz	r3, 800548c <__swbuf_r+0x32>
 800547a:	4621      	mov	r1, r4
 800547c:	4628      	mov	r0, r5
 800547e:	f000 f82b 	bl	80054d8 <__swsetup_r>
 8005482:	b118      	cbz	r0, 800548c <__swbuf_r+0x32>
 8005484:	f04f 37ff 	mov.w	r7, #4294967295
 8005488:	4638      	mov	r0, r7
 800548a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	6922      	ldr	r2, [r4, #16]
 8005490:	1a98      	subs	r0, r3, r2
 8005492:	6963      	ldr	r3, [r4, #20]
 8005494:	b2f6      	uxtb	r6, r6
 8005496:	4283      	cmp	r3, r0
 8005498:	4637      	mov	r7, r6
 800549a:	dc05      	bgt.n	80054a8 <__swbuf_r+0x4e>
 800549c:	4621      	mov	r1, r4
 800549e:	4628      	mov	r0, r5
 80054a0:	f000 fd36 	bl	8005f10 <_fflush_r>
 80054a4:	2800      	cmp	r0, #0
 80054a6:	d1ed      	bne.n	8005484 <__swbuf_r+0x2a>
 80054a8:	68a3      	ldr	r3, [r4, #8]
 80054aa:	3b01      	subs	r3, #1
 80054ac:	60a3      	str	r3, [r4, #8]
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	6022      	str	r2, [r4, #0]
 80054b4:	701e      	strb	r6, [r3, #0]
 80054b6:	6962      	ldr	r2, [r4, #20]
 80054b8:	1c43      	adds	r3, r0, #1
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d004      	beq.n	80054c8 <__swbuf_r+0x6e>
 80054be:	89a3      	ldrh	r3, [r4, #12]
 80054c0:	07db      	lsls	r3, r3, #31
 80054c2:	d5e1      	bpl.n	8005488 <__swbuf_r+0x2e>
 80054c4:	2e0a      	cmp	r6, #10
 80054c6:	d1df      	bne.n	8005488 <__swbuf_r+0x2e>
 80054c8:	4621      	mov	r1, r4
 80054ca:	4628      	mov	r0, r5
 80054cc:	f000 fd20 	bl	8005f10 <_fflush_r>
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d0d9      	beq.n	8005488 <__swbuf_r+0x2e>
 80054d4:	e7d6      	b.n	8005484 <__swbuf_r+0x2a>
	...

080054d8 <__swsetup_r>:
 80054d8:	b538      	push	{r3, r4, r5, lr}
 80054da:	4b29      	ldr	r3, [pc, #164]	@ (8005580 <__swsetup_r+0xa8>)
 80054dc:	4605      	mov	r5, r0
 80054de:	6818      	ldr	r0, [r3, #0]
 80054e0:	460c      	mov	r4, r1
 80054e2:	b118      	cbz	r0, 80054ec <__swsetup_r+0x14>
 80054e4:	6a03      	ldr	r3, [r0, #32]
 80054e6:	b90b      	cbnz	r3, 80054ec <__swsetup_r+0x14>
 80054e8:	f7ff fece 	bl	8005288 <__sinit>
 80054ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054f0:	0719      	lsls	r1, r3, #28
 80054f2:	d422      	bmi.n	800553a <__swsetup_r+0x62>
 80054f4:	06da      	lsls	r2, r3, #27
 80054f6:	d407      	bmi.n	8005508 <__swsetup_r+0x30>
 80054f8:	2209      	movs	r2, #9
 80054fa:	602a      	str	r2, [r5, #0]
 80054fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005500:	81a3      	strh	r3, [r4, #12]
 8005502:	f04f 30ff 	mov.w	r0, #4294967295
 8005506:	e033      	b.n	8005570 <__swsetup_r+0x98>
 8005508:	0758      	lsls	r0, r3, #29
 800550a:	d512      	bpl.n	8005532 <__swsetup_r+0x5a>
 800550c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800550e:	b141      	cbz	r1, 8005522 <__swsetup_r+0x4a>
 8005510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005514:	4299      	cmp	r1, r3
 8005516:	d002      	beq.n	800551e <__swsetup_r+0x46>
 8005518:	4628      	mov	r0, r5
 800551a:	f000 f8af 	bl	800567c <_free_r>
 800551e:	2300      	movs	r3, #0
 8005520:	6363      	str	r3, [r4, #52]	@ 0x34
 8005522:	89a3      	ldrh	r3, [r4, #12]
 8005524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005528:	81a3      	strh	r3, [r4, #12]
 800552a:	2300      	movs	r3, #0
 800552c:	6063      	str	r3, [r4, #4]
 800552e:	6923      	ldr	r3, [r4, #16]
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	89a3      	ldrh	r3, [r4, #12]
 8005534:	f043 0308 	orr.w	r3, r3, #8
 8005538:	81a3      	strh	r3, [r4, #12]
 800553a:	6923      	ldr	r3, [r4, #16]
 800553c:	b94b      	cbnz	r3, 8005552 <__swsetup_r+0x7a>
 800553e:	89a3      	ldrh	r3, [r4, #12]
 8005540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005548:	d003      	beq.n	8005552 <__swsetup_r+0x7a>
 800554a:	4621      	mov	r1, r4
 800554c:	4628      	mov	r0, r5
 800554e:	f000 fd2d 	bl	8005fac <__smakebuf_r>
 8005552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005556:	f013 0201 	ands.w	r2, r3, #1
 800555a:	d00a      	beq.n	8005572 <__swsetup_r+0x9a>
 800555c:	2200      	movs	r2, #0
 800555e:	60a2      	str	r2, [r4, #8]
 8005560:	6962      	ldr	r2, [r4, #20]
 8005562:	4252      	negs	r2, r2
 8005564:	61a2      	str	r2, [r4, #24]
 8005566:	6922      	ldr	r2, [r4, #16]
 8005568:	b942      	cbnz	r2, 800557c <__swsetup_r+0xa4>
 800556a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800556e:	d1c5      	bne.n	80054fc <__swsetup_r+0x24>
 8005570:	bd38      	pop	{r3, r4, r5, pc}
 8005572:	0799      	lsls	r1, r3, #30
 8005574:	bf58      	it	pl
 8005576:	6962      	ldrpl	r2, [r4, #20]
 8005578:	60a2      	str	r2, [r4, #8]
 800557a:	e7f4      	b.n	8005566 <__swsetup_r+0x8e>
 800557c:	2000      	movs	r0, #0
 800557e:	e7f7      	b.n	8005570 <__swsetup_r+0x98>
 8005580:	20000018 	.word	0x20000018

08005584 <memset>:
 8005584:	4402      	add	r2, r0
 8005586:	4603      	mov	r3, r0
 8005588:	4293      	cmp	r3, r2
 800558a:	d100      	bne.n	800558e <memset+0xa>
 800558c:	4770      	bx	lr
 800558e:	f803 1b01 	strb.w	r1, [r3], #1
 8005592:	e7f9      	b.n	8005588 <memset+0x4>

08005594 <_close_r>:
 8005594:	b538      	push	{r3, r4, r5, lr}
 8005596:	4d06      	ldr	r5, [pc, #24]	@ (80055b0 <_close_r+0x1c>)
 8005598:	2300      	movs	r3, #0
 800559a:	4604      	mov	r4, r0
 800559c:	4608      	mov	r0, r1
 800559e:	602b      	str	r3, [r5, #0]
 80055a0:	f7fb fcf7 	bl	8000f92 <_close>
 80055a4:	1c43      	adds	r3, r0, #1
 80055a6:	d102      	bne.n	80055ae <_close_r+0x1a>
 80055a8:	682b      	ldr	r3, [r5, #0]
 80055aa:	b103      	cbz	r3, 80055ae <_close_r+0x1a>
 80055ac:	6023      	str	r3, [r4, #0]
 80055ae:	bd38      	pop	{r3, r4, r5, pc}
 80055b0:	2000079c 	.word	0x2000079c

080055b4 <_lseek_r>:
 80055b4:	b538      	push	{r3, r4, r5, lr}
 80055b6:	4d07      	ldr	r5, [pc, #28]	@ (80055d4 <_lseek_r+0x20>)
 80055b8:	4604      	mov	r4, r0
 80055ba:	4608      	mov	r0, r1
 80055bc:	4611      	mov	r1, r2
 80055be:	2200      	movs	r2, #0
 80055c0:	602a      	str	r2, [r5, #0]
 80055c2:	461a      	mov	r2, r3
 80055c4:	f7fb fd0c 	bl	8000fe0 <_lseek>
 80055c8:	1c43      	adds	r3, r0, #1
 80055ca:	d102      	bne.n	80055d2 <_lseek_r+0x1e>
 80055cc:	682b      	ldr	r3, [r5, #0]
 80055ce:	b103      	cbz	r3, 80055d2 <_lseek_r+0x1e>
 80055d0:	6023      	str	r3, [r4, #0]
 80055d2:	bd38      	pop	{r3, r4, r5, pc}
 80055d4:	2000079c 	.word	0x2000079c

080055d8 <_read_r>:
 80055d8:	b538      	push	{r3, r4, r5, lr}
 80055da:	4d07      	ldr	r5, [pc, #28]	@ (80055f8 <_read_r+0x20>)
 80055dc:	4604      	mov	r4, r0
 80055de:	4608      	mov	r0, r1
 80055e0:	4611      	mov	r1, r2
 80055e2:	2200      	movs	r2, #0
 80055e4:	602a      	str	r2, [r5, #0]
 80055e6:	461a      	mov	r2, r3
 80055e8:	f7fb fc9a 	bl	8000f20 <_read>
 80055ec:	1c43      	adds	r3, r0, #1
 80055ee:	d102      	bne.n	80055f6 <_read_r+0x1e>
 80055f0:	682b      	ldr	r3, [r5, #0]
 80055f2:	b103      	cbz	r3, 80055f6 <_read_r+0x1e>
 80055f4:	6023      	str	r3, [r4, #0]
 80055f6:	bd38      	pop	{r3, r4, r5, pc}
 80055f8:	2000079c 	.word	0x2000079c

080055fc <_write_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	4d07      	ldr	r5, [pc, #28]	@ (800561c <_write_r+0x20>)
 8005600:	4604      	mov	r4, r0
 8005602:	4608      	mov	r0, r1
 8005604:	4611      	mov	r1, r2
 8005606:	2200      	movs	r2, #0
 8005608:	602a      	str	r2, [r5, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	f7fb fca5 	bl	8000f5a <_write>
 8005610:	1c43      	adds	r3, r0, #1
 8005612:	d102      	bne.n	800561a <_write_r+0x1e>
 8005614:	682b      	ldr	r3, [r5, #0]
 8005616:	b103      	cbz	r3, 800561a <_write_r+0x1e>
 8005618:	6023      	str	r3, [r4, #0]
 800561a:	bd38      	pop	{r3, r4, r5, pc}
 800561c:	2000079c 	.word	0x2000079c

08005620 <__errno>:
 8005620:	4b01      	ldr	r3, [pc, #4]	@ (8005628 <__errno+0x8>)
 8005622:	6818      	ldr	r0, [r3, #0]
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	20000018 	.word	0x20000018

0800562c <__libc_init_array>:
 800562c:	b570      	push	{r4, r5, r6, lr}
 800562e:	4d0d      	ldr	r5, [pc, #52]	@ (8005664 <__libc_init_array+0x38>)
 8005630:	4c0d      	ldr	r4, [pc, #52]	@ (8005668 <__libc_init_array+0x3c>)
 8005632:	1b64      	subs	r4, r4, r5
 8005634:	10a4      	asrs	r4, r4, #2
 8005636:	2600      	movs	r6, #0
 8005638:	42a6      	cmp	r6, r4
 800563a:	d109      	bne.n	8005650 <__libc_init_array+0x24>
 800563c:	4d0b      	ldr	r5, [pc, #44]	@ (800566c <__libc_init_array+0x40>)
 800563e:	4c0c      	ldr	r4, [pc, #48]	@ (8005670 <__libc_init_array+0x44>)
 8005640:	f000 fd22 	bl	8006088 <_init>
 8005644:	1b64      	subs	r4, r4, r5
 8005646:	10a4      	asrs	r4, r4, #2
 8005648:	2600      	movs	r6, #0
 800564a:	42a6      	cmp	r6, r4
 800564c:	d105      	bne.n	800565a <__libc_init_array+0x2e>
 800564e:	bd70      	pop	{r4, r5, r6, pc}
 8005650:	f855 3b04 	ldr.w	r3, [r5], #4
 8005654:	4798      	blx	r3
 8005656:	3601      	adds	r6, #1
 8005658:	e7ee      	b.n	8005638 <__libc_init_array+0xc>
 800565a:	f855 3b04 	ldr.w	r3, [r5], #4
 800565e:	4798      	blx	r3
 8005660:	3601      	adds	r6, #1
 8005662:	e7f2      	b.n	800564a <__libc_init_array+0x1e>
 8005664:	08006530 	.word	0x08006530
 8005668:	08006530 	.word	0x08006530
 800566c:	08006530 	.word	0x08006530
 8005670:	08006534 	.word	0x08006534

08005674 <__retarget_lock_init_recursive>:
 8005674:	4770      	bx	lr

08005676 <__retarget_lock_acquire_recursive>:
 8005676:	4770      	bx	lr

08005678 <__retarget_lock_release_recursive>:
 8005678:	4770      	bx	lr
	...

0800567c <_free_r>:
 800567c:	b538      	push	{r3, r4, r5, lr}
 800567e:	4605      	mov	r5, r0
 8005680:	2900      	cmp	r1, #0
 8005682:	d041      	beq.n	8005708 <_free_r+0x8c>
 8005684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005688:	1f0c      	subs	r4, r1, #4
 800568a:	2b00      	cmp	r3, #0
 800568c:	bfb8      	it	lt
 800568e:	18e4      	addlt	r4, r4, r3
 8005690:	f000 f8e0 	bl	8005854 <__malloc_lock>
 8005694:	4a1d      	ldr	r2, [pc, #116]	@ (800570c <_free_r+0x90>)
 8005696:	6813      	ldr	r3, [r2, #0]
 8005698:	b933      	cbnz	r3, 80056a8 <_free_r+0x2c>
 800569a:	6063      	str	r3, [r4, #4]
 800569c:	6014      	str	r4, [r2, #0]
 800569e:	4628      	mov	r0, r5
 80056a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056a4:	f000 b8dc 	b.w	8005860 <__malloc_unlock>
 80056a8:	42a3      	cmp	r3, r4
 80056aa:	d908      	bls.n	80056be <_free_r+0x42>
 80056ac:	6820      	ldr	r0, [r4, #0]
 80056ae:	1821      	adds	r1, r4, r0
 80056b0:	428b      	cmp	r3, r1
 80056b2:	bf01      	itttt	eq
 80056b4:	6819      	ldreq	r1, [r3, #0]
 80056b6:	685b      	ldreq	r3, [r3, #4]
 80056b8:	1809      	addeq	r1, r1, r0
 80056ba:	6021      	streq	r1, [r4, #0]
 80056bc:	e7ed      	b.n	800569a <_free_r+0x1e>
 80056be:	461a      	mov	r2, r3
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	b10b      	cbz	r3, 80056c8 <_free_r+0x4c>
 80056c4:	42a3      	cmp	r3, r4
 80056c6:	d9fa      	bls.n	80056be <_free_r+0x42>
 80056c8:	6811      	ldr	r1, [r2, #0]
 80056ca:	1850      	adds	r0, r2, r1
 80056cc:	42a0      	cmp	r0, r4
 80056ce:	d10b      	bne.n	80056e8 <_free_r+0x6c>
 80056d0:	6820      	ldr	r0, [r4, #0]
 80056d2:	4401      	add	r1, r0
 80056d4:	1850      	adds	r0, r2, r1
 80056d6:	4283      	cmp	r3, r0
 80056d8:	6011      	str	r1, [r2, #0]
 80056da:	d1e0      	bne.n	800569e <_free_r+0x22>
 80056dc:	6818      	ldr	r0, [r3, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	6053      	str	r3, [r2, #4]
 80056e2:	4408      	add	r0, r1
 80056e4:	6010      	str	r0, [r2, #0]
 80056e6:	e7da      	b.n	800569e <_free_r+0x22>
 80056e8:	d902      	bls.n	80056f0 <_free_r+0x74>
 80056ea:	230c      	movs	r3, #12
 80056ec:	602b      	str	r3, [r5, #0]
 80056ee:	e7d6      	b.n	800569e <_free_r+0x22>
 80056f0:	6820      	ldr	r0, [r4, #0]
 80056f2:	1821      	adds	r1, r4, r0
 80056f4:	428b      	cmp	r3, r1
 80056f6:	bf04      	itt	eq
 80056f8:	6819      	ldreq	r1, [r3, #0]
 80056fa:	685b      	ldreq	r3, [r3, #4]
 80056fc:	6063      	str	r3, [r4, #4]
 80056fe:	bf04      	itt	eq
 8005700:	1809      	addeq	r1, r1, r0
 8005702:	6021      	streq	r1, [r4, #0]
 8005704:	6054      	str	r4, [r2, #4]
 8005706:	e7ca      	b.n	800569e <_free_r+0x22>
 8005708:	bd38      	pop	{r3, r4, r5, pc}
 800570a:	bf00      	nop
 800570c:	200007a8 	.word	0x200007a8

08005710 <sbrk_aligned>:
 8005710:	b570      	push	{r4, r5, r6, lr}
 8005712:	4e0f      	ldr	r6, [pc, #60]	@ (8005750 <sbrk_aligned+0x40>)
 8005714:	460c      	mov	r4, r1
 8005716:	6831      	ldr	r1, [r6, #0]
 8005718:	4605      	mov	r5, r0
 800571a:	b911      	cbnz	r1, 8005722 <sbrk_aligned+0x12>
 800571c:	f000 fca4 	bl	8006068 <_sbrk_r>
 8005720:	6030      	str	r0, [r6, #0]
 8005722:	4621      	mov	r1, r4
 8005724:	4628      	mov	r0, r5
 8005726:	f000 fc9f 	bl	8006068 <_sbrk_r>
 800572a:	1c43      	adds	r3, r0, #1
 800572c:	d103      	bne.n	8005736 <sbrk_aligned+0x26>
 800572e:	f04f 34ff 	mov.w	r4, #4294967295
 8005732:	4620      	mov	r0, r4
 8005734:	bd70      	pop	{r4, r5, r6, pc}
 8005736:	1cc4      	adds	r4, r0, #3
 8005738:	f024 0403 	bic.w	r4, r4, #3
 800573c:	42a0      	cmp	r0, r4
 800573e:	d0f8      	beq.n	8005732 <sbrk_aligned+0x22>
 8005740:	1a21      	subs	r1, r4, r0
 8005742:	4628      	mov	r0, r5
 8005744:	f000 fc90 	bl	8006068 <_sbrk_r>
 8005748:	3001      	adds	r0, #1
 800574a:	d1f2      	bne.n	8005732 <sbrk_aligned+0x22>
 800574c:	e7ef      	b.n	800572e <sbrk_aligned+0x1e>
 800574e:	bf00      	nop
 8005750:	200007a4 	.word	0x200007a4

08005754 <_malloc_r>:
 8005754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005758:	1ccd      	adds	r5, r1, #3
 800575a:	f025 0503 	bic.w	r5, r5, #3
 800575e:	3508      	adds	r5, #8
 8005760:	2d0c      	cmp	r5, #12
 8005762:	bf38      	it	cc
 8005764:	250c      	movcc	r5, #12
 8005766:	2d00      	cmp	r5, #0
 8005768:	4606      	mov	r6, r0
 800576a:	db01      	blt.n	8005770 <_malloc_r+0x1c>
 800576c:	42a9      	cmp	r1, r5
 800576e:	d904      	bls.n	800577a <_malloc_r+0x26>
 8005770:	230c      	movs	r3, #12
 8005772:	6033      	str	r3, [r6, #0]
 8005774:	2000      	movs	r0, #0
 8005776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800577a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005850 <_malloc_r+0xfc>
 800577e:	f000 f869 	bl	8005854 <__malloc_lock>
 8005782:	f8d8 3000 	ldr.w	r3, [r8]
 8005786:	461c      	mov	r4, r3
 8005788:	bb44      	cbnz	r4, 80057dc <_malloc_r+0x88>
 800578a:	4629      	mov	r1, r5
 800578c:	4630      	mov	r0, r6
 800578e:	f7ff ffbf 	bl	8005710 <sbrk_aligned>
 8005792:	1c43      	adds	r3, r0, #1
 8005794:	4604      	mov	r4, r0
 8005796:	d158      	bne.n	800584a <_malloc_r+0xf6>
 8005798:	f8d8 4000 	ldr.w	r4, [r8]
 800579c:	4627      	mov	r7, r4
 800579e:	2f00      	cmp	r7, #0
 80057a0:	d143      	bne.n	800582a <_malloc_r+0xd6>
 80057a2:	2c00      	cmp	r4, #0
 80057a4:	d04b      	beq.n	800583e <_malloc_r+0xea>
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	4639      	mov	r1, r7
 80057aa:	4630      	mov	r0, r6
 80057ac:	eb04 0903 	add.w	r9, r4, r3
 80057b0:	f000 fc5a 	bl	8006068 <_sbrk_r>
 80057b4:	4581      	cmp	r9, r0
 80057b6:	d142      	bne.n	800583e <_malloc_r+0xea>
 80057b8:	6821      	ldr	r1, [r4, #0]
 80057ba:	1a6d      	subs	r5, r5, r1
 80057bc:	4629      	mov	r1, r5
 80057be:	4630      	mov	r0, r6
 80057c0:	f7ff ffa6 	bl	8005710 <sbrk_aligned>
 80057c4:	3001      	adds	r0, #1
 80057c6:	d03a      	beq.n	800583e <_malloc_r+0xea>
 80057c8:	6823      	ldr	r3, [r4, #0]
 80057ca:	442b      	add	r3, r5
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	f8d8 3000 	ldr.w	r3, [r8]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	bb62      	cbnz	r2, 8005830 <_malloc_r+0xdc>
 80057d6:	f8c8 7000 	str.w	r7, [r8]
 80057da:	e00f      	b.n	80057fc <_malloc_r+0xa8>
 80057dc:	6822      	ldr	r2, [r4, #0]
 80057de:	1b52      	subs	r2, r2, r5
 80057e0:	d420      	bmi.n	8005824 <_malloc_r+0xd0>
 80057e2:	2a0b      	cmp	r2, #11
 80057e4:	d917      	bls.n	8005816 <_malloc_r+0xc2>
 80057e6:	1961      	adds	r1, r4, r5
 80057e8:	42a3      	cmp	r3, r4
 80057ea:	6025      	str	r5, [r4, #0]
 80057ec:	bf18      	it	ne
 80057ee:	6059      	strne	r1, [r3, #4]
 80057f0:	6863      	ldr	r3, [r4, #4]
 80057f2:	bf08      	it	eq
 80057f4:	f8c8 1000 	streq.w	r1, [r8]
 80057f8:	5162      	str	r2, [r4, r5]
 80057fa:	604b      	str	r3, [r1, #4]
 80057fc:	4630      	mov	r0, r6
 80057fe:	f000 f82f 	bl	8005860 <__malloc_unlock>
 8005802:	f104 000b 	add.w	r0, r4, #11
 8005806:	1d23      	adds	r3, r4, #4
 8005808:	f020 0007 	bic.w	r0, r0, #7
 800580c:	1ac2      	subs	r2, r0, r3
 800580e:	bf1c      	itt	ne
 8005810:	1a1b      	subne	r3, r3, r0
 8005812:	50a3      	strne	r3, [r4, r2]
 8005814:	e7af      	b.n	8005776 <_malloc_r+0x22>
 8005816:	6862      	ldr	r2, [r4, #4]
 8005818:	42a3      	cmp	r3, r4
 800581a:	bf0c      	ite	eq
 800581c:	f8c8 2000 	streq.w	r2, [r8]
 8005820:	605a      	strne	r2, [r3, #4]
 8005822:	e7eb      	b.n	80057fc <_malloc_r+0xa8>
 8005824:	4623      	mov	r3, r4
 8005826:	6864      	ldr	r4, [r4, #4]
 8005828:	e7ae      	b.n	8005788 <_malloc_r+0x34>
 800582a:	463c      	mov	r4, r7
 800582c:	687f      	ldr	r7, [r7, #4]
 800582e:	e7b6      	b.n	800579e <_malloc_r+0x4a>
 8005830:	461a      	mov	r2, r3
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	42a3      	cmp	r3, r4
 8005836:	d1fb      	bne.n	8005830 <_malloc_r+0xdc>
 8005838:	2300      	movs	r3, #0
 800583a:	6053      	str	r3, [r2, #4]
 800583c:	e7de      	b.n	80057fc <_malloc_r+0xa8>
 800583e:	230c      	movs	r3, #12
 8005840:	6033      	str	r3, [r6, #0]
 8005842:	4630      	mov	r0, r6
 8005844:	f000 f80c 	bl	8005860 <__malloc_unlock>
 8005848:	e794      	b.n	8005774 <_malloc_r+0x20>
 800584a:	6005      	str	r5, [r0, #0]
 800584c:	e7d6      	b.n	80057fc <_malloc_r+0xa8>
 800584e:	bf00      	nop
 8005850:	200007a8 	.word	0x200007a8

08005854 <__malloc_lock>:
 8005854:	4801      	ldr	r0, [pc, #4]	@ (800585c <__malloc_lock+0x8>)
 8005856:	f7ff bf0e 	b.w	8005676 <__retarget_lock_acquire_recursive>
 800585a:	bf00      	nop
 800585c:	200007a0 	.word	0x200007a0

08005860 <__malloc_unlock>:
 8005860:	4801      	ldr	r0, [pc, #4]	@ (8005868 <__malloc_unlock+0x8>)
 8005862:	f7ff bf09 	b.w	8005678 <__retarget_lock_release_recursive>
 8005866:	bf00      	nop
 8005868:	200007a0 	.word	0x200007a0

0800586c <__sfputc_r>:
 800586c:	6893      	ldr	r3, [r2, #8]
 800586e:	3b01      	subs	r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	b410      	push	{r4}
 8005874:	6093      	str	r3, [r2, #8]
 8005876:	da08      	bge.n	800588a <__sfputc_r+0x1e>
 8005878:	6994      	ldr	r4, [r2, #24]
 800587a:	42a3      	cmp	r3, r4
 800587c:	db01      	blt.n	8005882 <__sfputc_r+0x16>
 800587e:	290a      	cmp	r1, #10
 8005880:	d103      	bne.n	800588a <__sfputc_r+0x1e>
 8005882:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005886:	f7ff bde8 	b.w	800545a <__swbuf_r>
 800588a:	6813      	ldr	r3, [r2, #0]
 800588c:	1c58      	adds	r0, r3, #1
 800588e:	6010      	str	r0, [r2, #0]
 8005890:	7019      	strb	r1, [r3, #0]
 8005892:	4608      	mov	r0, r1
 8005894:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005898:	4770      	bx	lr

0800589a <__sfputs_r>:
 800589a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589c:	4606      	mov	r6, r0
 800589e:	460f      	mov	r7, r1
 80058a0:	4614      	mov	r4, r2
 80058a2:	18d5      	adds	r5, r2, r3
 80058a4:	42ac      	cmp	r4, r5
 80058a6:	d101      	bne.n	80058ac <__sfputs_r+0x12>
 80058a8:	2000      	movs	r0, #0
 80058aa:	e007      	b.n	80058bc <__sfputs_r+0x22>
 80058ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058b0:	463a      	mov	r2, r7
 80058b2:	4630      	mov	r0, r6
 80058b4:	f7ff ffda 	bl	800586c <__sfputc_r>
 80058b8:	1c43      	adds	r3, r0, #1
 80058ba:	d1f3      	bne.n	80058a4 <__sfputs_r+0xa>
 80058bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058c0 <_vfiprintf_r>:
 80058c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c4:	460d      	mov	r5, r1
 80058c6:	b09d      	sub	sp, #116	@ 0x74
 80058c8:	4614      	mov	r4, r2
 80058ca:	4698      	mov	r8, r3
 80058cc:	4606      	mov	r6, r0
 80058ce:	b118      	cbz	r0, 80058d8 <_vfiprintf_r+0x18>
 80058d0:	6a03      	ldr	r3, [r0, #32]
 80058d2:	b90b      	cbnz	r3, 80058d8 <_vfiprintf_r+0x18>
 80058d4:	f7ff fcd8 	bl	8005288 <__sinit>
 80058d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058da:	07d9      	lsls	r1, r3, #31
 80058dc:	d405      	bmi.n	80058ea <_vfiprintf_r+0x2a>
 80058de:	89ab      	ldrh	r3, [r5, #12]
 80058e0:	059a      	lsls	r2, r3, #22
 80058e2:	d402      	bmi.n	80058ea <_vfiprintf_r+0x2a>
 80058e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058e6:	f7ff fec6 	bl	8005676 <__retarget_lock_acquire_recursive>
 80058ea:	89ab      	ldrh	r3, [r5, #12]
 80058ec:	071b      	lsls	r3, r3, #28
 80058ee:	d501      	bpl.n	80058f4 <_vfiprintf_r+0x34>
 80058f0:	692b      	ldr	r3, [r5, #16]
 80058f2:	b99b      	cbnz	r3, 800591c <_vfiprintf_r+0x5c>
 80058f4:	4629      	mov	r1, r5
 80058f6:	4630      	mov	r0, r6
 80058f8:	f7ff fdee 	bl	80054d8 <__swsetup_r>
 80058fc:	b170      	cbz	r0, 800591c <_vfiprintf_r+0x5c>
 80058fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005900:	07dc      	lsls	r4, r3, #31
 8005902:	d504      	bpl.n	800590e <_vfiprintf_r+0x4e>
 8005904:	f04f 30ff 	mov.w	r0, #4294967295
 8005908:	b01d      	add	sp, #116	@ 0x74
 800590a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590e:	89ab      	ldrh	r3, [r5, #12]
 8005910:	0598      	lsls	r0, r3, #22
 8005912:	d4f7      	bmi.n	8005904 <_vfiprintf_r+0x44>
 8005914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005916:	f7ff feaf 	bl	8005678 <__retarget_lock_release_recursive>
 800591a:	e7f3      	b.n	8005904 <_vfiprintf_r+0x44>
 800591c:	2300      	movs	r3, #0
 800591e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005920:	2320      	movs	r3, #32
 8005922:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005926:	f8cd 800c 	str.w	r8, [sp, #12]
 800592a:	2330      	movs	r3, #48	@ 0x30
 800592c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005adc <_vfiprintf_r+0x21c>
 8005930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005934:	f04f 0901 	mov.w	r9, #1
 8005938:	4623      	mov	r3, r4
 800593a:	469a      	mov	sl, r3
 800593c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005940:	b10a      	cbz	r2, 8005946 <_vfiprintf_r+0x86>
 8005942:	2a25      	cmp	r2, #37	@ 0x25
 8005944:	d1f9      	bne.n	800593a <_vfiprintf_r+0x7a>
 8005946:	ebba 0b04 	subs.w	fp, sl, r4
 800594a:	d00b      	beq.n	8005964 <_vfiprintf_r+0xa4>
 800594c:	465b      	mov	r3, fp
 800594e:	4622      	mov	r2, r4
 8005950:	4629      	mov	r1, r5
 8005952:	4630      	mov	r0, r6
 8005954:	f7ff ffa1 	bl	800589a <__sfputs_r>
 8005958:	3001      	adds	r0, #1
 800595a:	f000 80a7 	beq.w	8005aac <_vfiprintf_r+0x1ec>
 800595e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005960:	445a      	add	r2, fp
 8005962:	9209      	str	r2, [sp, #36]	@ 0x24
 8005964:	f89a 3000 	ldrb.w	r3, [sl]
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 809f 	beq.w	8005aac <_vfiprintf_r+0x1ec>
 800596e:	2300      	movs	r3, #0
 8005970:	f04f 32ff 	mov.w	r2, #4294967295
 8005974:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005978:	f10a 0a01 	add.w	sl, sl, #1
 800597c:	9304      	str	r3, [sp, #16]
 800597e:	9307      	str	r3, [sp, #28]
 8005980:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005984:	931a      	str	r3, [sp, #104]	@ 0x68
 8005986:	4654      	mov	r4, sl
 8005988:	2205      	movs	r2, #5
 800598a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800598e:	4853      	ldr	r0, [pc, #332]	@ (8005adc <_vfiprintf_r+0x21c>)
 8005990:	f7fa fc1e 	bl	80001d0 <memchr>
 8005994:	9a04      	ldr	r2, [sp, #16]
 8005996:	b9d8      	cbnz	r0, 80059d0 <_vfiprintf_r+0x110>
 8005998:	06d1      	lsls	r1, r2, #27
 800599a:	bf44      	itt	mi
 800599c:	2320      	movmi	r3, #32
 800599e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059a2:	0713      	lsls	r3, r2, #28
 80059a4:	bf44      	itt	mi
 80059a6:	232b      	movmi	r3, #43	@ 0x2b
 80059a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059ac:	f89a 3000 	ldrb.w	r3, [sl]
 80059b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80059b2:	d015      	beq.n	80059e0 <_vfiprintf_r+0x120>
 80059b4:	9a07      	ldr	r2, [sp, #28]
 80059b6:	4654      	mov	r4, sl
 80059b8:	2000      	movs	r0, #0
 80059ba:	f04f 0c0a 	mov.w	ip, #10
 80059be:	4621      	mov	r1, r4
 80059c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059c4:	3b30      	subs	r3, #48	@ 0x30
 80059c6:	2b09      	cmp	r3, #9
 80059c8:	d94b      	bls.n	8005a62 <_vfiprintf_r+0x1a2>
 80059ca:	b1b0      	cbz	r0, 80059fa <_vfiprintf_r+0x13a>
 80059cc:	9207      	str	r2, [sp, #28]
 80059ce:	e014      	b.n	80059fa <_vfiprintf_r+0x13a>
 80059d0:	eba0 0308 	sub.w	r3, r0, r8
 80059d4:	fa09 f303 	lsl.w	r3, r9, r3
 80059d8:	4313      	orrs	r3, r2
 80059da:	9304      	str	r3, [sp, #16]
 80059dc:	46a2      	mov	sl, r4
 80059de:	e7d2      	b.n	8005986 <_vfiprintf_r+0xc6>
 80059e0:	9b03      	ldr	r3, [sp, #12]
 80059e2:	1d19      	adds	r1, r3, #4
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	9103      	str	r1, [sp, #12]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	bfbb      	ittet	lt
 80059ec:	425b      	neglt	r3, r3
 80059ee:	f042 0202 	orrlt.w	r2, r2, #2
 80059f2:	9307      	strge	r3, [sp, #28]
 80059f4:	9307      	strlt	r3, [sp, #28]
 80059f6:	bfb8      	it	lt
 80059f8:	9204      	strlt	r2, [sp, #16]
 80059fa:	7823      	ldrb	r3, [r4, #0]
 80059fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80059fe:	d10a      	bne.n	8005a16 <_vfiprintf_r+0x156>
 8005a00:	7863      	ldrb	r3, [r4, #1]
 8005a02:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a04:	d132      	bne.n	8005a6c <_vfiprintf_r+0x1ac>
 8005a06:	9b03      	ldr	r3, [sp, #12]
 8005a08:	1d1a      	adds	r2, r3, #4
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	9203      	str	r2, [sp, #12]
 8005a0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a12:	3402      	adds	r4, #2
 8005a14:	9305      	str	r3, [sp, #20]
 8005a16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005aec <_vfiprintf_r+0x22c>
 8005a1a:	7821      	ldrb	r1, [r4, #0]
 8005a1c:	2203      	movs	r2, #3
 8005a1e:	4650      	mov	r0, sl
 8005a20:	f7fa fbd6 	bl	80001d0 <memchr>
 8005a24:	b138      	cbz	r0, 8005a36 <_vfiprintf_r+0x176>
 8005a26:	9b04      	ldr	r3, [sp, #16]
 8005a28:	eba0 000a 	sub.w	r0, r0, sl
 8005a2c:	2240      	movs	r2, #64	@ 0x40
 8005a2e:	4082      	lsls	r2, r0
 8005a30:	4313      	orrs	r3, r2
 8005a32:	3401      	adds	r4, #1
 8005a34:	9304      	str	r3, [sp, #16]
 8005a36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a3a:	4829      	ldr	r0, [pc, #164]	@ (8005ae0 <_vfiprintf_r+0x220>)
 8005a3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a40:	2206      	movs	r2, #6
 8005a42:	f7fa fbc5 	bl	80001d0 <memchr>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	d03f      	beq.n	8005aca <_vfiprintf_r+0x20a>
 8005a4a:	4b26      	ldr	r3, [pc, #152]	@ (8005ae4 <_vfiprintf_r+0x224>)
 8005a4c:	bb1b      	cbnz	r3, 8005a96 <_vfiprintf_r+0x1d6>
 8005a4e:	9b03      	ldr	r3, [sp, #12]
 8005a50:	3307      	adds	r3, #7
 8005a52:	f023 0307 	bic.w	r3, r3, #7
 8005a56:	3308      	adds	r3, #8
 8005a58:	9303      	str	r3, [sp, #12]
 8005a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5c:	443b      	add	r3, r7
 8005a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a60:	e76a      	b.n	8005938 <_vfiprintf_r+0x78>
 8005a62:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a66:	460c      	mov	r4, r1
 8005a68:	2001      	movs	r0, #1
 8005a6a:	e7a8      	b.n	80059be <_vfiprintf_r+0xfe>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	3401      	adds	r4, #1
 8005a70:	9305      	str	r3, [sp, #20]
 8005a72:	4619      	mov	r1, r3
 8005a74:	f04f 0c0a 	mov.w	ip, #10
 8005a78:	4620      	mov	r0, r4
 8005a7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a7e:	3a30      	subs	r2, #48	@ 0x30
 8005a80:	2a09      	cmp	r2, #9
 8005a82:	d903      	bls.n	8005a8c <_vfiprintf_r+0x1cc>
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0c6      	beq.n	8005a16 <_vfiprintf_r+0x156>
 8005a88:	9105      	str	r1, [sp, #20]
 8005a8a:	e7c4      	b.n	8005a16 <_vfiprintf_r+0x156>
 8005a8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a90:	4604      	mov	r4, r0
 8005a92:	2301      	movs	r3, #1
 8005a94:	e7f0      	b.n	8005a78 <_vfiprintf_r+0x1b8>
 8005a96:	ab03      	add	r3, sp, #12
 8005a98:	9300      	str	r3, [sp, #0]
 8005a9a:	462a      	mov	r2, r5
 8005a9c:	4b12      	ldr	r3, [pc, #72]	@ (8005ae8 <_vfiprintf_r+0x228>)
 8005a9e:	a904      	add	r1, sp, #16
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	f3af 8000 	nop.w
 8005aa6:	4607      	mov	r7, r0
 8005aa8:	1c78      	adds	r0, r7, #1
 8005aaa:	d1d6      	bne.n	8005a5a <_vfiprintf_r+0x19a>
 8005aac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005aae:	07d9      	lsls	r1, r3, #31
 8005ab0:	d405      	bmi.n	8005abe <_vfiprintf_r+0x1fe>
 8005ab2:	89ab      	ldrh	r3, [r5, #12]
 8005ab4:	059a      	lsls	r2, r3, #22
 8005ab6:	d402      	bmi.n	8005abe <_vfiprintf_r+0x1fe>
 8005ab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005aba:	f7ff fddd 	bl	8005678 <__retarget_lock_release_recursive>
 8005abe:	89ab      	ldrh	r3, [r5, #12]
 8005ac0:	065b      	lsls	r3, r3, #25
 8005ac2:	f53f af1f 	bmi.w	8005904 <_vfiprintf_r+0x44>
 8005ac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ac8:	e71e      	b.n	8005908 <_vfiprintf_r+0x48>
 8005aca:	ab03      	add	r3, sp, #12
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	462a      	mov	r2, r5
 8005ad0:	4b05      	ldr	r3, [pc, #20]	@ (8005ae8 <_vfiprintf_r+0x228>)
 8005ad2:	a904      	add	r1, sp, #16
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	f000 f879 	bl	8005bcc <_printf_i>
 8005ada:	e7e4      	b.n	8005aa6 <_vfiprintf_r+0x1e6>
 8005adc:	080064f4 	.word	0x080064f4
 8005ae0:	080064fe 	.word	0x080064fe
 8005ae4:	00000000 	.word	0x00000000
 8005ae8:	0800589b 	.word	0x0800589b
 8005aec:	080064fa 	.word	0x080064fa

08005af0 <_printf_common>:
 8005af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005af4:	4616      	mov	r6, r2
 8005af6:	4698      	mov	r8, r3
 8005af8:	688a      	ldr	r2, [r1, #8]
 8005afa:	690b      	ldr	r3, [r1, #16]
 8005afc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b00:	4293      	cmp	r3, r2
 8005b02:	bfb8      	it	lt
 8005b04:	4613      	movlt	r3, r2
 8005b06:	6033      	str	r3, [r6, #0]
 8005b08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b0c:	4607      	mov	r7, r0
 8005b0e:	460c      	mov	r4, r1
 8005b10:	b10a      	cbz	r2, 8005b16 <_printf_common+0x26>
 8005b12:	3301      	adds	r3, #1
 8005b14:	6033      	str	r3, [r6, #0]
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	0699      	lsls	r1, r3, #26
 8005b1a:	bf42      	ittt	mi
 8005b1c:	6833      	ldrmi	r3, [r6, #0]
 8005b1e:	3302      	addmi	r3, #2
 8005b20:	6033      	strmi	r3, [r6, #0]
 8005b22:	6825      	ldr	r5, [r4, #0]
 8005b24:	f015 0506 	ands.w	r5, r5, #6
 8005b28:	d106      	bne.n	8005b38 <_printf_common+0x48>
 8005b2a:	f104 0a19 	add.w	sl, r4, #25
 8005b2e:	68e3      	ldr	r3, [r4, #12]
 8005b30:	6832      	ldr	r2, [r6, #0]
 8005b32:	1a9b      	subs	r3, r3, r2
 8005b34:	42ab      	cmp	r3, r5
 8005b36:	dc26      	bgt.n	8005b86 <_printf_common+0x96>
 8005b38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b3c:	6822      	ldr	r2, [r4, #0]
 8005b3e:	3b00      	subs	r3, #0
 8005b40:	bf18      	it	ne
 8005b42:	2301      	movne	r3, #1
 8005b44:	0692      	lsls	r2, r2, #26
 8005b46:	d42b      	bmi.n	8005ba0 <_printf_common+0xb0>
 8005b48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b4c:	4641      	mov	r1, r8
 8005b4e:	4638      	mov	r0, r7
 8005b50:	47c8      	blx	r9
 8005b52:	3001      	adds	r0, #1
 8005b54:	d01e      	beq.n	8005b94 <_printf_common+0xa4>
 8005b56:	6823      	ldr	r3, [r4, #0]
 8005b58:	6922      	ldr	r2, [r4, #16]
 8005b5a:	f003 0306 	and.w	r3, r3, #6
 8005b5e:	2b04      	cmp	r3, #4
 8005b60:	bf02      	ittt	eq
 8005b62:	68e5      	ldreq	r5, [r4, #12]
 8005b64:	6833      	ldreq	r3, [r6, #0]
 8005b66:	1aed      	subeq	r5, r5, r3
 8005b68:	68a3      	ldr	r3, [r4, #8]
 8005b6a:	bf0c      	ite	eq
 8005b6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b70:	2500      	movne	r5, #0
 8005b72:	4293      	cmp	r3, r2
 8005b74:	bfc4      	itt	gt
 8005b76:	1a9b      	subgt	r3, r3, r2
 8005b78:	18ed      	addgt	r5, r5, r3
 8005b7a:	2600      	movs	r6, #0
 8005b7c:	341a      	adds	r4, #26
 8005b7e:	42b5      	cmp	r5, r6
 8005b80:	d11a      	bne.n	8005bb8 <_printf_common+0xc8>
 8005b82:	2000      	movs	r0, #0
 8005b84:	e008      	b.n	8005b98 <_printf_common+0xa8>
 8005b86:	2301      	movs	r3, #1
 8005b88:	4652      	mov	r2, sl
 8005b8a:	4641      	mov	r1, r8
 8005b8c:	4638      	mov	r0, r7
 8005b8e:	47c8      	blx	r9
 8005b90:	3001      	adds	r0, #1
 8005b92:	d103      	bne.n	8005b9c <_printf_common+0xac>
 8005b94:	f04f 30ff 	mov.w	r0, #4294967295
 8005b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9c:	3501      	adds	r5, #1
 8005b9e:	e7c6      	b.n	8005b2e <_printf_common+0x3e>
 8005ba0:	18e1      	adds	r1, r4, r3
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	2030      	movs	r0, #48	@ 0x30
 8005ba6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005baa:	4422      	add	r2, r4
 8005bac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005bb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005bb4:	3302      	adds	r3, #2
 8005bb6:	e7c7      	b.n	8005b48 <_printf_common+0x58>
 8005bb8:	2301      	movs	r3, #1
 8005bba:	4622      	mov	r2, r4
 8005bbc:	4641      	mov	r1, r8
 8005bbe:	4638      	mov	r0, r7
 8005bc0:	47c8      	blx	r9
 8005bc2:	3001      	adds	r0, #1
 8005bc4:	d0e6      	beq.n	8005b94 <_printf_common+0xa4>
 8005bc6:	3601      	adds	r6, #1
 8005bc8:	e7d9      	b.n	8005b7e <_printf_common+0x8e>
	...

08005bcc <_printf_i>:
 8005bcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bd0:	7e0f      	ldrb	r7, [r1, #24]
 8005bd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005bd4:	2f78      	cmp	r7, #120	@ 0x78
 8005bd6:	4691      	mov	r9, r2
 8005bd8:	4680      	mov	r8, r0
 8005bda:	460c      	mov	r4, r1
 8005bdc:	469a      	mov	sl, r3
 8005bde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005be2:	d807      	bhi.n	8005bf4 <_printf_i+0x28>
 8005be4:	2f62      	cmp	r7, #98	@ 0x62
 8005be6:	d80a      	bhi.n	8005bfe <_printf_i+0x32>
 8005be8:	2f00      	cmp	r7, #0
 8005bea:	f000 80d1 	beq.w	8005d90 <_printf_i+0x1c4>
 8005bee:	2f58      	cmp	r7, #88	@ 0x58
 8005bf0:	f000 80b8 	beq.w	8005d64 <_printf_i+0x198>
 8005bf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bf8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bfc:	e03a      	b.n	8005c74 <_printf_i+0xa8>
 8005bfe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c02:	2b15      	cmp	r3, #21
 8005c04:	d8f6      	bhi.n	8005bf4 <_printf_i+0x28>
 8005c06:	a101      	add	r1, pc, #4	@ (adr r1, 8005c0c <_printf_i+0x40>)
 8005c08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c0c:	08005c65 	.word	0x08005c65
 8005c10:	08005c79 	.word	0x08005c79
 8005c14:	08005bf5 	.word	0x08005bf5
 8005c18:	08005bf5 	.word	0x08005bf5
 8005c1c:	08005bf5 	.word	0x08005bf5
 8005c20:	08005bf5 	.word	0x08005bf5
 8005c24:	08005c79 	.word	0x08005c79
 8005c28:	08005bf5 	.word	0x08005bf5
 8005c2c:	08005bf5 	.word	0x08005bf5
 8005c30:	08005bf5 	.word	0x08005bf5
 8005c34:	08005bf5 	.word	0x08005bf5
 8005c38:	08005d77 	.word	0x08005d77
 8005c3c:	08005ca3 	.word	0x08005ca3
 8005c40:	08005d31 	.word	0x08005d31
 8005c44:	08005bf5 	.word	0x08005bf5
 8005c48:	08005bf5 	.word	0x08005bf5
 8005c4c:	08005d99 	.word	0x08005d99
 8005c50:	08005bf5 	.word	0x08005bf5
 8005c54:	08005ca3 	.word	0x08005ca3
 8005c58:	08005bf5 	.word	0x08005bf5
 8005c5c:	08005bf5 	.word	0x08005bf5
 8005c60:	08005d39 	.word	0x08005d39
 8005c64:	6833      	ldr	r3, [r6, #0]
 8005c66:	1d1a      	adds	r2, r3, #4
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	6032      	str	r2, [r6, #0]
 8005c6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c74:	2301      	movs	r3, #1
 8005c76:	e09c      	b.n	8005db2 <_printf_i+0x1e6>
 8005c78:	6833      	ldr	r3, [r6, #0]
 8005c7a:	6820      	ldr	r0, [r4, #0]
 8005c7c:	1d19      	adds	r1, r3, #4
 8005c7e:	6031      	str	r1, [r6, #0]
 8005c80:	0606      	lsls	r6, r0, #24
 8005c82:	d501      	bpl.n	8005c88 <_printf_i+0xbc>
 8005c84:	681d      	ldr	r5, [r3, #0]
 8005c86:	e003      	b.n	8005c90 <_printf_i+0xc4>
 8005c88:	0645      	lsls	r5, r0, #25
 8005c8a:	d5fb      	bpl.n	8005c84 <_printf_i+0xb8>
 8005c8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c90:	2d00      	cmp	r5, #0
 8005c92:	da03      	bge.n	8005c9c <_printf_i+0xd0>
 8005c94:	232d      	movs	r3, #45	@ 0x2d
 8005c96:	426d      	negs	r5, r5
 8005c98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c9c:	4858      	ldr	r0, [pc, #352]	@ (8005e00 <_printf_i+0x234>)
 8005c9e:	230a      	movs	r3, #10
 8005ca0:	e011      	b.n	8005cc6 <_printf_i+0xfa>
 8005ca2:	6821      	ldr	r1, [r4, #0]
 8005ca4:	6833      	ldr	r3, [r6, #0]
 8005ca6:	0608      	lsls	r0, r1, #24
 8005ca8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cac:	d402      	bmi.n	8005cb4 <_printf_i+0xe8>
 8005cae:	0649      	lsls	r1, r1, #25
 8005cb0:	bf48      	it	mi
 8005cb2:	b2ad      	uxthmi	r5, r5
 8005cb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005cb6:	4852      	ldr	r0, [pc, #328]	@ (8005e00 <_printf_i+0x234>)
 8005cb8:	6033      	str	r3, [r6, #0]
 8005cba:	bf14      	ite	ne
 8005cbc:	230a      	movne	r3, #10
 8005cbe:	2308      	moveq	r3, #8
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005cc6:	6866      	ldr	r6, [r4, #4]
 8005cc8:	60a6      	str	r6, [r4, #8]
 8005cca:	2e00      	cmp	r6, #0
 8005ccc:	db05      	blt.n	8005cda <_printf_i+0x10e>
 8005cce:	6821      	ldr	r1, [r4, #0]
 8005cd0:	432e      	orrs	r6, r5
 8005cd2:	f021 0104 	bic.w	r1, r1, #4
 8005cd6:	6021      	str	r1, [r4, #0]
 8005cd8:	d04b      	beq.n	8005d72 <_printf_i+0x1a6>
 8005cda:	4616      	mov	r6, r2
 8005cdc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ce0:	fb03 5711 	mls	r7, r3, r1, r5
 8005ce4:	5dc7      	ldrb	r7, [r0, r7]
 8005ce6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cea:	462f      	mov	r7, r5
 8005cec:	42bb      	cmp	r3, r7
 8005cee:	460d      	mov	r5, r1
 8005cf0:	d9f4      	bls.n	8005cdc <_printf_i+0x110>
 8005cf2:	2b08      	cmp	r3, #8
 8005cf4:	d10b      	bne.n	8005d0e <_printf_i+0x142>
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	07df      	lsls	r7, r3, #31
 8005cfa:	d508      	bpl.n	8005d0e <_printf_i+0x142>
 8005cfc:	6923      	ldr	r3, [r4, #16]
 8005cfe:	6861      	ldr	r1, [r4, #4]
 8005d00:	4299      	cmp	r1, r3
 8005d02:	bfde      	ittt	le
 8005d04:	2330      	movle	r3, #48	@ 0x30
 8005d06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d0e:	1b92      	subs	r2, r2, r6
 8005d10:	6122      	str	r2, [r4, #16]
 8005d12:	f8cd a000 	str.w	sl, [sp]
 8005d16:	464b      	mov	r3, r9
 8005d18:	aa03      	add	r2, sp, #12
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	f7ff fee7 	bl	8005af0 <_printf_common>
 8005d22:	3001      	adds	r0, #1
 8005d24:	d14a      	bne.n	8005dbc <_printf_i+0x1f0>
 8005d26:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2a:	b004      	add	sp, #16
 8005d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	f043 0320 	orr.w	r3, r3, #32
 8005d36:	6023      	str	r3, [r4, #0]
 8005d38:	4832      	ldr	r0, [pc, #200]	@ (8005e04 <_printf_i+0x238>)
 8005d3a:	2778      	movs	r7, #120	@ 0x78
 8005d3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d40:	6823      	ldr	r3, [r4, #0]
 8005d42:	6831      	ldr	r1, [r6, #0]
 8005d44:	061f      	lsls	r7, r3, #24
 8005d46:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d4a:	d402      	bmi.n	8005d52 <_printf_i+0x186>
 8005d4c:	065f      	lsls	r7, r3, #25
 8005d4e:	bf48      	it	mi
 8005d50:	b2ad      	uxthmi	r5, r5
 8005d52:	6031      	str	r1, [r6, #0]
 8005d54:	07d9      	lsls	r1, r3, #31
 8005d56:	bf44      	itt	mi
 8005d58:	f043 0320 	orrmi.w	r3, r3, #32
 8005d5c:	6023      	strmi	r3, [r4, #0]
 8005d5e:	b11d      	cbz	r5, 8005d68 <_printf_i+0x19c>
 8005d60:	2310      	movs	r3, #16
 8005d62:	e7ad      	b.n	8005cc0 <_printf_i+0xf4>
 8005d64:	4826      	ldr	r0, [pc, #152]	@ (8005e00 <_printf_i+0x234>)
 8005d66:	e7e9      	b.n	8005d3c <_printf_i+0x170>
 8005d68:	6823      	ldr	r3, [r4, #0]
 8005d6a:	f023 0320 	bic.w	r3, r3, #32
 8005d6e:	6023      	str	r3, [r4, #0]
 8005d70:	e7f6      	b.n	8005d60 <_printf_i+0x194>
 8005d72:	4616      	mov	r6, r2
 8005d74:	e7bd      	b.n	8005cf2 <_printf_i+0x126>
 8005d76:	6833      	ldr	r3, [r6, #0]
 8005d78:	6825      	ldr	r5, [r4, #0]
 8005d7a:	6961      	ldr	r1, [r4, #20]
 8005d7c:	1d18      	adds	r0, r3, #4
 8005d7e:	6030      	str	r0, [r6, #0]
 8005d80:	062e      	lsls	r6, r5, #24
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	d501      	bpl.n	8005d8a <_printf_i+0x1be>
 8005d86:	6019      	str	r1, [r3, #0]
 8005d88:	e002      	b.n	8005d90 <_printf_i+0x1c4>
 8005d8a:	0668      	lsls	r0, r5, #25
 8005d8c:	d5fb      	bpl.n	8005d86 <_printf_i+0x1ba>
 8005d8e:	8019      	strh	r1, [r3, #0]
 8005d90:	2300      	movs	r3, #0
 8005d92:	6123      	str	r3, [r4, #16]
 8005d94:	4616      	mov	r6, r2
 8005d96:	e7bc      	b.n	8005d12 <_printf_i+0x146>
 8005d98:	6833      	ldr	r3, [r6, #0]
 8005d9a:	1d1a      	adds	r2, r3, #4
 8005d9c:	6032      	str	r2, [r6, #0]
 8005d9e:	681e      	ldr	r6, [r3, #0]
 8005da0:	6862      	ldr	r2, [r4, #4]
 8005da2:	2100      	movs	r1, #0
 8005da4:	4630      	mov	r0, r6
 8005da6:	f7fa fa13 	bl	80001d0 <memchr>
 8005daa:	b108      	cbz	r0, 8005db0 <_printf_i+0x1e4>
 8005dac:	1b80      	subs	r0, r0, r6
 8005dae:	6060      	str	r0, [r4, #4]
 8005db0:	6863      	ldr	r3, [r4, #4]
 8005db2:	6123      	str	r3, [r4, #16]
 8005db4:	2300      	movs	r3, #0
 8005db6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dba:	e7aa      	b.n	8005d12 <_printf_i+0x146>
 8005dbc:	6923      	ldr	r3, [r4, #16]
 8005dbe:	4632      	mov	r2, r6
 8005dc0:	4649      	mov	r1, r9
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	47d0      	blx	sl
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d0ad      	beq.n	8005d26 <_printf_i+0x15a>
 8005dca:	6823      	ldr	r3, [r4, #0]
 8005dcc:	079b      	lsls	r3, r3, #30
 8005dce:	d413      	bmi.n	8005df8 <_printf_i+0x22c>
 8005dd0:	68e0      	ldr	r0, [r4, #12]
 8005dd2:	9b03      	ldr	r3, [sp, #12]
 8005dd4:	4298      	cmp	r0, r3
 8005dd6:	bfb8      	it	lt
 8005dd8:	4618      	movlt	r0, r3
 8005dda:	e7a6      	b.n	8005d2a <_printf_i+0x15e>
 8005ddc:	2301      	movs	r3, #1
 8005dde:	4632      	mov	r2, r6
 8005de0:	4649      	mov	r1, r9
 8005de2:	4640      	mov	r0, r8
 8005de4:	47d0      	blx	sl
 8005de6:	3001      	adds	r0, #1
 8005de8:	d09d      	beq.n	8005d26 <_printf_i+0x15a>
 8005dea:	3501      	adds	r5, #1
 8005dec:	68e3      	ldr	r3, [r4, #12]
 8005dee:	9903      	ldr	r1, [sp, #12]
 8005df0:	1a5b      	subs	r3, r3, r1
 8005df2:	42ab      	cmp	r3, r5
 8005df4:	dcf2      	bgt.n	8005ddc <_printf_i+0x210>
 8005df6:	e7eb      	b.n	8005dd0 <_printf_i+0x204>
 8005df8:	2500      	movs	r5, #0
 8005dfa:	f104 0619 	add.w	r6, r4, #25
 8005dfe:	e7f5      	b.n	8005dec <_printf_i+0x220>
 8005e00:	08006505 	.word	0x08006505
 8005e04:	08006516 	.word	0x08006516

08005e08 <__sflush_r>:
 8005e08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e10:	0716      	lsls	r6, r2, #28
 8005e12:	4605      	mov	r5, r0
 8005e14:	460c      	mov	r4, r1
 8005e16:	d454      	bmi.n	8005ec2 <__sflush_r+0xba>
 8005e18:	684b      	ldr	r3, [r1, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	dc02      	bgt.n	8005e24 <__sflush_r+0x1c>
 8005e1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	dd48      	ble.n	8005eb6 <__sflush_r+0xae>
 8005e24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e26:	2e00      	cmp	r6, #0
 8005e28:	d045      	beq.n	8005eb6 <__sflush_r+0xae>
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005e30:	682f      	ldr	r7, [r5, #0]
 8005e32:	6a21      	ldr	r1, [r4, #32]
 8005e34:	602b      	str	r3, [r5, #0]
 8005e36:	d030      	beq.n	8005e9a <__sflush_r+0x92>
 8005e38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e3a:	89a3      	ldrh	r3, [r4, #12]
 8005e3c:	0759      	lsls	r1, r3, #29
 8005e3e:	d505      	bpl.n	8005e4c <__sflush_r+0x44>
 8005e40:	6863      	ldr	r3, [r4, #4]
 8005e42:	1ad2      	subs	r2, r2, r3
 8005e44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e46:	b10b      	cbz	r3, 8005e4c <__sflush_r+0x44>
 8005e48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e4a:	1ad2      	subs	r2, r2, r3
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005e50:	6a21      	ldr	r1, [r4, #32]
 8005e52:	4628      	mov	r0, r5
 8005e54:	47b0      	blx	r6
 8005e56:	1c43      	adds	r3, r0, #1
 8005e58:	89a3      	ldrh	r3, [r4, #12]
 8005e5a:	d106      	bne.n	8005e6a <__sflush_r+0x62>
 8005e5c:	6829      	ldr	r1, [r5, #0]
 8005e5e:	291d      	cmp	r1, #29
 8005e60:	d82b      	bhi.n	8005eba <__sflush_r+0xb2>
 8005e62:	4a2a      	ldr	r2, [pc, #168]	@ (8005f0c <__sflush_r+0x104>)
 8005e64:	40ca      	lsrs	r2, r1
 8005e66:	07d6      	lsls	r6, r2, #31
 8005e68:	d527      	bpl.n	8005eba <__sflush_r+0xb2>
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	6062      	str	r2, [r4, #4]
 8005e6e:	04d9      	lsls	r1, r3, #19
 8005e70:	6922      	ldr	r2, [r4, #16]
 8005e72:	6022      	str	r2, [r4, #0]
 8005e74:	d504      	bpl.n	8005e80 <__sflush_r+0x78>
 8005e76:	1c42      	adds	r2, r0, #1
 8005e78:	d101      	bne.n	8005e7e <__sflush_r+0x76>
 8005e7a:	682b      	ldr	r3, [r5, #0]
 8005e7c:	b903      	cbnz	r3, 8005e80 <__sflush_r+0x78>
 8005e7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005e80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e82:	602f      	str	r7, [r5, #0]
 8005e84:	b1b9      	cbz	r1, 8005eb6 <__sflush_r+0xae>
 8005e86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e8a:	4299      	cmp	r1, r3
 8005e8c:	d002      	beq.n	8005e94 <__sflush_r+0x8c>
 8005e8e:	4628      	mov	r0, r5
 8005e90:	f7ff fbf4 	bl	800567c <_free_r>
 8005e94:	2300      	movs	r3, #0
 8005e96:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e98:	e00d      	b.n	8005eb6 <__sflush_r+0xae>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b0      	blx	r6
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	1c50      	adds	r0, r2, #1
 8005ea4:	d1c9      	bne.n	8005e3a <__sflush_r+0x32>
 8005ea6:	682b      	ldr	r3, [r5, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d0c6      	beq.n	8005e3a <__sflush_r+0x32>
 8005eac:	2b1d      	cmp	r3, #29
 8005eae:	d001      	beq.n	8005eb4 <__sflush_r+0xac>
 8005eb0:	2b16      	cmp	r3, #22
 8005eb2:	d11e      	bne.n	8005ef2 <__sflush_r+0xea>
 8005eb4:	602f      	str	r7, [r5, #0]
 8005eb6:	2000      	movs	r0, #0
 8005eb8:	e022      	b.n	8005f00 <__sflush_r+0xf8>
 8005eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ebe:	b21b      	sxth	r3, r3
 8005ec0:	e01b      	b.n	8005efa <__sflush_r+0xf2>
 8005ec2:	690f      	ldr	r7, [r1, #16]
 8005ec4:	2f00      	cmp	r7, #0
 8005ec6:	d0f6      	beq.n	8005eb6 <__sflush_r+0xae>
 8005ec8:	0793      	lsls	r3, r2, #30
 8005eca:	680e      	ldr	r6, [r1, #0]
 8005ecc:	bf08      	it	eq
 8005ece:	694b      	ldreq	r3, [r1, #20]
 8005ed0:	600f      	str	r7, [r1, #0]
 8005ed2:	bf18      	it	ne
 8005ed4:	2300      	movne	r3, #0
 8005ed6:	eba6 0807 	sub.w	r8, r6, r7
 8005eda:	608b      	str	r3, [r1, #8]
 8005edc:	f1b8 0f00 	cmp.w	r8, #0
 8005ee0:	dde9      	ble.n	8005eb6 <__sflush_r+0xae>
 8005ee2:	6a21      	ldr	r1, [r4, #32]
 8005ee4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005ee6:	4643      	mov	r3, r8
 8005ee8:	463a      	mov	r2, r7
 8005eea:	4628      	mov	r0, r5
 8005eec:	47b0      	blx	r6
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	dc08      	bgt.n	8005f04 <__sflush_r+0xfc>
 8005ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005efa:	81a3      	strh	r3, [r4, #12]
 8005efc:	f04f 30ff 	mov.w	r0, #4294967295
 8005f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f04:	4407      	add	r7, r0
 8005f06:	eba8 0800 	sub.w	r8, r8, r0
 8005f0a:	e7e7      	b.n	8005edc <__sflush_r+0xd4>
 8005f0c:	20400001 	.word	0x20400001

08005f10 <_fflush_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	690b      	ldr	r3, [r1, #16]
 8005f14:	4605      	mov	r5, r0
 8005f16:	460c      	mov	r4, r1
 8005f18:	b913      	cbnz	r3, 8005f20 <_fflush_r+0x10>
 8005f1a:	2500      	movs	r5, #0
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	bd38      	pop	{r3, r4, r5, pc}
 8005f20:	b118      	cbz	r0, 8005f2a <_fflush_r+0x1a>
 8005f22:	6a03      	ldr	r3, [r0, #32]
 8005f24:	b90b      	cbnz	r3, 8005f2a <_fflush_r+0x1a>
 8005f26:	f7ff f9af 	bl	8005288 <__sinit>
 8005f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0f3      	beq.n	8005f1a <_fflush_r+0xa>
 8005f32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f34:	07d0      	lsls	r0, r2, #31
 8005f36:	d404      	bmi.n	8005f42 <_fflush_r+0x32>
 8005f38:	0599      	lsls	r1, r3, #22
 8005f3a:	d402      	bmi.n	8005f42 <_fflush_r+0x32>
 8005f3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f3e:	f7ff fb9a 	bl	8005676 <__retarget_lock_acquire_recursive>
 8005f42:	4628      	mov	r0, r5
 8005f44:	4621      	mov	r1, r4
 8005f46:	f7ff ff5f 	bl	8005e08 <__sflush_r>
 8005f4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f4c:	07da      	lsls	r2, r3, #31
 8005f4e:	4605      	mov	r5, r0
 8005f50:	d4e4      	bmi.n	8005f1c <_fflush_r+0xc>
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	059b      	lsls	r3, r3, #22
 8005f56:	d4e1      	bmi.n	8005f1c <_fflush_r+0xc>
 8005f58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f5a:	f7ff fb8d 	bl	8005678 <__retarget_lock_release_recursive>
 8005f5e:	e7dd      	b.n	8005f1c <_fflush_r+0xc>

08005f60 <__swhatbuf_r>:
 8005f60:	b570      	push	{r4, r5, r6, lr}
 8005f62:	460c      	mov	r4, r1
 8005f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f68:	2900      	cmp	r1, #0
 8005f6a:	b096      	sub	sp, #88	@ 0x58
 8005f6c:	4615      	mov	r5, r2
 8005f6e:	461e      	mov	r6, r3
 8005f70:	da0d      	bge.n	8005f8e <__swhatbuf_r+0x2e>
 8005f72:	89a3      	ldrh	r3, [r4, #12]
 8005f74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005f78:	f04f 0100 	mov.w	r1, #0
 8005f7c:	bf14      	ite	ne
 8005f7e:	2340      	movne	r3, #64	@ 0x40
 8005f80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005f84:	2000      	movs	r0, #0
 8005f86:	6031      	str	r1, [r6, #0]
 8005f88:	602b      	str	r3, [r5, #0]
 8005f8a:	b016      	add	sp, #88	@ 0x58
 8005f8c:	bd70      	pop	{r4, r5, r6, pc}
 8005f8e:	466a      	mov	r2, sp
 8005f90:	f000 f848 	bl	8006024 <_fstat_r>
 8005f94:	2800      	cmp	r0, #0
 8005f96:	dbec      	blt.n	8005f72 <__swhatbuf_r+0x12>
 8005f98:	9901      	ldr	r1, [sp, #4]
 8005f9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005f9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005fa2:	4259      	negs	r1, r3
 8005fa4:	4159      	adcs	r1, r3
 8005fa6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005faa:	e7eb      	b.n	8005f84 <__swhatbuf_r+0x24>

08005fac <__smakebuf_r>:
 8005fac:	898b      	ldrh	r3, [r1, #12]
 8005fae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fb0:	079d      	lsls	r5, r3, #30
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	460c      	mov	r4, r1
 8005fb6:	d507      	bpl.n	8005fc8 <__smakebuf_r+0x1c>
 8005fb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005fbc:	6023      	str	r3, [r4, #0]
 8005fbe:	6123      	str	r3, [r4, #16]
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	6163      	str	r3, [r4, #20]
 8005fc4:	b003      	add	sp, #12
 8005fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fc8:	ab01      	add	r3, sp, #4
 8005fca:	466a      	mov	r2, sp
 8005fcc:	f7ff ffc8 	bl	8005f60 <__swhatbuf_r>
 8005fd0:	9f00      	ldr	r7, [sp, #0]
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	4639      	mov	r1, r7
 8005fd6:	4630      	mov	r0, r6
 8005fd8:	f7ff fbbc 	bl	8005754 <_malloc_r>
 8005fdc:	b948      	cbnz	r0, 8005ff2 <__smakebuf_r+0x46>
 8005fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fe2:	059a      	lsls	r2, r3, #22
 8005fe4:	d4ee      	bmi.n	8005fc4 <__smakebuf_r+0x18>
 8005fe6:	f023 0303 	bic.w	r3, r3, #3
 8005fea:	f043 0302 	orr.w	r3, r3, #2
 8005fee:	81a3      	strh	r3, [r4, #12]
 8005ff0:	e7e2      	b.n	8005fb8 <__smakebuf_r+0xc>
 8005ff2:	89a3      	ldrh	r3, [r4, #12]
 8005ff4:	6020      	str	r0, [r4, #0]
 8005ff6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ffa:	81a3      	strh	r3, [r4, #12]
 8005ffc:	9b01      	ldr	r3, [sp, #4]
 8005ffe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006002:	b15b      	cbz	r3, 800601c <__smakebuf_r+0x70>
 8006004:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006008:	4630      	mov	r0, r6
 800600a:	f000 f81d 	bl	8006048 <_isatty_r>
 800600e:	b128      	cbz	r0, 800601c <__smakebuf_r+0x70>
 8006010:	89a3      	ldrh	r3, [r4, #12]
 8006012:	f023 0303 	bic.w	r3, r3, #3
 8006016:	f043 0301 	orr.w	r3, r3, #1
 800601a:	81a3      	strh	r3, [r4, #12]
 800601c:	89a3      	ldrh	r3, [r4, #12]
 800601e:	431d      	orrs	r5, r3
 8006020:	81a5      	strh	r5, [r4, #12]
 8006022:	e7cf      	b.n	8005fc4 <__smakebuf_r+0x18>

08006024 <_fstat_r>:
 8006024:	b538      	push	{r3, r4, r5, lr}
 8006026:	4d07      	ldr	r5, [pc, #28]	@ (8006044 <_fstat_r+0x20>)
 8006028:	2300      	movs	r3, #0
 800602a:	4604      	mov	r4, r0
 800602c:	4608      	mov	r0, r1
 800602e:	4611      	mov	r1, r2
 8006030:	602b      	str	r3, [r5, #0]
 8006032:	f7fa ffba 	bl	8000faa <_fstat>
 8006036:	1c43      	adds	r3, r0, #1
 8006038:	d102      	bne.n	8006040 <_fstat_r+0x1c>
 800603a:	682b      	ldr	r3, [r5, #0]
 800603c:	b103      	cbz	r3, 8006040 <_fstat_r+0x1c>
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	bd38      	pop	{r3, r4, r5, pc}
 8006042:	bf00      	nop
 8006044:	2000079c 	.word	0x2000079c

08006048 <_isatty_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	4d06      	ldr	r5, [pc, #24]	@ (8006064 <_isatty_r+0x1c>)
 800604c:	2300      	movs	r3, #0
 800604e:	4604      	mov	r4, r0
 8006050:	4608      	mov	r0, r1
 8006052:	602b      	str	r3, [r5, #0]
 8006054:	f7fa ffb9 	bl	8000fca <_isatty>
 8006058:	1c43      	adds	r3, r0, #1
 800605a:	d102      	bne.n	8006062 <_isatty_r+0x1a>
 800605c:	682b      	ldr	r3, [r5, #0]
 800605e:	b103      	cbz	r3, 8006062 <_isatty_r+0x1a>
 8006060:	6023      	str	r3, [r4, #0]
 8006062:	bd38      	pop	{r3, r4, r5, pc}
 8006064:	2000079c 	.word	0x2000079c

08006068 <_sbrk_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4d06      	ldr	r5, [pc, #24]	@ (8006084 <_sbrk_r+0x1c>)
 800606c:	2300      	movs	r3, #0
 800606e:	4604      	mov	r4, r0
 8006070:	4608      	mov	r0, r1
 8006072:	602b      	str	r3, [r5, #0]
 8006074:	f7fa ffc2 	bl	8000ffc <_sbrk>
 8006078:	1c43      	adds	r3, r0, #1
 800607a:	d102      	bne.n	8006082 <_sbrk_r+0x1a>
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	b103      	cbz	r3, 8006082 <_sbrk_r+0x1a>
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	bd38      	pop	{r3, r4, r5, pc}
 8006084:	2000079c 	.word	0x2000079c

08006088 <_init>:
 8006088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800608a:	bf00      	nop
 800608c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800608e:	bc08      	pop	{r3}
 8006090:	469e      	mov	lr, r3
 8006092:	4770      	bx	lr

08006094 <_fini>:
 8006094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006096:	bf00      	nop
 8006098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800609a:	bc08      	pop	{r3}
 800609c:	469e      	mov	lr, r3
 800609e:	4770      	bx	lr
