module se6_16(in,out);
input wire [5:0] in;
output reg [15:0] out;
reg [9:0] pad = 10'b0;	

always @(*) 
begin 
	out = {pad,in};
end
endmodule
