TimeQuest Timing Analyzer report for Secador
Thu Nov  8 08:02:00 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CSK'
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 14. Slow Model Setup: 'FINISH'
 15. Slow Model Hold: 'FINISH'
 16. Slow Model Hold: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 17. Slow Model Hold: 'CLK'
 18. Slow Model Hold: 'CSK'
 19. Slow Model Minimum Pulse Width: 'CLK'
 20. Slow Model Minimum Pulse Width: 'CSK'
 21. Slow Model Minimum Pulse Width: 'FINISH'
 22. Slow Model Minimum Pulse Width: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CSK'
 33. Fast Model Setup: 'CLK'
 34. Fast Model Setup: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 35. Fast Model Setup: 'FINISH'
 36. Fast Model Hold: 'FINISH'
 37. Fast Model Hold: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 38. Fast Model Hold: 'CLK'
 39. Fast Model Hold: 'CSK'
 40. Fast Model Minimum Pulse Width: 'CLK'
 41. Fast Model Minimum Pulse Width: 'CSK'
 42. Fast Model Minimum Pulse Width: 'FINISH'
 43. Fast Model Minimum Pulse Width: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Secador                                            ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------+
; Clock Name                                                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                       ;
+-------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------+
; CLK                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                       ;
; CSK                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CSK }                                                                                       ;
; FINISH                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FINISH }                                                                                    ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] } ;
+-------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                   ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 673.85 MHz  ; 420.17 MHz      ; CSK                                                                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1060.45 MHz ; 230.73 MHz      ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; limit due to hold check                                       ;
+-------------+-----------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                           ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CSK                                                                                       ; -0.242 ; -2.420        ;
; CLK                                                                                       ; 0.036  ; 0.000         ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.057  ; 0.000         ;
; FINISH                                                                                    ; 2.845  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                            ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FINISH                                                                                    ; -2.575 ; -2.575        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -2.167 ; -38.904       ;
; CLK                                                                                       ; -1.331 ; -26.528       ;
; CSK                                                                                       ; 0.512  ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                             ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.380 ; -21.380       ;
; CSK                                                                                       ; -1.380 ; -11.380       ;
; FINISH                                                                                    ; -1.380 ; -2.380        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500 ; -20.000       ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CSK'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; -0.242 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 0.500        ; 2.671      ; 3.449      ;
; 0.092  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.094  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.942      ;
; 0.098  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.938      ;
; 0.233  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.803      ;
; 0.237  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.799      ;
; 0.237  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.799      ;
; 0.237  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.799      ;
; 0.238  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.798      ;
; 0.240  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.796      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
; 0.258  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 1.000        ; 2.671      ; 3.449      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.036 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 1.003      ;
; 0.037 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 1.002      ;
; 0.040 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.999      ;
; 0.041 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.998      ;
; 0.048 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.991      ;
; 0.049 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.990      ;
; 0.050 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.989      ;
; 0.051 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.988      ;
; 0.051 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.008      ; 0.993      ;
; 0.052 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.008      ; 0.992      ;
; 0.054 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.008      ; 0.990      ;
; 0.057 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.008      ; 0.987      ;
; 0.057 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.008      ; 0.987      ;
; 0.090 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.002      ; 0.948      ;
; 0.093 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.008      ; 0.951      ;
; 0.098 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.002      ; 0.940      ;
; 0.102 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.002      ; 0.936      ;
; 0.235 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.002      ; 0.803      ;
; 0.239 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.002      ; 0.799      ;
; 0.243 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.002      ; 0.795      ;
; 1.589 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.871      ;
; 1.589 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.871      ;
; 1.589 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.871      ;
; 1.589 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.871      ;
; 1.590 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.870      ;
; 1.590 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.870      ;
; 1.590 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.870      ;
; 1.590 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.674      ; 1.870      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.673      ; 1.858      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.673      ; 1.858      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.673      ; 1.858      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.673      ; 1.858      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.673      ; 1.858      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.673      ; 1.858      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.679      ; 1.864      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.679      ; 1.864      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.679      ; 1.864      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.679      ; 1.864      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.679      ; 1.864      ;
; 1.601 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 2.679      ; 1.864      ;
; 2.089 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.871      ;
; 2.089 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.871      ;
; 2.089 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.871      ;
; 2.089 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.871      ;
; 2.090 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.870      ;
; 2.090 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.870      ;
; 2.090 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.870      ;
; 2.090 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.674      ; 1.870      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.673      ; 1.858      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.673      ; 1.858      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.673      ; 1.858      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.673      ; 1.858      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.673      ; 1.858      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.673      ; 1.858      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.679      ; 1.864      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.679      ; 1.864      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.679      ; 1.864      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.679      ; 1.864      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.679      ; 1.864      ;
; 2.101 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 2.679      ; 1.864      ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                 ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.057 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.979      ;
; 0.110 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.926      ;
; 0.110 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.926      ;
; 0.117 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.919      ;
; 0.236 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.800      ;
; 0.237 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.799      ;
; 0.238 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.798      ;
; 0.238 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.798      ;
; 0.238 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.798      ;
; 0.239 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.797      ;
; 0.240 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.796      ;
; 0.240 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.796      ;
; 0.240 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.796      ;
; 0.241 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.795      ;
; 0.242 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.794      ;
; 0.243 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.793      ;
; 0.245 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.791      ;
; 0.246 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.790      ;
; 0.972 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.637      ; 1.701      ;
; 1.168 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.637      ; 1.505      ;
; 1.174 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.637      ; 1.499      ;
; 1.296 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.376      ;
; 1.309 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.637      ; 1.364      ;
; 1.315 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.637      ; 1.358      ;
; 1.337 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.335      ;
; 1.337 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.637      ; 1.336      ;
; 1.339 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.333      ;
; 1.345 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.327      ;
; 1.346 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.326      ;
; 1.355 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.317      ;
; 1.378 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.631      ; 1.289      ;
; 1.466 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.206      ;
; 1.475 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.636      ; 1.197      ;
; 1.568 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.631      ; 1.099      ;
; 1.569 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.631      ; 1.098      ;
; 1.576 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.631      ; 1.091      ;
; 1.603 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.631      ; 1.064      ;
; 1.604 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 1.631      ; 1.063      ;
; 2.128 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.968      ;
; 2.128 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.968      ;
; 2.129 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.967      ;
; 2.129 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.967      ;
; 2.130 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.966      ;
; 2.131 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.965      ;
; 2.132 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.964      ;
; 2.133 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.963      ;
; 2.133 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.963      ;
; 2.134 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.962      ;
; 2.134 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.962      ;
; 2.156 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.940      ;
; 2.158 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.938      ;
; 2.341 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.755      ;
; 2.343 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.753      ;
; 2.343 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.753      ;
; 2.344 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.752      ;
; 2.344 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.752      ;
; 2.397 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.699      ;
; 2.437 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 4.310      ; 2.659      ;
; 2.628 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.968      ;
; 2.628 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.968      ;
; 2.629 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.967      ;
; 2.629 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.967      ;
; 2.630 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.966      ;
; 2.631 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.965      ;
; 2.632 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.964      ;
; 2.633 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.963      ;
; 2.633 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.963      ;
; 2.634 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.962      ;
; 2.634 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.962      ;
; 2.656 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.940      ;
; 2.658 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.938      ;
; 2.841 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.755      ;
; 2.843 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.753      ;
; 2.843 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.753      ;
; 2.844 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.752      ;
; 2.844 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.752      ;
; 2.897 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.699      ;
; 2.937 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 4.310      ; 2.659      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.845 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; 0.500        ; 3.153      ; 1.094      ;
; 3.345 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; 1.000        ; 3.153      ; 1.094      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.575 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; 0.000        ; 3.153      ; 1.094      ;
; -2.075 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; -0.500       ; 3.153      ; 1.094      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                 ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.167 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.659      ;
; -2.127 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.699      ;
; -2.074 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.752      ;
; -2.074 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.752      ;
; -2.073 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.753      ;
; -2.073 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.753      ;
; -2.071 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.755      ;
; -1.888 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.938      ;
; -1.886 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.940      ;
; -1.864 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.962      ;
; -1.864 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.962      ;
; -1.863 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.963      ;
; -1.863 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.963      ;
; -1.862 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.964      ;
; -1.861 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.965      ;
; -1.860 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.966      ;
; -1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.967      ;
; -1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.967      ;
; -1.858 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.968      ;
; -1.858 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 4.310      ; 2.968      ;
; -1.667 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.659      ;
; -1.627 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.699      ;
; -1.574 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.752      ;
; -1.574 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.752      ;
; -1.573 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.753      ;
; -1.573 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.753      ;
; -1.571 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.755      ;
; -1.388 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.938      ;
; -1.386 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.940      ;
; -1.364 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.962      ;
; -1.364 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.962      ;
; -1.363 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.963      ;
; -1.363 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.963      ;
; -1.362 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.964      ;
; -1.361 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.965      ;
; -1.360 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.966      ;
; -1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.967      ;
; -1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.967      ;
; -1.358 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.968      ;
; -1.358 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 4.310      ; 2.968      ;
; -0.834 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.631      ; 1.063      ;
; -0.833 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.631      ; 1.064      ;
; -0.806 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.631      ; 1.091      ;
; -0.799 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.631      ; 1.098      ;
; -0.798 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.631      ; 1.099      ;
; -0.705 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.197      ;
; -0.696 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.206      ;
; -0.608 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.631      ; 1.289      ;
; -0.585 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.317      ;
; -0.576 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.326      ;
; -0.575 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.327      ;
; -0.569 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.333      ;
; -0.567 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.335      ;
; -0.567 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.637      ; 1.336      ;
; -0.545 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.637      ; 1.358      ;
; -0.539 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.637      ; 1.364      ;
; -0.526 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.636      ; 1.376      ;
; -0.404 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.637      ; 1.499      ;
; -0.398 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.637      ; 1.505      ;
; -0.202 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 1.637      ; 1.701      ;
; 0.524  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.527  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.529  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.653  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.660  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.713  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.979      ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.673      ; 1.858      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.673      ; 1.858      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.673      ; 1.858      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.673      ; 1.858      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.673      ; 1.858      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.673      ; 1.858      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.679      ; 1.864      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.679      ; 1.864      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.679      ; 1.864      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.679      ; 1.864      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.679      ; 1.864      ;
; -1.331 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.679      ; 1.864      ;
; -1.320 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.870      ;
; -1.320 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.870      ;
; -1.320 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.870      ;
; -1.320 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.870      ;
; -1.319 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.871      ;
; -1.319 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.871      ;
; -1.319 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.871      ;
; -1.319 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 2.674      ; 1.871      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.673      ; 1.858      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.673      ; 1.858      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.673      ; 1.858      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.673      ; 1.858      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.673      ; 1.858      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.673      ; 1.858      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.679      ; 1.864      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.679      ; 1.864      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.679      ; 1.864      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.679      ; 1.864      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.679      ; 1.864      ;
; -0.831 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.679      ; 1.864      ;
; -0.820 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.870      ;
; -0.820 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.870      ;
; -0.820 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.870      ;
; -0.820 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.870      ;
; -0.819 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.871      ;
; -0.819 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.871      ;
; -0.819 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.871      ;
; -0.819 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 2.674      ; 1.871      ;
; 0.527  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.002      ; 0.795      ;
; 0.531  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.002      ; 0.799      ;
; 0.535  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.002      ; 0.803      ;
; 0.668  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.002      ; 0.936      ;
; 0.672  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.002      ; 0.940      ;
; 0.677  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.008      ; 0.951      ;
; 0.680  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.002      ; 0.948      ;
; 0.713  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.008      ; 0.987      ;
; 0.713  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.008      ; 0.987      ;
; 0.716  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.008      ; 0.990      ;
; 0.718  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.008      ; 0.992      ;
; 0.719  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.988      ;
; 0.719  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.008      ; 0.993      ;
; 0.720  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.989      ;
; 0.721  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.990      ;
; 0.722  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.991      ;
; 0.729  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.998      ;
; 0.730  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.999      ;
; 0.733  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 1.002      ;
; 0.734  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 1.003      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CSK'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.512 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 0.000        ; 2.671      ; 3.449      ;
; 0.530 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.803      ;
; 0.672 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.938      ;
; 0.676 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.942      ;
; 0.678 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.944      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
; 1.012 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; -0.500       ; 2.671      ; 3.449      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[9]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[9]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[9]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[9]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CSK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CSK   ; Rise       ; CSK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FINISH'                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                       ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|cin                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|cin                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CSK       ; CSK        ; 0.742 ; 0.742 ; Rise       ; CSK             ;
; DATA_MOSI ; CSK        ; 0.073 ; 0.073 ; Rise       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CSK       ; CSK        ; -0.512 ; -0.512 ; Rise       ; CSK             ;
; DATA_MOSI ; CSK        ; 0.157  ; 0.157  ; Rise       ; CSK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                          ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.926 ; 8.926 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.907 ; 8.907 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.898 ; 8.898 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.894 ; 8.894 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.906 ; 8.906 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.874 ; 8.874 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.912 ; 8.912 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.926 ; 8.926 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.855 ; 8.855 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.660 ; 8.660 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.921 ; 8.921 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; S2[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.223 ; 9.223 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.905 ; 8.905 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.984 ; 8.984 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.895 ; 8.895 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.905 ; 8.905 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.602 ; 8.602 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.957 ; 8.957 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.017 ; 9.017 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.223 ; 9.223 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.936 ; 8.936 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.948 ; 8.948 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                  ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.660 ; 8.660 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.907 ; 8.907 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.898 ; 8.898 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.894 ; 8.894 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.906 ; 8.906 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.874 ; 8.874 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.912 ; 8.912 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.926 ; 8.926 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.855 ; 8.855 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.660 ; 8.660 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.921 ; 8.921 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; S2[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.602 ; 8.602 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.905 ; 8.905 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.984 ; 8.984 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.895 ; 8.895 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.905 ; 8.905 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.602 ; 8.602 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.957 ; 8.957 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.017 ; 9.017 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.223 ; 9.223 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.936 ; 8.936 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.948 ; 8.948 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                          ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CSK                                                                                       ; 0.412 ; 0.000         ;
; CLK                                                                                       ; 0.542 ; 0.000         ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.556 ; 0.000         ;
; FINISH                                                                                    ; 1.885 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                            ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FINISH                                                                                    ; -1.505 ; -1.505        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -1.422 ; -26.263       ;
; CLK                                                                                       ; -0.987 ; -19.640       ;
; CSK                                                                                       ; -0.032 ; -0.320        ;
+-------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                             ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.380 ; -21.380       ;
; CSK                                                                                       ; -1.380 ; -11.380       ;
; FINISH                                                                                    ; -1.380 ; -2.380        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500 ; -20.000       ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CSK'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.412 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 0.500        ; 1.645      ; 1.765      ;
; 0.543 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.489      ;
; 0.548 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.484      ;
; 0.549 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.483      ;
; 0.632 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.396      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
; 0.912 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 1.000        ; 1.645      ; 1.765      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.542 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.001      ; 0.491      ;
; 0.543 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.492      ;
; 0.543 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.492      ;
; 0.546 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.489      ;
; 0.547 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.488      ;
; 0.549 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.001      ; 0.484      ;
; 0.550 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.485      ;
; 0.550 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.485      ;
; 0.550 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.485      ;
; 0.552 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.003      ; 0.483      ;
; 0.552 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.001      ; 0.481      ;
; 0.557 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.011      ; 0.486      ;
; 0.558 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.011      ; 0.485      ;
; 0.558 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.011      ; 0.485      ;
; 0.561 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.011      ; 0.482      ;
; 0.562 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.011      ; 0.481      ;
; 0.570 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.011      ; 0.473      ;
; 0.633 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.001      ; 0.400      ;
; 0.635 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.001      ; 0.398      ;
; 0.637 ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 1.000        ; 0.001      ; 0.396      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.359 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.648      ; 0.962      ;
; 1.361 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.646      ; 0.958      ;
; 1.361 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.646      ; 0.958      ;
; 1.361 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.646      ; 0.958      ;
; 1.361 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.646      ; 0.958      ;
; 1.361 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.646      ; 0.958      ;
; 1.361 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.646      ; 0.958      ;
; 1.367 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.656      ; 0.962      ;
; 1.367 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.656      ; 0.962      ;
; 1.367 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.656      ; 0.962      ;
; 1.367 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.656      ; 0.962      ;
; 1.367 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.656      ; 0.962      ;
; 1.367 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.500        ; 1.656      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.859 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.648      ; 0.962      ;
; 1.861 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.646      ; 0.958      ;
; 1.861 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.646      ; 0.958      ;
; 1.861 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.646      ; 0.958      ;
; 1.861 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.646      ; 0.958      ;
; 1.861 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.646      ; 0.958      ;
; 1.861 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.646      ; 0.958      ;
; 1.867 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.656      ; 0.962      ;
; 1.867 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.656      ; 0.962      ;
; 1.867 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.656      ; 0.962      ;
; 1.867 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.656      ; 0.962      ;
; 1.867 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.656      ; 0.962      ;
; 1.867 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 1.000        ; 1.656      ; 0.962      ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                 ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.556 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.476      ;
; 0.590 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.442      ;
; 0.590 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.442      ;
; 0.590 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.442      ;
; 0.633 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.396      ;
; 0.637 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.395      ;
; 0.638 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.394      ;
; 0.638 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.394      ;
; 0.640 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.392      ;
; 0.640 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.392      ;
; 0.641 ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.391      ;
; 0.894 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.672      ; 0.810      ;
; 0.989 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.672      ; 0.715      ;
; 0.996 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.672      ; 0.708      ;
; 1.033 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.669      ;
; 1.054 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.672      ; 0.650      ;
; 1.058 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.672      ; 0.646      ;
; 1.060 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.672      ; 0.644      ;
; 1.062 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.640      ;
; 1.071 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.631      ;
; 1.072 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.630      ;
; 1.075 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.627      ;
; 1.078 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.624      ;
; 1.085 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.662      ; 0.609      ;
; 1.122 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.580      ;
; 1.127 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.670      ; 0.575      ;
; 1.171 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.662      ; 0.523      ;
; 1.172 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.662      ; 0.522      ;
; 1.176 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.662      ; 0.518      ;
; 1.181 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.662      ; 0.513      ;
; 1.183 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.662      ; 0.511      ;
; 1.654 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.337      ;
; 1.654 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.337      ;
; 1.654 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.337      ;
; 1.655 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.336      ;
; 1.655 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.336      ;
; 1.656 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.335      ;
; 1.656 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.335      ;
; 1.658 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.333      ;
; 1.659 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.332      ;
; 1.659 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.332      ;
; 1.659 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.332      ;
; 1.660 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.331      ;
; 1.660 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.331      ;
; 1.750 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.241      ;
; 1.751 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.240      ;
; 1.751 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.240      ;
; 1.752 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.239      ;
; 1.752 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.239      ;
; 1.766 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.225      ;
; 1.802 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.500        ; 2.318      ; 1.189      ;
; 2.154 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.337      ;
; 2.154 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.337      ;
; 2.154 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.337      ;
; 2.155 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.336      ;
; 2.155 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.336      ;
; 2.156 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.335      ;
; 2.156 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.335      ;
; 2.158 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.333      ;
; 2.159 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.332      ;
; 2.159 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.332      ;
; 2.159 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.332      ;
; 2.160 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.331      ;
; 2.160 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.331      ;
; 2.250 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.241      ;
; 2.251 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.240      ;
; 2.251 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.240      ;
; 2.252 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.239      ;
; 2.252 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.239      ;
; 2.266 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.225      ;
; 2.302 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 2.318      ; 1.189      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FINISH'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.885 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; 0.500        ; 1.731      ; 0.519      ;
; 2.385 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; 1.000        ; 1.731      ; 0.519      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FINISH'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.505 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; 0.000        ; 1.731      ; 0.519      ;
; -1.005 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH      ; -0.500       ; 1.731      ; 0.519      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                 ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.422 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.189      ;
; -1.386 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.225      ;
; -1.372 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.239      ;
; -1.372 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.239      ;
; -1.371 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.240      ;
; -1.371 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.240      ;
; -1.370 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.241      ;
; -1.280 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.331      ;
; -1.280 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.331      ;
; -1.279 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.332      ;
; -1.279 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.332      ;
; -1.279 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.332      ;
; -1.278 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.333      ;
; -1.276 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.335      ;
; -1.276 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.335      ;
; -1.275 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.336      ;
; -1.275 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.336      ;
; -1.274 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.337      ;
; -1.274 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.337      ;
; -1.274 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 2.318      ; 1.337      ;
; -0.922 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.189      ;
; -0.886 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.225      ;
; -0.872 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.239      ;
; -0.872 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.239      ;
; -0.871 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.240      ;
; -0.871 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.240      ;
; -0.870 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.241      ;
; -0.780 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.331      ;
; -0.780 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.331      ;
; -0.779 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.332      ;
; -0.779 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.332      ;
; -0.779 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.332      ;
; -0.778 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.333      ;
; -0.776 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.335      ;
; -0.776 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.335      ;
; -0.775 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.336      ;
; -0.775 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.336      ;
; -0.774 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.337      ;
; -0.774 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.337      ;
; -0.774 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500       ; 2.318      ; 1.337      ;
; -0.303 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.662      ; 0.511      ;
; -0.301 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.662      ; 0.513      ;
; -0.296 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.662      ; 0.518      ;
; -0.292 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.662      ; 0.522      ;
; -0.291 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.662      ; 0.523      ;
; -0.247 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.575      ;
; -0.242 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.580      ;
; -0.205 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.662      ; 0.609      ;
; -0.198 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.624      ;
; -0.195 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.627      ;
; -0.192 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.630      ;
; -0.191 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.631      ;
; -0.182 ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.640      ;
; -0.180 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.672      ; 0.644      ;
; -0.178 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.672      ; 0.646      ;
; -0.174 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.672      ; 0.650      ;
; -0.153 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.670      ; 0.669      ;
; -0.116 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.672      ; 0.708      ;
; -0.109 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.672      ; 0.715      ;
; -0.014 ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.672      ; 0.810      ;
; 0.239  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.242  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.290  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.290  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.290  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.324  ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.476      ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.987 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.656      ; 0.962      ;
; -0.987 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.656      ; 0.962      ;
; -0.987 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.656      ; 0.962      ;
; -0.987 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.656      ; 0.962      ;
; -0.987 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.656      ; 0.962      ;
; -0.987 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.656      ; 0.962      ;
; -0.981 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.646      ; 0.958      ;
; -0.981 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.646      ; 0.958      ;
; -0.981 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.646      ; 0.958      ;
; -0.981 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.646      ; 0.958      ;
; -0.981 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.646      ; 0.958      ;
; -0.981 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.646      ; 0.958      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.979 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; 0.000        ; 1.648      ; 0.962      ;
; -0.487 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.656      ; 0.962      ;
; -0.487 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.656      ; 0.962      ;
; -0.487 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.656      ; 0.962      ;
; -0.487 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.656      ; 0.962      ;
; -0.487 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.656      ; 0.962      ;
; -0.487 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.656      ; 0.962      ;
; -0.481 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.646      ; 0.958      ;
; -0.481 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.646      ; 0.958      ;
; -0.481 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.646      ; 0.958      ;
; -0.481 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.646      ; 0.958      ;
; -0.481 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.646      ; 0.958      ;
; -0.481 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.646      ; 0.958      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; -0.479 ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK         ; -0.500       ; 1.648      ; 0.962      ;
; 0.243  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.001      ; 0.396      ;
; 0.245  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.001      ; 0.398      ;
; 0.247  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.001      ; 0.400      ;
; 0.310  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.011      ; 0.473      ;
; 0.318  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.011      ; 0.481      ;
; 0.319  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.011      ; 0.482      ;
; 0.322  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.011      ; 0.485      ;
; 0.322  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.011      ; 0.485      ;
; 0.323  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.011      ; 0.486      ;
; 0.328  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.483      ;
; 0.328  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.001      ; 0.481      ;
; 0.330  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.485      ;
; 0.330  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.485      ;
; 0.330  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.485      ;
; 0.331  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.001      ; 0.484      ;
; 0.333  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.488      ;
; 0.334  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.489      ;
; 0.337  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.492      ;
; 0.337  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.003      ; 0.492      ;
; 0.338  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK                                                                                       ; CLK         ; 0.000        ; 0.001      ; 0.491      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CSK'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; -0.032 ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 0.000        ; 1.645      ; 1.765      ;
; 0.244  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.331  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.483      ;
; 0.332  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.484      ;
; 0.337  ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.489      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
; 0.468  ; CSK                                                               ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ; CSK          ; CSK         ; -0.500       ; 1.645      ; 1.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[9]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_SHIFTREG_component|dffs[9]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[8]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[9]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[9]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CSK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CSK   ; Rise       ; CSK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[8]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[9]|clk                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FINISH'                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FINISH ; Rise       ; FINISH                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FINISH ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FINISH ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; FINISH|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; FINISH|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FINISH ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FINISH ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                       ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst10|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[8]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst11|LPM_SHIFTREG_component|dffs[9]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|cin                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|cin                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~0|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CSK       ; CSK        ; 0.088  ; 0.088  ; Rise       ; CSK             ;
; DATA_MOSI ; CSK        ; -0.226 ; -0.226 ; Rise       ; CSK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CSK       ; CSK        ; 0.032 ; 0.032 ; Rise       ; CSK             ;
; DATA_MOSI ; CSK        ; 0.346 ; 0.346 ; Rise       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                          ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.756 ; 4.756 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.683 ; 4.683 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.669 ; 4.669 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.670 ; 4.670 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.672 ; 4.672 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.649 ; 4.649 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.687 ; 4.687 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.701 ; 4.701 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.638 ; 4.638 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.594 ; 4.594 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.756 ; 4.756 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; S2[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.896 ; 4.896 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.677 ; 4.677 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.728 ; 4.728 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.665 ; 4.665 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.672 ; 4.672 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.716 ; 4.716 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.750 ; 4.750 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.896 ; 4.896 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.703 ; 4.703 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.708 ; 4.708 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                  ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.594 ; 4.594 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.683 ; 4.683 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.669 ; 4.669 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.670 ; 4.670 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.672 ; 4.672 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.649 ; 4.649 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.687 ; 4.687 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.701 ; 4.701 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.638 ; 4.638 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.594 ; 4.594 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.756 ; 4.756 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; S2[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.677 ; 4.677 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.728 ; 4.728 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.665 ; 4.665 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.672 ; 4.672 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.716 ; 4.716 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.750 ; 4.750 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.896 ; 4.896 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.703 ; 4.703 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.708 ; 4.708 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                      ;
+--------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                                      ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                           ; -0.242 ; -2.575  ; N/A      ; N/A     ; -1.380              ;
;  CLK                                                                                       ; 0.036  ; -1.331  ; N/A      ; N/A     ; -1.380              ;
;  CSK                                                                                       ; -0.242 ; -0.032  ; N/A      ; N/A     ; -1.380              ;
;  FINISH                                                                                    ; 1.885  ; -2.575  ; N/A      ; N/A     ; -1.380              ;
;  lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.057  ; -2.167  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                            ; -2.42  ; -68.007 ; 0.0      ; 0.0     ; -55.14              ;
;  CLK                                                                                       ; 0.000  ; -26.528 ; N/A      ; N/A     ; -21.380             ;
;  CSK                                                                                       ; -2.420 ; -0.320  ; N/A      ; N/A     ; -11.380             ;
;  FINISH                                                                                    ; 0.000  ; -2.575  ; N/A      ; N/A     ; -2.380              ;
;  lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000  ; -38.904 ; N/A      ; N/A     ; -20.000             ;
+--------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CSK       ; CSK        ; 0.742 ; 0.742 ; Rise       ; CSK             ;
; DATA_MOSI ; CSK        ; 0.073 ; 0.073 ; Rise       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CSK       ; CSK        ; 0.032 ; 0.032 ; Rise       ; CSK             ;
; DATA_MOSI ; CSK        ; 0.346 ; 0.346 ; Rise       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                          ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.926 ; 8.926 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.907 ; 8.907 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.898 ; 8.898 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.894 ; 8.894 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.906 ; 8.906 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.874 ; 8.874 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.912 ; 8.912 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.926 ; 8.926 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.855 ; 8.855 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.660 ; 8.660 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.921 ; 8.921 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; S2[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.223 ; 9.223 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.905 ; 8.905 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.984 ; 8.984 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.895 ; 8.895 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.905 ; 8.905 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.602 ; 8.602 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.957 ; 8.957 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.017 ; 9.017 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.223 ; 9.223 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.936 ; 8.936 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 8.948 ; 8.948 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                  ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                           ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; S1[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.594 ; 4.594 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.683 ; 4.683 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.669 ; 4.669 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.670 ; 4.670 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.672 ; 4.672 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.649 ; 4.649 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.687 ; 4.687 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.701 ; 4.701 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.638 ; 4.638 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.594 ; 4.594 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S1[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.756 ; 4.756 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; S2[*]     ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[0]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.677 ; 4.677 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[1]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.728 ; 4.728 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[2]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.665 ; 4.665 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[3]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.672 ; 4.672 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[4]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[5]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.716 ; 4.716 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[6]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.750 ; 4.750 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[7]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.896 ; 4.896 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[8]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.703 ; 4.703 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  S2[9]    ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.708 ; 4.708 ; Rise       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CSK                                                                                       ; CLK                                                                                       ; 20       ; 0        ; 0        ; 0        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK                                                                                       ; 20       ; 20       ; 0        ; 0        ;
; CSK                                                                                       ; CSK                                                                                       ; 19       ; 10       ; 0        ; 0        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH                                                                                    ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 20       ; 0        ; 0        ; 0        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 38       ; 20       ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CSK                                                                                       ; CLK                                                                                       ; 20       ; 0        ; 0        ; 0        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; CLK                                                                                       ; 20       ; 20       ; 0        ; 0        ;
; CSK                                                                                       ; CSK                                                                                       ; 19       ; 10       ; 0        ; 0        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; FINISH                                                                                    ; 1        ; 1        ; 0        ; 0        ;
; CLK                                                                                       ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 20       ; 0        ; 0        ; 0        ;
; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 38       ; 20       ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov  8 08:01:59 2018
Info: Command: quartus_sta Secador -c Secador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FINISH FINISH
    Info (332105): create_clock -period 1.000 -name lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name CSK CSK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.242        -2.420 CSK 
    Info (332119):     0.036         0.000 CLK 
    Info (332119):     0.057         0.000 lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
    Info (332119):     2.845         0.000 FINISH 
Info (332146): Worst-case hold slack is -2.575
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.575        -2.575 FINISH 
    Info (332119):    -2.167       -38.904 lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
    Info (332119):    -1.331       -26.528 CLK 
    Info (332119):     0.512         0.000 CSK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -21.380 CLK 
    Info (332119):    -1.380       -11.380 CSK 
    Info (332119):    -1.380        -2.380 FINISH 
    Info (332119):    -0.500       -20.000 lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
Info (332146): Worst-case setup slack is 0.412
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.412         0.000 CSK 
    Info (332119):     0.542         0.000 CLK 
    Info (332119):     0.556         0.000 lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
    Info (332119):     1.885         0.000 FINISH 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.505
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.505        -1.505 FINISH 
    Info (332119):    -1.422       -26.263 lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
    Info (332119):    -0.987       -19.640 CLK 
    Info (332119):    -0.032        -0.320 CSK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -21.380 CLK 
    Info (332119):    -1.380       -11.380 CSK 
    Info (332119):    -1.380        -2.380 FINISH 
    Info (332119):    -0.500       -20.000 lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Thu Nov  8 08:02:00 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


