{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1430423646418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1430423646418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 12:54:06 2015 " "Processing started: Thu Apr 30 12:54:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1430423646418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1430423646418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xillydemo -c xillydemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off xillydemo -c xillydemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1430423646418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1430423647863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "src/I2C/i2c_master_top.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648259 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/I2C/i2c_master_byte_ctrl.v(203) " "Unrecognized synthesis attribute \"enum_state\" at src/I2C/i2c_master_byte_ctrl.v(203)" {  } { { "src/I2C/i2c_master_byte_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_byte_ctrl.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430423648265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "src/I2C/i2c_master_byte_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648267 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/I2C/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at src/I2C/i2c_master_bit_ctrl.v(185)" {  } { { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430423648275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/svr_lt2_students.v 36 36 " "Found 36 design units, including 36 entities, in source file src/svr_lt2_students.v" { { "Info" "ISGN_ENTITY_NAME" "1 svr_lt2 " "Found entity 1: svr_lt2" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "2 SVRAbIZo " "Found entity 2: SVRAbIZo" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "3 SVReJdvh " "Found entity 3: SVReJdvh" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "4 SVRWXaIp " "Found entity 4: SVRWXaIp" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 892 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "5 SVRIUHgT " "Found entity 5: SVRIUHgT" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "6 SVRRWXII " "Found entity 6: SVRRWXII" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 1944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "7 SVRoGpos " "Found entity 7: SVRoGpos" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "8 SVRAESaj " "Found entity 8: SVRAESaj" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "9 SVRvHSFb " "Found entity 9: SVRvHSFb" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2892 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "10 SVRWEZQF " "Found entity 10: SVRWEZQF" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "11 SVRiVOzA " "Found entity 11: SVRiVOzA" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 4230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "12 SVRpBeaL " "Found entity 12: SVRpBeaL" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 4488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "13 SVRCRVYZ " "Found entity 13: SVRCRVYZ" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 4632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "14 SVRzYBgZ " "Found entity 14: SVRzYBgZ" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 5177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "15 SVRAcFNr " "Found entity 15: SVRAcFNr" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 6127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "16 SVRuPrNG " "Found entity 16: SVRuPrNG" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 6943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "17 SVRDWPuG " "Found entity 17: SVRDWPuG" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 7275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "18 SVRgbDFk " "Found entity 18: SVRgbDFk" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 9786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "19 SVRlWTue " "Found entity 19: SVRlWTue" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 10179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "20 SVRZiZDv " "Found entity 20: SVRZiZDv" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 11676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "21 SVRwuuAu " "Found entity 21: SVRwuuAu" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 12631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "22 SVRkYKaD " "Found entity 22: SVRkYKaD" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 13614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "23 SVRBMFcH " "Found entity 23: SVRBMFcH" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 15191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "24 SVRswMFY " "Found entity 24: SVRswMFY" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 15628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "25 SVRRmtcv " "Found entity 25: SVRRmtcv" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 15998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "26 SVRZuLLH " "Found entity 26: SVRZuLLH" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 16392 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "27 SVRFoNQp " "Found entity 27: SVRFoNQp" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 16936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "28 SVRfZzHt " "Found entity 28: SVRfZzHt" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 21299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "29 SVRURDuX " "Found entity 29: SVRURDuX" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 23912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "30 SVRPTXzm " "Found entity 30: SVRPTXzm" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 25101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "31 SVRFwWBn " "Found entity 31: SVRFwWBn" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 25265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "32 SVRnssvS " "Found entity 32: SVRnssvS" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 27075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "33 SVRalwrK " "Found entity 33: SVRalwrK" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 27763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "34 SVRBAPNY " "Found entity 34: SVRBAPNY" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 32525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "35 SVRsbAVU " "Found entity 35: SVRsbAVU" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 33028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""} { "Info" "ISGN_ENTITY_NAME" "36 SVRBSVNR " "Found entity 36: SVRBSVNR" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 35536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "src/debouncer.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xillybus.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xillybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 xillybus " "Found entity 1: xillybus" {  } { { "src/xillybus.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillybus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xillydemo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xillydemo.v" { { "Info" "ISGN_ENTITY_NAME" "1 xillydemo " "Found entity 1: xillydemo" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423648320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423648320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v 5 5 " "Found 5 design units, including 5 entities, in source file pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Found entity 1: altpcie_hip_pipen1b" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649205 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649205 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649205 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649205 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_pcie_reconfig_bridge " "Found entity 5: altpcie_pcie_reconfig_bridge" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v 3 3 " "Found 3 design units, including 3 entities, in source file pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_3cgx_alt_dprio_v5k " "Found entity 1: altpcie_reconfig_3cgx_alt_dprio_v5k" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649419 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp " "Found entity 2: altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649419 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_reconfig_3cgx " "Found entity 3: altpcie_reconfig_3cgx" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x_rs_hip " "Found entity 1: pcie_c4_1x_rs_hip" {  } { { "pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_c4_1x_serdes.v 2 2 " "Found 2 design units, including 2 entities, in source file pcie_core/pcie_c4_1x_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x_serdes_alt_c3gxb_7cf8 " "Found entity 1: pcie_c4_1x_serdes_alt_c3gxb_7cf8" {  } { { "pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649548 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_c4_1x_serdes " "Found entity 2: pcie_c4_1x_serdes" {  } { { "pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/xillybus_core.qxp 1 1 " "Found 1 design units, including 1 entities, in source file core/xillybus_core.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xillybus_core " "Found entity 1: xillybus_core" {  } { { "core/xillybus_core.qxp" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/core/xillybus_core.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_c4_1x.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_core/pcie_c4_1x.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x " "Found entity 1: pcie_c4_1x" {  } { { "pcie_core/pcie_c4_1x.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_c4_1x_core.v 1 1 " "Found 1 design units, including 1 entities, in source file pcie_core/pcie_c4_1x_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_c4_1x_core " "Found entity 1: pcie_c4_1x_core" {  } { { "pcie_core/pcie_c4_1x_core.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423649777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423649777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_cs_n xillydemo.v(96) " "Verilog HDL Implicit Net warning at xillydemo.v(96): created implicit net for \"adc_cs_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649778 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_sclk xillydemo.v(96) " "Verilog HDL Implicit Net warning at xillydemo.v(96): created implicit net for \"adc_sclk\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649778 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_sdi xillydemo.v(96) " "Verilog HDL Implicit Net warning at xillydemo.v(96): created implicit net for \"adc_sdi\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codec_din xillydemo.v(96) " "Verilog HDL Implicit Net warning at xillydemo.v(96): created implicit net for \"codec_din\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codec_scl xillydemo.v(96) " "Verilog HDL Implicit Net warning at xillydemo.v(96): created implicit net for \"codec_scl\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codec_sda xillydemo.v(96) " "Verilog HDL Implicit Net warning at xillydemo.v(96): created implicit net for \"codec_sda\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codec_reset_n xillydemo.v(96) " "Verilog HDL Implicit Net warning at xillydemo.v(96): created implicit net for \"codec_reset_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "csi_clk xillydemo.v(97) " "Verilog HDL Implicit Net warning at xillydemo.v(97): created implicit net for \"csi_clk\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "csi_gpio xillydemo.v(97) " "Verilog HDL Implicit Net warning at xillydemo.v(97): created implicit net for \"csi_gpio\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_cpld_clk xillydemo.v(97) " "Verilog HDL Implicit Net warning at xillydemo.v(97): created implicit net for \"fpga_cpld_clk\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "galileo_scl xillydemo.v(97) " "Verilog HDL Implicit Net warning at xillydemo.v(97): created implicit net for \"galileo_scl\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "galileo_sda xillydemo.v(97) " "Verilog HDL Implicit Net warning at xillydemo.v(97): created implicit net for \"galileo_sda\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "galileo_5v_oe_n xillydemo.v(97) " "Verilog HDL Implicit Net warning at xillydemo.v(97): created implicit net for \"galileo_5v_oe_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "galileo_rst_n xillydemo.v(97) " "Verilog HDL Implicit Net warning at xillydemo.v(97): created implicit net for \"galileo_rst_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hshdr_5v_oe_n xillydemo.v(98) " "Verilog HDL Implicit Net warning at xillydemo.v(98): created implicit net for \"hshdr_5v_oe_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hshdr_clk2 xillydemo.v(98) " "Verilog HDL Implicit Net warning at xillydemo.v(98): created implicit net for \"hshdr_clk2\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lshdr_5v_oe_n xillydemo.v(98) " "Verilog HDL Implicit Net warning at xillydemo.v(98): created implicit net for \"lshdr_5v_oe_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mpcie_dbg_perst_n xillydemo.v(98) " "Verilog HDL Implicit Net warning at xillydemo.v(98): created implicit net for \"mpcie_dbg_perst_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw_dbg_perst_n xillydemo.v(98) " "Verilog HDL Implicit Net warning at xillydemo.v(98): created implicit net for \"sw_dbg_perst_n\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw_smbclk xillydemo.v(98) " "Verilog HDL Implicit Net warning at xillydemo.v(98): created implicit net for \"sw_smbclk\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw_smbdata xillydemo.v(98) " "Verilog HDL Implicit Net warning at xillydemo.v(98): created implicit net for \"sw_smbdata\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1430423649783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xillydemo " "Elaborating entity \"xillydemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1430423651017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_cs_n xillydemo.v(96) " "Verilog HDL or VHDL warning at xillydemo.v(96): object \"adc_cs_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651023 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_sclk xillydemo.v(96) " "Verilog HDL or VHDL warning at xillydemo.v(96): object \"adc_sclk\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651023 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_sdi xillydemo.v(96) " "Verilog HDL or VHDL warning at xillydemo.v(96): object \"adc_sdi\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651024 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "codec_din xillydemo.v(96) " "Verilog HDL or VHDL warning at xillydemo.v(96): object \"codec_din\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651024 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "codec_scl xillydemo.v(96) " "Verilog HDL or VHDL warning at xillydemo.v(96): object \"codec_scl\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651024 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "codec_sda xillydemo.v(96) " "Verilog HDL or VHDL warning at xillydemo.v(96): object \"codec_sda\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651024 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "codec_reset_n xillydemo.v(96) " "Verilog HDL or VHDL warning at xillydemo.v(96): object \"codec_reset_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651024 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csi_clk xillydemo.v(97) " "Verilog HDL or VHDL warning at xillydemo.v(97): object \"csi_clk\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651025 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csi_gpio xillydemo.v(97) " "Verilog HDL or VHDL warning at xillydemo.v(97): object \"csi_gpio\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651025 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpga_cpld_clk xillydemo.v(97) " "Verilog HDL or VHDL warning at xillydemo.v(97): object \"fpga_cpld_clk\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651025 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "galileo_scl xillydemo.v(97) " "Verilog HDL or VHDL warning at xillydemo.v(97): object \"galileo_scl\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651025 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "galileo_sda xillydemo.v(97) " "Verilog HDL or VHDL warning at xillydemo.v(97): object \"galileo_sda\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651025 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "galileo_5v_oe_n xillydemo.v(97) " "Verilog HDL or VHDL warning at xillydemo.v(97): object \"galileo_5v_oe_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651026 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "galileo_rst_n xillydemo.v(97) " "Verilog HDL or VHDL warning at xillydemo.v(97): object \"galileo_rst_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651026 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hshdr_5v_oe_n xillydemo.v(98) " "Verilog HDL or VHDL warning at xillydemo.v(98): object \"hshdr_5v_oe_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651026 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hshdr_clk2 xillydemo.v(98) " "Verilog HDL or VHDL warning at xillydemo.v(98): object \"hshdr_clk2\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651026 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lshdr_5v_oe_n xillydemo.v(98) " "Verilog HDL or VHDL warning at xillydemo.v(98): object \"lshdr_5v_oe_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651026 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mpcie_dbg_perst_n xillydemo.v(98) " "Verilog HDL or VHDL warning at xillydemo.v(98): object \"mpcie_dbg_perst_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651027 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_dbg_perst_n xillydemo.v(98) " "Verilog HDL or VHDL warning at xillydemo.v(98): object \"sw_dbg_perst_n\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651027 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_smbclk xillydemo.v(98) " "Verilog HDL or VHDL warning at xillydemo.v(98): object \"sw_smbclk\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651027 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_smbdata xillydemo.v(98) " "Verilog HDL or VHDL warning at xillydemo.v(98): object \"sw_smbdata\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651027 "|xillydemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_clk xillydemo.v(435) " "Verilog HDL or VHDL warning at xillydemo.v(435): object \"counter_clk\" assigned a value but never read" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430423651031 "|xillydemo"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wrongBytesFlag xillydemo.v(439) " "Verilog HDL warning at xillydemo.v(439): object wrongBytesFlag used but never assigned" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 439 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1430423651032 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 xillydemo.v(523) " "Verilog HDL assignment warning at xillydemo.v(523): truncated value with size 32 to match size of target (2)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651043 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 xillydemo.v(534) " "Verilog HDL assignment warning at xillydemo.v(534): truncated value with size 32 to match size of target (2)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651044 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 xillydemo.v(547) " "Verilog HDL assignment warning at xillydemo.v(547): truncated value with size 32 to match size of target (2)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651045 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xillydemo.v(561) " "Verilog HDL assignment warning at xillydemo.v(561): truncated value with size 32 to match size of target (16)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651046 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xillydemo.v(571) " "Verilog HDL assignment warning at xillydemo.v(571): truncated value with size 32 to match size of target (16)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651047 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xillydemo.v(573) " "Verilog HDL assignment warning at xillydemo.v(573): truncated value with size 32 to match size of target (16)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651048 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xillydemo.v(577) " "Verilog HDL assignment warning at xillydemo.v(577): truncated value with size 32 to match size of target (16)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651048 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 xillydemo.v(589) " "Verilog HDL assignment warning at xillydemo.v(589): truncated value with size 16 to match size of target (4)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651053 "|xillydemo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "xillydemo.v(612) " "Verilog HDL Case Statement information at xillydemo.v(612): all case item expressions in this case statement are onehot" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 612 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1430423651080 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 xillydemo.v(973) " "Verilog HDL assignment warning at xillydemo.v(973): truncated value with size 32 to match size of target (2)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651152 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 xillydemo.v(984) " "Verilog HDL assignment warning at xillydemo.v(984): truncated value with size 32 to match size of target (2)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651153 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 xillydemo.v(1020) " "Verilog HDL assignment warning at xillydemo.v(1020): truncated value with size 32 to match size of target (7)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423651156 "|xillydemo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "xillydemo.v(1055) " "Verilog HDL Case Statement information at xillydemo.v(1055): all case item expressions in this case statement are onehot" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1055 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1430423651167 "|xillydemo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_i2c xillydemo.v(1037) " "Verilog HDL Always Construct warning at xillydemo.v(1037): inferring latch(es) for variable \"enable_i2c\", which holds its previous value in one or more paths through the always construct" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1037 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1430423651172 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.data_a 0 xillydemo.v(123) " "Net \"high_address.data_a\" at xillydemo.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651243 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.waddr_a 0 xillydemo.v(123) " "Net \"high_address.waddr_a\" at xillydemo.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651244 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.data_a 0 xillydemo.v(124) " "Net \"low_address.data_a\" at xillydemo.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651244 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.waddr_a 0 xillydemo.v(124) " "Net \"low_address.waddr_a\" at xillydemo.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651244 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.data_a 0 xillydemo.v(125) " "Net \"values.data_a\" at xillydemo.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651244 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.waddr_a 0 xillydemo.v(125) " "Net \"values.waddr_a\" at xillydemo.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651245 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.we_a 0 xillydemo.v(123) " "Net \"high_address.we_a\" at xillydemo.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651245 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.we_a 0 xillydemo.v(124) " "Net \"low_address.we_a\" at xillydemo.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651245 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.we_a 0 xillydemo.v(125) " "Net \"values.we_a\" at xillydemo.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651246 "|xillydemo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wrongBytesFlag 0 xillydemo.v(439) " "Net \"wrongBytesFlag\" at xillydemo.v(439) has no driver or initial value, using a default initial value '0'" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 439 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1430423651246 "|xillydemo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_i2c xillydemo.v(1055) " "Inferred latch for \"enable_i2c\" at xillydemo.v(1055)" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1055 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1430423651259 "|xillydemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:clkpll " "Elaborating entity \"altpll\" for hierarchy \"altpll:clkpll\"" {  } { { "src/xillydemo.v" "clkpll" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423652435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:clkpll " "Elaborated megafunction instantiation \"altpll:clkpll\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423652463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:clkpll " "Instantiated megafunction \"altpll:clkpll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652467 ""}  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423652467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423652631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423652631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll altpll:clkpll\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"altpll:clkpll\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423652635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xillybus xillybus:xillybus_ins " "Elaborating entity \"xillybus\" for hierarchy \"xillybus:xillybus_ins\"" {  } { { "src/xillydemo.v" "xillybus_ins" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423652660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x xillybus:xillybus_ins\|pcie_c4_1x:pcie " "Elaborating entity \"pcie_c4_1x\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\"" {  } { { "src/xillybus.v" "pcie" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillybus.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423652690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_serdes xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes " "Elaborating entity \"pcie_c4_1x_serdes\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\"" {  } { { "pcie_core/pcie_c4_1x.v" "serdes" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423652726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_serdes_alt_c3gxb_7cf8 xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component " "Elaborating entity \"pcie_c4_1x_serdes_alt_c3gxb_7cf8\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\"" {  } { { "pcie_core/pcie_c4_1x_serdes.v" "pcie_c4_1x_serdes_alt_c3gxb_7cf8_component" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423652753 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] pcie_c4_1x_serdes.v(105) " "Output port \"rx_patterndetect\[0\]\" at pcie_c4_1x_serdes.v(105) has no driver" {  } { { "pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1430423652793 "|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] pcie_c4_1x_serdes.v(106) " "Output port \"rx_syncstatus\[0\]\" at pcie_c4_1x_serdes.v(106) has no driver" {  } { { "pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1430423652793 "|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\"" {  } { { "pcie_core/pcie_c4_1x_serdes.v" "pll0" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423652864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\"" {  } { { "pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423652901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0 " "Instantiated megafunction \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423652902 ""}  } { { "pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_serdes.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423652902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423653064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423653064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes xillybus:xillybus_ins\|pcie_c4_1x:pcie\|altpcie_rs_serdes:rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|altpcie_rs_serdes:rs_serdes\"" {  } { { "pcie_core/pcie_c4_1x.v" "rs_serdes" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_core xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper " "Elaborating entity \"pcie_c4_1x_core\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\"" {  } { { "pcie_core/pcie_c4_1x.v" "wrapper" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "pcie_core/pcie_c4_1x_core.v" "altpcie_hip_pipen1b_inst" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_core.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "txcred_patch0" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "altpcie_tl_cfg_pipe_inst" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_3cgx xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig " "Elaborating entity \"altpcie_reconfig_3cgx\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\"" {  } { { "src/xillybus.v" "reconfig" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillybus.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component " "Elaborating entity \"altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_c3gxb xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborating entity \"alt_cal_c3gxb\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "calibration_c3gxb" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423653626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 2 " "Parameter \"channel_address_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423653626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 4 " "Parameter \"number_of_channels\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423653626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_model_mode FALSE " "Parameter \"sim_model_mode\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423653626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal_c3gxb " "Parameter \"lpm_type\" = \"alt_cal_c3gxb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423653626 ""}  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423653626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\"" {  } { { "alt_cal_c3gxb.v" "alt_cal_mux_gen.testbus_mux" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_cal_c3gxb.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\", which is child of megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "alt_cal_c3gxb.v" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_cal_c3gxb.v" 103 0 0 } } { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 432 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1430423653712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4vc " "Found entity 1: mux_4vc" {  } { { "db/mux_4vc.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/mux_4vc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423653886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423653886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4vc xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_4vc:auto_generated " "Elaborating entity \"mux_4vc\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|alt_cal_c3gxb:calibration_c3gxb\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_4vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_3cgx_alt_dprio_v5k xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio " "Elaborating entity \"altpcie_reconfig_3cgx_alt_dprio_v5k\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "dprio" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "pre_amble_cmpr" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423653979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423653986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423653987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423653987 ""}  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423653987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_87e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_87e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_87e " "Found entity 1: cmpr_87e" {  } { { "db/cmpr_87e.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_87e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423654112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423654112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_87e xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_87e:auto_generated " "Elaborating entity \"cmpr_87e\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_87e:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "rd_data_output_cmpr" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423654205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654206 ""}  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423654206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kae " "Found entity 1: cmpr_kae" {  } { { "db/cmpr_kae.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_kae.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423654318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423654318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kae xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_kae:auto_generated " "Elaborating entity \"cmpr_kae\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_kae:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "state_mc_cmpr" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 276 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423654363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654363 ""}  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 276 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423654363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_usd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_usd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_usd " "Found entity 1: cmpr_usd" {  } { { "db/cmpr_usd.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_usd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423654490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423654490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_usd xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_usd:auto_generated " "Elaborating entity \"cmpr_usd\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_usd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "state_mc_counter" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 304 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423654629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654629 ""}  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 304 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423654629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29h " "Found entity 1: cntr_29h" {  } { { "db/cntr_29h.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_29h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423654766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423654766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_29h xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_29h:auto_generated " "Elaborating entity \"cntr_29h\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_29h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "state_mc_decode" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423654845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423654846 ""}  } { { "pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423654846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8ff " "Found entity 1: decode_8ff" {  } { { "db/decode_8ff.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/decode_8ff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423654988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423654988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8ff xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_8ff:auto_generated " "Elaborating entity \"decode_8ff\" for hierarchy \"xillybus:xillybus_ins\|altpcie_reconfig_3cgx:reconfig\|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component\|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_8ff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423654991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_c4_1x_rs_hip xillybus:xillybus_ins\|pcie_c4_1x_rs_hip:rs_hip " "Elaborating entity \"pcie_c4_1x_rs_hip\" for hierarchy \"xillybus:xillybus_ins\|pcie_c4_1x_rs_hip:rs_hip\"" {  } { { "src/xillybus.v" "rs_hip" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillybus.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xillybus_core xillybus:xillybus_ins\|xillybus_core:xillybus_core_ins " "Elaborating entity \"xillybus_core\" for hierarchy \"xillybus:xillybus_ins\|xillybus_core:xillybus_core_ins\"" {  } { { "src/xillybus.v" "xillybus_core_ins" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillybus.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:d1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:d1\"" {  } { { "src/xillydemo.v" "d1" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(13) " "Verilog HDL assignment warning at debouncer.v(13): truncated value with size 32 to match size of target (20)" {  } { { "src/debouncer.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/debouncer.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423655249 "|xillydemo|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(16) " "Verilog HDL assignment warning at debouncer.v(16): truncated value with size 32 to match size of target (20)" {  } { { "src/debouncer.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/debouncer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423655249 "|xillydemo|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(18) " "Verilog HDL assignment warning at debouncer.v(18): truncated value with size 32 to match size of target (20)" {  } { { "src/debouncer.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/debouncer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423655250 "|xillydemo|debouncer:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:i2c_master " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:i2c_master\"" {  } { { "src/xillydemo.v" "i2c_master" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "src/I2C/i2c_master_top.v" "byte_controller" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "src/I2C/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(263) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(263): truncated value with size 16 to match size of target (14)" {  } { { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423655314 "|xillydemo|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(264) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(264): truncated value with size 32 to match size of target (14)" {  } { { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423655314 "|xillydemo|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(426): ignoring full_case attribute on case statement with explicit default case item" {  } { { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "" 0 -1 1430423655314 "|xillydemo|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(426): all case item expressions in this case statement are onehot" {  } { { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1430423655314 "|xillydemo|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(422) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(422): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 422 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "" 0 -1 1430423655314 "|xillydemo|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "svr_lt2 svr_lt2:CSI " "Elaborating entity \"svr_lt2\" for hierarchy \"svr_lt2:CSI\"" {  } { { "src/xillydemo.v" "CSI" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVReJdvh svr_lt2:CSI\|SVReJdvh:SVRCRBKD " "Elaborating entity \"SVReJdvh\" for hierarchy \"svr_lt2:CSI\|SVReJdvh:SVRCRBKD\"" {  } { { "src/svr_lt2_students.v" "SVRCRBKD" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRAbIZo svr_lt2:CSI\|SVRAbIZo:SVRZTmsY " "Elaborating entity \"SVRAbIZo\" for hierarchy \"svr_lt2:CSI\|SVRAbIZo:SVRZTmsY\"" {  } { { "src/svr_lt2_students.v" "SVRZTmsY" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRWXaIp svr_lt2:CSI\|SVRWXaIp:SVRYyaRh " "Elaborating entity \"SVRWXaIp\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\"" {  } { { "src/svr_lt2_students.v" "SVRYyaRh" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRIUHgT svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRIUHgT:SVRDQMvn " "Elaborating entity \"SVRIUHgT\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRIUHgT:SVRDQMvn\"" {  } { { "src/svr_lt2_students.v" "SVRDQMvn" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRRWXII svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRIUHgT:SVRDQMvn\|SVRRWXII:SVRvYyrr " "Elaborating entity \"SVRRWXII\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRIUHgT:SVRDQMvn\|SVRRWXII:SVRvYyrr\"" {  } { { "src/svr_lt2_students.v" "SVRvYyrr" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRDWPuG svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ " "Elaborating entity \"SVRDWPuG\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\"" {  } { { "src/svr_lt2_students.v" "SVRoYukQ" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRgbDFk svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRgbDFk:SVRPtkiW " "Elaborating entity \"SVRgbDFk\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRgbDFk:SVRPtkiW\"" {  } { { "src/svr_lt2_students.v" "SVRPtkiW" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 7683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRwuuAu svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRwuuAu:SVRlkknk " "Elaborating entity \"SVRwuuAu\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRwuuAu:SVRlkknk\"" {  } { { "src/svr_lt2_students.v" "SVRlkknk" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 8157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 svr_lt2_students.v(12867) " "Verilog HDL assignment warning at svr_lt2_students.v(12867): truncated value with size 7 to match size of target (5)" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 12867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423655728 "|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 svr_lt2_students.v(12921) " "Verilog HDL assignment warning at svr_lt2_students.v(12921): truncated value with size 5 to match size of target (3)" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 12921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1430423655728 "|xillydemo|svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRFwWBn svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRFwWBn:SVRBeuGx " "Elaborating entity \"SVRFwWBn\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRFwWBn:SVRBeuGx\"" {  } { { "src/svr_lt2_students.v" "SVRBeuGx" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 8379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRnssvS svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRFwWBn:SVRBeuGx\|SVRnssvS:SVRscfdN " "Elaborating entity \"SVRnssvS\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRFwWBn:SVRBeuGx\|SVRnssvS:SVRscfdN\"" {  } { { "src/svr_lt2_students.v" "SVRscfdN" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 25659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRfZzHt svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRfZzHt:SVROSiJA " "Elaborating entity \"SVRfZzHt\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRfZzHt:SVROSiJA\"" {  } { { "src/svr_lt2_students.v" "SVROSiJA" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 8491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRalwrK svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRalwrK:SVRMYgbJ " "Elaborating entity \"SVRalwrK\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRalwrK:SVRMYgbJ\"" {  } { { "src/svr_lt2_students.v" "SVRMYgbJ" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 8732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRFoNQp svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRFoNQp:SVRWNQzB " "Elaborating entity \"SVRFoNQp\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRFoNQp:SVRWNQzB\"" {  } { { "src/svr_lt2_students.v" "SVRWNQzB" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 8898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRBAPNY svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRBAPNY:SVRzGqmq " "Elaborating entity \"SVRBAPNY\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRBAPNY:SVRzGqmq\"" {  } { { "src/svr_lt2_students.v" "SVRzGqmq" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 8996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRsbAVU svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRsbAVU:SVRJaNxX " "Elaborating entity \"SVRsbAVU\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRsbAVU:SVRJaNxX\"" {  } { { "src/svr_lt2_students.v" "SVRJaNxX" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 9128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRURDuX svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRURDuX:SVRjPKCp " "Elaborating entity \"SVRURDuX\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRURDuX:SVRjPKCp\"" {  } { { "src/svr_lt2_students.v" "SVRjPKCp" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 9292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRPTXzm svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRURDuX:SVRjPKCp\|SVRPTXzm:SVRUWYmG " "Elaborating entity \"SVRPTXzm\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRURDuX:SVRjPKCp\|SVRPTXzm:SVRUWYmG\"" {  } { { "src/svr_lt2_students.v" "SVRUWYmG" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 24526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRZuLLH svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRZuLLH:SVRLDoLh " "Elaborating entity \"SVRZuLLH\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRZuLLH:SVRLDoLh\"" {  } { { "src/svr_lt2_students.v" "SVRLDoLh" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 9356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423655986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRkYKaD svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRkYKaD:SVRfzsAo " "Elaborating entity \"SVRkYKaD\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRkYKaD:SVRfzsAo\"" {  } { { "src/svr_lt2_students.v" "SVRfzsAo" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 9657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRlWTue svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRlWTue:SVRfYwkC " "Elaborating entity \"SVRlWTue\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRDWPuG:SVRoYukQ\|SVRlWTue:SVRfYwkC\"" {  } { { "src/svr_lt2_students.v" "SVRfYwkC" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 9782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRoGpos svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ " "Elaborating entity \"SVRoGpos\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\"" {  } { { "src/svr_lt2_students.v" "SVRtJDZZ" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRWEZQF svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG " "Elaborating entity \"SVRWEZQF\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\"" {  } { { "src/svr_lt2_students.v" "SVRKIVNG" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRpBeaL svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRpBeaL:SVRpBeaL " "Elaborating entity \"SVRpBeaL\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRpBeaL:SVRpBeaL\"" {  } { { "src/svr_lt2_students.v" "SVRpBeaL" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRCRVYZ svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRpBeaL:SVRpBeaL\|SVRCRVYZ:SVRaPTRq " "Elaborating entity \"SVRCRVYZ\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRpBeaL:SVRpBeaL\|SVRCRVYZ:SVRaPTRq\"" {  } { { "src/svr_lt2_students.v" "SVRaPTRq" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 4609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRiVOzA svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRiVOzA:SVRExUmN " "Elaborating entity \"SVRiVOzA\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRiVOzA:SVRExUmN\"" {  } { { "src/svr_lt2_students.v" "SVRExUmN" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRzYBgZ svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRzYBgZ:SVRzYBgZ " "Elaborating entity \"SVRzYBgZ\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRzYBgZ:SVRzYBgZ\"" {  } { { "src/svr_lt2_students.v" "SVRzYBgZ" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 4189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRAcFNr svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRzYBgZ:SVRzYBgZ\|SVRAcFNr:SVRnBPTi " "Elaborating entity \"SVRAcFNr\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRzYBgZ:SVRzYBgZ\|SVRAcFNr:SVRnBPTi\"" {  } { { "src/svr_lt2_students.v" "SVRnBPTi" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 5793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRuPrNG svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRuPrNG:SVRuPrNG " "Elaborating entity \"SVRuPrNG\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRuPrNG:SVRuPrNG\"" {  } { { "src/svr_lt2_students.v" "SVRuPrNG" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRAESaj svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRAESaj:SVRnpwAe " "Elaborating entity \"SVRAESaj\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRAESaj:SVRnpwAe\"" {  } { { "src/svr_lt2_students.v" "SVRnpwAe" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVRBSVNR svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRAESaj:SVRnpwAe\|SVRBSVNR:SVRnWXTv " "Elaborating entity \"SVRBSVNR\" for hierarchy \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRAESaj:SVRnpwAe\|SVRBSVNR:SVRnWXTv\"" {  } { { "src/svr_lt2_students.v" "SVRnWXTv" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423656497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:fifo_32 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:fifo_32\"" {  } { { "src/xillydemo.v" "fifo_32" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:fifo_32 " "Elaborated megafunction instantiation \"scfifo:fifo_32\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1306 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423657123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:fifo_32 " "Instantiated megafunction \"scfifo:fifo_32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALMOST_FULL_VALUE 900 " "Parameter \"ALMOST_FULL_VALUE\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423657123 ""}  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1306 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423657123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ud31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ud31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ud31 " "Found entity 1: scfifo_ud31" {  } { { "db/scfifo_ud31.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/scfifo_ud31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423657254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423657254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ud31 scfifo:fifo_32\|scfifo_ud31:auto_generated " "Elaborating entity \"scfifo_ud31\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3h01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3h01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3h01 " "Found entity 1: a_dpfifo_3h01" {  } { { "db/a_dpfifo_3h01.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_3h01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423657295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423657295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3h01 scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo " "Elaborating entity \"a_dpfifo_3h01\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\"" {  } { { "db/scfifo_ud31.tdf" "dpfifo" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/scfifo_ud31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7be1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7be1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7be1 " "Found entity 1: altsyncram_7be1" {  } { { "db/altsyncram_7be1.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/altsyncram_7be1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423657477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423657477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7be1 scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|altsyncram_7be1:FIFOram " "Elaborating entity \"altsyncram_7be1\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|altsyncram_7be1:FIFOram\"" {  } { { "db/a_dpfifo_3h01.tdf" "FIFOram" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_3h01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o19.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o19.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o19 " "Found entity 1: cmpr_o19" {  } { { "db/cmpr_o19.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_o19.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423657651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423657651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o19 scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cmpr_o19:almost_full_comparer " "Elaborating entity \"cmpr_o19\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cmpr_o19:almost_full_comparer\"" {  } { { "db/a_dpfifo_3h01.tdf" "almost_full_comparer" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_3h01.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o19 scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cmpr_o19:two_comparison " "Elaborating entity \"cmpr_o19\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cmpr_o19:two_comparison\"" {  } { { "db/a_dpfifo_3h01.tdf" "two_comparison" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_3h01.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sdb " "Found entity 1: cntr_sdb" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_sdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423657752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423657752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sdb scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cntr_sdb:rd_ptr_msb " "Elaborating entity \"cntr_sdb\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cntr_sdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3h01.tdf" "rd_ptr_msb" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_3h01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gf7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gf7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gf7 " "Found entity 1: cntr_gf7" {  } { { "db/cntr_gf7.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_gf7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423657847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423657847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gf7 scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cntr_gf7:usedw_counter " "Elaborating entity \"cntr_gf7\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cntr_gf7:usedw_counter\"" {  } { { "db/a_dpfifo_3h01.tdf" "usedw_counter" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_3h01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4fb " "Found entity 1: cntr_4fb" {  } { { "db/cntr_4fb.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_4fb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423657963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423657963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4fb scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cntr_4fb:wr_ptr " "Elaborating entity \"cntr_4fb\" for hierarchy \"scfifo:fifo_32\|scfifo_ud31:auto_generated\|a_dpfifo_3h01:dpfifo\|cntr_4fb:wr_ptr\"" {  } { { "db/a_dpfifo_3h01.tdf" "wr_ptr" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_3h01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423657966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:fifo_8 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:fifo_8\"" {  } { { "src/xillydemo.v" "fifo_8" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423658289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:fifo_8 " "Elaborated megafunction instantiation \"scfifo:fifo_8\"" {  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1334 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1430423658305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:fifo_8 " "Instantiated megafunction \"scfifo:fifo_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1430423658305 ""}  } { { "src/xillydemo.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 1334 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1430423658305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3601.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3601.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3601 " "Found entity 1: scfifo_3601" {  } { { "db/scfifo_3601.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/scfifo_3601.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423658401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423658401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3601 scfifo:fifo_8\|scfifo_3601:auto_generated " "Elaborating entity \"scfifo_3601\" for hierarchy \"scfifo:fifo_8\|scfifo_3601:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423658403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mtv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mtv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mtv " "Found entity 1: a_dpfifo_mtv" {  } { { "db/a_dpfifo_mtv.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_mtv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423658430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423658430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mtv scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo " "Elaborating entity \"a_dpfifo_mtv\" for hierarchy \"scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\"" {  } { { "db/scfifo_3601.tdf" "dpfifo" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/scfifo_3601.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423658434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8e1 " "Found entity 1: altsyncram_t8e1" {  } { { "db/altsyncram_t8e1.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/altsyncram_t8e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423658629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423658629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8e1 scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|altsyncram_t8e1:FIFOram " "Elaborating entity \"altsyncram_t8e1\" for hierarchy \"scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|altsyncram_t8e1:FIFOram\"" {  } { { "db/a_dpfifo_mtv.tdf" "FIFOram" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_mtv.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423658633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p19.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p19.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p19 " "Found entity 1: cmpr_p19" {  } { { "db/cmpr_p19.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_p19.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423658749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423658749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p19 scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cmpr_p19:almost_full_comparer " "Elaborating entity \"cmpr_p19\" for hierarchy \"scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cmpr_p19:almost_full_comparer\"" {  } { { "db/a_dpfifo_mtv.tdf" "almost_full_comparer" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_mtv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423658754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p19 scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cmpr_p19:two_comparison " "Elaborating entity \"cmpr_p19\" for hierarchy \"scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cmpr_p19:two_comparison\"" {  } { { "db/a_dpfifo_mtv.tdf" "two_comparison" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_mtv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423658772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hf7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hf7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hf7 " "Found entity 1: cntr_hf7" {  } { { "db/cntr_hf7.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_hf7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423658881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423658881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hf7 scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cntr_hf7:usedw_counter " "Elaborating entity \"cntr_hf7\" for hierarchy \"scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cntr_hf7:usedw_counter\"" {  } { { "db/a_dpfifo_mtv.tdf" "usedw_counter" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_mtv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423658886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fb " "Found entity 1: cntr_5fb" {  } { { "db/cntr_5fb.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_5fb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423659062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423659062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5fb scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cntr_5fb:wr_ptr " "Elaborating entity \"cntr_5fb\" for hierarchy \"scfifo:fifo_8\|scfifo_3601:auto_generated\|a_dpfifo_mtv:dpfifo\|cntr_5fb:wr_ptr\"" {  } { { "db/a_dpfifo_mtv.tdf" "wr_ptr" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/a_dpfifo_mtv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430423659068 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_n_but " "Net \"reset_n_but\" is missing source, defaulting to GND" {  } { { "src/xillydemo.v" "reset_n_but" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 118 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1430423660765 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1430423660765 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "TxsAddress_i altpcie_hip_pipen1b_inst 17 21 " "Port \"TxsAddress_i\" on the entity instantiation of \"altpcie_hip_pipen1b_inst\" is connected to a signal of width 17. The formal width of the signal in the module is 21.  The extra bits will be driven by GND." {  } { { "pcie_core/pcie_c4_1x_core.v" "altpcie_hip_pipen1b_inst" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_core.v" 743 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 -1 1430423660799 "|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_n_but " "Net \"reset_n_but\" is missing source, defaulting to GND" {  } { { "src/xillydemo.v" "reset_n_but" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 118 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1430423660969 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1430423660969 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_n_but " "Net \"reset_n_but\" is missing source, defaulting to GND" {  } { { "src/xillydemo.v" "reset_n_but" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/xillydemo.v" 118 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1430423660971 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1430423660971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l524 " "Found entity 1: altsyncram_l524" {  } { { "db/altsyncram_l524.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/altsyncram_l524.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423664945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423664945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/decode_d0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423665091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423665091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsb " "Found entity 1: mux_qsb" {  } { { "db/mux_qsb.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/mux_qsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423665274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423665274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r0d " "Found entity 1: mux_r0d" {  } { { "db/mux_r0d.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/mux_r0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423665586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423665586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423665757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423665757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0li " "Found entity 1: cntr_0li" {  } { { "db/cntr_0li.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_0li.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423666392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423666392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mkc " "Found entity 1: cmpr_mkc" {  } { { "db/cmpr_mkc.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423666515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423666515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fj " "Found entity 1: cntr_5fj" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_5fj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423666676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423666676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_eki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423666869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423666869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423666986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423666986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423667144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423667144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430423667261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430423667261 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1430423667498 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "" 0 -1 1430423669110 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVROEJAn\|SVRpBeaL:SVRpBeaL\|SVRCRVYZ:SVRaPTRq\|SVRngccP " "RAM logic \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVROEJAn\|SVRpBeaL:SVRpBeaL\|SVRCRVYZ:SVRaPTRq\|SVRngccP\" is uninferred due to inappropriate RAM size" {  } { { "src/svr_lt2_students.v" "SVRngccP" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 4708 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1430423673272 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRpBeaL:SVRpBeaL\|SVRCRVYZ:SVRaPTRq\|SVRngccP " "RAM logic \"svr_lt2:CSI\|SVRWXaIp:SVRYyaRh\|SVRoGpos:SVRtJDZZ\|SVRWEZQF:SVRKIVNG\|SVRpBeaL:SVRpBeaL\|SVRCRVYZ:SVRaPTRq\|SVRngccP\" is uninferred due to inappropriate RAM size" {  } { { "src/svr_lt2_students.v" "SVRngccP" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 4708 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1430423673272 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1430423673272 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 91 C:/alteras/csi_current/csi_current_implementation_restored/db/xillydemo.ram1_xillydemo_6dcd9409.hdl.mif " "Memory depth (128) in the design file differs from memory depth (91) in the Memory Initialization File \"C:/alteras/csi_current/csi_current_implementation_restored/db/xillydemo.ram1_xillydemo_6dcd9409.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1430423673275 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 91 C:/alteras/csi_current/csi_current_implementation_restored/db/xillydemo.ram0_xillydemo_6dcd9409.hdl.mif " "Memory depth (128) in the design file differs from memory depth (91) in the Memory Initialization File \"C:/alteras/csi_current/csi_current_implementation_restored/db/xillydemo.ram0_xillydemo_6dcd9409.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1430423673278 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 91 C:/alteras/csi_current/csi_current_implementation_restored/db/xillydemo.ram2_xillydemo_6dcd9409.hdl.mif " "Memory depth (128) in the design file differs from memory depth (91) in the Memory Initialization File \"C:/alteras/csi_current/csi_current_implementation_restored/db/xillydemo.ram2_xillydemo_6dcd9409.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1430423673280 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1430423682687 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 16541 -1 0 } } { "pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" 42 -1 0 } } { "pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 74 -1 0 } } { "pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 197 -1 0 } } { "pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 63 -1 0 } } { "pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" 66 -1 0 } } { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 23445 -1 0 } } { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 161 -1 0 } } { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 165 -1 0 } } { "src/svr_lt2_students.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/svr_lt2_students.v" 12733 -1 0 } } { "pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 125 -1 0 } } { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 178 -1 0 } } { "pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 76 -1 0 } } { "pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" 58 -1 0 } } { "pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" 60 -1 0 } } { "pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/pcie_core/pcie_c4_1x_examples/chaining_dma/pcie_c4_1x_rs_hip.v" 61 -1 0 } } { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 174 -1 0 } } { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 175 -1 0 } } { "src/I2C/i2c_master_bit_ctrl.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_bit_ctrl.v" 275 -1 0 } } { "src/I2C/i2c_master_top.v" "" { Text "C:/alteras/csi_current/csi_current_implementation_restored/src/I2C/i2c_master_top.v" 185 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1430423683435 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1430423683436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1430423693885 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "504 " "504 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1430423707990 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1430423708190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1430423708191 ""}
