0.6
2018.3
Dec  6 2018
23:39:36
/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sim_1/imports/Downloads/esempio testbench.vhd,1553341853,vhdl,,,,project_tb,,,,,,,,
/home/andreaalf/VivadoProjects/ProgettoRetiLogiche/ProgettoRetiLogiche.srcs/sources_1/new/project_reti_logiche.vhd,1553366973,vhdl,,,,project_reti_logiche,,,,,,,,
