vhdl work "../../rtl_vhdl/SlaveFIFO2b/fifo.vhd"
vhdl work "../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_ZLP.vhd"
vhdl work "../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_streamOUT.vhd"
vhdl work "../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_streamIN.vhd"
vhdl work "../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_partial.vhd"
vhdl work "../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_loopback.vhd"
vhdl work "../clk_wiz_v3_6_2.vhd"
vhdl work "../../rtl_vhdl/SlaveFIFO2b/slaveFIFO2b_fpga_top.vhd"
vhdl work "../../testbench/fpga_master_testb.vhd"
