{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1475682488417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1475682488419 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "convLayer EP3C120F780C7 " "Selected device EP3C120F780C7 for design \"convLayer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1475682488475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475682488500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475682488501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1475682488501 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1475682488586 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1475682488586 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 500 180 5000000 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 180 degrees (5000000 ps) for ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 536 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1475682488586 ""}  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1475682488586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1475682488755 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Device EP3C40F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475682489199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Device EP3C40F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475682489199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Device EP3C55F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475682489199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Device EP3C55F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475682489199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Device EP3C80F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475682489199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Device EP3C80F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475682489199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Device EP3C120F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1475682489199 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1475682489199 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25685 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475682489216 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25687 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475682489216 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25689 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475682489216 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25691 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475682489216 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kamel/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25693 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1475682489216 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1475682489216 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1475682489220 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1475682489279 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1ul1 " "Entity dcfifo_1ul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_59k1 " "Entity dcfifo_59k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_i3k1 " "Entity dcfifo_i3k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_plg1 " "Entity dcfifo_plg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1475682490971 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1475682490971 ""}
{ "Info" "ISTA_SDC_FOUND" "IP/mt9/hdl/mt9.sdc " "Reading SDC File: 'IP/mt9/hdl/mt9.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1475682491036 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "30.303030303 ns 30.303 ns " "Time value \"30.303030303 ns\" truncated to \"30.303 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1475682491037 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "30.303030303 ns 30.303 ns " "Time value \"30.303030303 ns\" truncated to \"30.303 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1475682491037 ""}
{ "Info" "ISTA_SDC_FOUND" "IP/usb_cypress_CY7C68014A/usb.sdc " "Reading SDC File: 'IP/usb_cypress_CY7C68014A/usb.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1475682491038 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "20.8333333333 ns 20.833 ns " "Time value \"20.8333333333 ns\" truncated to \"20.833 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1475682491039 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "20.8333333333 ns 20.833 ns " "Time value \"20.8333333333 ns\" truncated to \"20.833 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1475682491039 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50M_i clk_50M_i " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50M_i clk_50M_i" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491040 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ci_inst\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ci_inst\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491040 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ci_inst\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ci_inst\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491040 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ci_inst\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -phase 17.76 -duty_cycle 50.00 -name \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ci_inst\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -phase 17.76 -duty_cycle 50.00 -name \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{ci_inst\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491040 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1475682491040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1475682491040 ""}
{ "Info" "ISTA_SDC_FOUND" "convLayer.sdc " "Reading SDC File: 'convLayer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1475682491041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1475682491041 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input usb_rst rising usb_ifclk fall min " "Port \"usb_rst\" relative to the rising edge of clock \"usb_ifclk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1475682491075 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input usb_rst rising usb_ifclk rise min " "Port \"usb_rst\" relative to the rising edge of clock \"usb_ifclk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1475682491075 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1475682491112 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1475682491114 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 111.111 ci_inst\|pll0\|auto_generated\|pll1\|clk\[0\] " " 111.111 ci_inst\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "20000.000 ci_inst\|pll0\|auto_generated\|pll1\|clk\[1\] " "20000.000 ci_inst\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10000.000 ci_inst\|pll0\|auto_generated\|pll1\|clk\[2\] " "10000.000 ci_inst\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50M_i " "  20.000    clk_50M_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 mt9_pixclk_i " "  30.303 mt9_pixclk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833    usb_ifclk " "  20.833    usb_ifclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1475682491114 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1475682491114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491543 ""}  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 80 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ci:ci_inst|altpll:pll0|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491543 ""}  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 80 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ci:ci_inst|altpll:pll0|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_2) " "Automatically promoted node ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491543 ""}  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 80 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ci:ci_inst|altpll:pll0|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M_i~input (placed in PIN J28 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk_50M_i~input (placed in PIN J28 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491543 ""}  } { { "top.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/top.vhd" 8 0 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_50M_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25647 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_ifclk~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node usb_ifclk~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491543 ""}  } { { "top.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/top.vhd" 27 0 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_ifclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25653 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mt9_pixclk_i~input (placed in PIN B14 (CLK11, DIFFCLK_4p)) " "Automatically promoted node mt9_pixclk_i~input (placed in PIN B14 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""}  } { { "top.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/top.vhd" 15 0 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { mt9_pixclk_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 25669 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_cypress_CY7C68014A:usb\|flow_in:\\FI1_label1:USBFLOW_IN1\|com_flow_fifo_rx:ComFlowFifoRx_inst\|fifo_1_aclr_s~0  " "Automatically promoted node usb_cypress_CY7C68014A:usb\|flow_in:\\FI1_label1:USBFLOW_IN1\|com_flow_fifo_rx:ComFlowFifoRx_inst\|fifo_1_aclr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""}  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_in/src/com_flow_fifo_rx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_in/src/com_flow_fifo_rx.vhd" 85 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_in:\FI1_label1:USBFLOW_IN1|com_flow_fifo_rx:ComFlowFifoRx_inst|fifo_1_aclr_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 11783 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|comb~0  " "Automatically promoted node usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO0_label4:USBFLOW_OUT0|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 6976 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO0_label4:USBFLOW_OUT0|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 6975 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Unpile~3 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Unpile~3" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO0_label4:USBFLOW_OUT0|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.Unpile~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.UnpileHeader~5 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.UnpileHeader~5" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO0_label4:USBFLOW_OUT0|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.UnpileHeader~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~2 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO0_label4:USBFLOW_OUT0\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~2" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 88 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO0_label4:USBFLOW_OUT0|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_1_rdreq_s~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 13523 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1475682491544 ""}  } { { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO0_label4:USBFLOW_OUT0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 11727 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|comb~0  " "Automatically promoted node usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO1_label4:USBFLOW_OUT1|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 10227 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO1_label4:USBFLOW_OUT1|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 10226 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Unpile~3 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Unpile~3" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO1_label4:USBFLOW_OUT1|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.Unpile~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12068 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.WaitSyncPktSize~6 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.WaitSyncPktSize~6" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO1_label4:USBFLOW_OUT1|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.WaitSyncPktSize~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12070 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~0 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~0" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 88 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO1_label4:USBFLOW_OUT1|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_1_rdreq_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 13468 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~1 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO1_label4:USBFLOW_OUT1\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~1" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 88 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO1_label4:USBFLOW_OUT1|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_1_rdreq_s~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 13469 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1475682491544 ""}  } { { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO1_label4:USBFLOW_OUT1|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 11683 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|comb~0  " "Automatically promoted node usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO2_label4:USBFLOW_OUT2|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 9484 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO2_label4:USBFLOW_OUT2|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 9483 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.FlowRdy~2 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.FlowRdy~2" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO2_label4:USBFLOW_OUT2|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.FlowRdy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12007 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.UnpileHeader~5 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.UnpileHeader~5" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO2_label4:USBFLOW_OUT2|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.UnpileHeader~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12012 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~0 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~0" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 88 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO2_label4:USBFLOW_OUT2|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_1_rdreq_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 13496 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~1 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO2_label4:USBFLOW_OUT2\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~1" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 88 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO2_label4:USBFLOW_OUT2|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_1_rdreq_s~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 13497 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1475682491545 ""}  } { { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO2_label4:USBFLOW_OUT2|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 11639 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|write_flow:WRFLOW_process\|fifo_pkt_data_s\[0\]~2  " "Automatically promoted node usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|write_flow:WRFLOW_process\|fifo_pkt_data_s\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO3_label4:USBFLOW_OUT3|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 8741 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\] " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_com_tx:FIFO_1\|dcfifo:dcfifo_component\|dcfifo_1ul1:auto_generated\|altsyncram_fl31:fifo_ram\|address_reg_b\[1\]" {  } { { "db/altsyncram_fl31.tdf" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/altsyncram_fl31.tdf" 46 15 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO3_label4:USBFLOW_OUT3|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_com_tx:FIFO_1|dcfifo:dcfifo_component|dcfifo_1ul1:auto_generated|altsyncram_fl31:fifo_ram|address_reg_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 8740 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Unpile~3 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Unpile~3" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO3_label4:USBFLOW_OUT3|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.Unpile~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12170 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Idle~5 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|RDUSB_state.Idle~5" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 106 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO3_label4:USBFLOW_OUT3|com_flow_fifo_tx:ComFlowFifoTX_inst|RDUSB_state.Idle~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 12172 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~2 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|com_flow_fifo_tx:ComFlowFifoTX_inst\|fifo_1_rdreq_s~2" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/com_flow_fifo_tx.vhd" 88 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO3_label4:USBFLOW_OUT3|com_flow_fifo_tx:ComFlowFifoTX_inst|fifo_1_rdreq_s~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 13550 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|write_flow:WRFLOW_process\|fifo_pkt_data_s\[0\]~7 " "Destination node usb_cypress_CY7C68014A:usb\|flow_out:\\FO3_label4:USBFLOW_OUT3\|write_flow:WRFLOW_process\|fifo_pkt_data_s\[0\]~7" {  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/write_flow.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/write_flow.vhd" 63 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO3_label4:USBFLOW_OUT3|write_flow:WRFLOW_process|fifo_pkt_data_s[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 13848 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1475682491545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1475682491545 ""}  } { { "IP/usb_cypress_CY7C68014A/hdl/flow_out/src/write_flow.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/IP/usb_cypress_CY7C68014A/hdl/flow_out/src/write_flow.vhd" 63 -1 0 } } { "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/kamel/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_cypress_CY7C68014A:usb|flow_out:\FO3_label4:USBFLOW_OUT3|write_flow:WRFLOW_process|fifo_pkt_data_s[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 0 { 0 ""} 0 11768 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1475682491545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1475682492550 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475682492564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1475682492564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475682492579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475682492597 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1475682492609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1475682492609 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1475682492620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1475682493640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1475682493653 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1475682493653 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|pll1 clk\[0\] mt9_extclk_o~output " "PLL \"ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"mt9_extclk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/kamel/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ci.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/ci.vhd" 110 0 0 } } { "top.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/top.vhd" 621 0 0 } } { "top.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/top.vhd" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1475682493721 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|pll1 clk\[1\] mt9_sclk_o~output " "PLL \"ci:ci_inst\|altpll:pll0\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"mt9_sclk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/kamel/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ci.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/ci.vhd" 110 0 0 } } { "top.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/top.vhd" 621 0 0 } } { "top.vhd" "" { Text "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/top.vhd" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1475682493721 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475682493943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1475682496383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475682498316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1475682498379 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1475682504007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475682504007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1475682505300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1475682512924 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1475682512924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475682513992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1475682513994 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1475682513994 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1475682513994 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.47 " "Total time spent on timing analysis during the Fitter is 6.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1475682514247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475682514285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475682515311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475682515341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475682516438 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475682518789 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1475682519439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kamel/dev/haddoc2/example/conv2/GPStudio/build/output_files/convLayer.fit.smsg " "Generated suppressed messages file /home/kamel/dev/haddoc2/example/conv2/GPStudio/build/output_files/convLayer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1475682520009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1327 " "Peak virtual memory: 1327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475682522095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  5 17:48:42 2016 " "Processing ended: Wed Oct  5 17:48:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475682522095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475682522095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475682522095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1475682522095 ""}
