# UART Protocol Verification

## ğŸ“š Project Overview

This project focuses on the functional verification of a UART (Universal Asynchronous Receiver Transmitter) protocol implementation.  
Two verification strategies were adopted across different stages of the project:

- **SystemVerilog class-based directed testbench** for early **module-level** validation.
- **UVM (Universal Verification Methodology) environment** for full **system-level** verification.

This approach demonstrates a realistic industry verification flow â€” starting with individual module validation and scaling towards system integration testing.

---

## ğŸ› ï¸ Verification Approaches

### ğŸ”¹ SystemVerilog Directed Testbench (Module-Level Verification)

- Verified individual UART Transmitter and Receiver designs located under:
  - `src/rtl/module_level/UART_design.sv`
- Built lightweight SystemVerilog testbench (`src/tb/UART_SV_TB.sv`) to stimulate the designs.
- Focused on validating key UART features:
  - Start bit detection
  - 8-bit data transmission
  - Stop bit framing
- Achieved quick bring-up and functional sanity checking at the block level.

### ğŸ”¹ UVM Environment (System-Level Verification)

- Developed a layered UVM-based testbench for verifying the integrated UART system (`uart_top` module) located under:
  - `src/rtl/system_level/UART_design.sv`
- Created UVM components including:
  - Transaction
  - Driver
  - Monitor
  - Scoreboard
  - Sequences
  - Environment
  - Test
- Stimulated UART transmission using randomized sequences and captured UART reception outputs.
- Ensured protocol correctness through functional coverage and scoreboard-based checks.
- Scaled verification to system-level integration scenarios.

---

## ğŸ“¦ Project Structure

UART_Protocol_Verification/ â””â”€â”€ src/ â”œâ”€â”€ rtl/ â”‚ â”œâ”€â”€ module_level/ â”‚ â”‚ â””â”€â”€ UART_design.sv â”‚ â”œâ”€â”€ system_level/ â”‚ â”‚ â””â”€â”€ UART_design.sv â”œâ”€â”€ tb/ â”‚ â””â”€â”€ UART_SV_TB.sv â”œâ”€â”€ UVM/ â”‚ â””â”€â”€ UART_UVM.sv


---

## ğŸ§  Key Learnings and Highlights

- Transitioned from directed unit testing to scalable, layered UVM-based verification.
- Gained hands-on experience with UART protocol timing, framing, and serial data transmission.
- Designed reusable verification components enabling easier expansion for future SoC-level projects.
- Developed modular and scalable verification flows matching industry practices.

---

## ğŸ¤” Why Both Module-Level and System-Level Testing?

- **SystemVerilog Directed Testing** provided quick and effective validation for individual modules in isolation, speeding up early development bring-up.
- **UVM Environment Testing** enabled structured, randomized, and reusable system-level verification, ensuring better coverage and preparing the environment for larger system integration.

---

