library ieee;
use ieee.std_logic_1164.all;

entity RelHora is
port(clock_in : in std_logic;
	  hora : out std_logic_vector(6 downto 0);
end RelHora;
