-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 27 15:41:59 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v2
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      52  292607     292612            0  0        ? 
    Design Total:                             52  292607     292612            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_dev_78878aed0de3c5f55e010cb782736eec6212() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,2,1,10)                                  10.000     0.000     10.000            9.000   1.035          1           0 
    mgc_add(10,0,9,0,10)                                  10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000   1.215          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(4,0,1,1,5)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(64,0,1,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,2,1,64)                                  64.000     0.000     64.000           63.000   1.845          1           1 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845          3           0 
    mgc_add(64,0,64,1,64)                                 64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(65,0,64,1,65)                                 65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(9,0,2,1,10)                                    9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,9,0,10)                                    9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          40 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          12 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000   0.550          0           2 
    mgc_and(9,2)                                           9.000     0.000      9.000            0.000   0.550          0           1 
    mgc_div(64,10,0)                                    1210.396     0.000   1210.396            0.000  70.400          1           1 
    mgc_mul(64,0,64,0,64)                               6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.080          0          42 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.080          0           4 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          0           6 
    mgc_mux(9,1,2)                                         9.000     0.000      9.000            0.000   0.080          0           2 
    mgc_mux1hot(10,3)                                     14.463     0.000     14.463            0.000   0.550          0           1 
    mgc_mux1hot(4,6)                                      10.394     0.000     10.394            0.000   1.500          0           1 
    mgc_mux1hot(5,5)                                      11.072     0.000     11.072            0.000   1.500          0           1 
    mgc_mux1hot(55,3)                                     79.548     0.000     79.548            0.000   0.550          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          0           3 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   1.500          0           1 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          15 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_nor(60,2)                                         60.000     0.000     60.000            0.000   0.550          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0          72 
    mgc_not(4)                                             0.000     0.000      0.000            0.000   0.000          0           4 
    mgc_not(5)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          30 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           8 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_or(10,2)                                          10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_or(64,2)                                          64.000     0.000     64.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(9,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_rem(64,64,0)                                    7499.810     0.000   7499.810            0.000 196.677          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xnor(1,2)                                          1.000     0.000      1.000            0.000   0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          3           3 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    125808.011    10.000  10344.000          216.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   124677.7          132261.0          125816.0        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           124677.7 (100%)   132253.0 (100%)   125808.0 (100%) 
      MUX:                   0.0            1295.3   (1%)      998.3   (1%) 
      FUNC:             124677.7 (100%)   130865.7  (99%)   124404.7  (99%) 
      LOGIC:                 0.0              92.0   (0%)      405.0   (0%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0               8.0   (0%)        8.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0               8.0 (100%)        8.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                                      Size(bits) Gated Register CG Opt Done Variables                                                     
    ------------------------------------------------------------- ---------- -------------- ----------- -------------------------------------------------------------
    STAGE_MAIN_LOOP:div:cmp.a                                             64                            STAGE_MAIN_LOOP:div:cmp.a                                     
    factor1.sva                                                           64         Y           Y      factor1.sva                                                   
                                                                                                        modExp_dev:exp.sva                                            
                                                                                                        operator-<64,false>:acc.mut                                   
    factor2.sva                                                           64         Y           Y      factor2.sva                                                   
    modExp_dev#1:while:mul.mut                                            64         Y           Y      modExp_dev#1:while:mul.mut                                    
                                                                                                        modExp_dev:while:mul.mut                                      
                                                                                                        modExp_dev#1:result.sva                                       
    modExp_dev:result.sva                                                 64         Y           Y      modExp_dev:result.sva                                         
    modExp_dev:while:rem:cmp.a                                            64                            modExp_dev:while:rem:cmp.a                                    
    modExp_dev:while:rem:cmp.z.oreg                                       64                            modExp_dev:while:rem:cmp.z.oreg                               
    p.sva                                                                 64         Y           Y      p.sva                                                         
    r.sva                                                                 64         Y           Y      r.sva                                                         
    reg(modulo_dev():cmp.m_rsc_dat).cse                                   64                            reg(modulo_dev():cmp.m_rsc_dat).cse                           
    modExp_dev:exp#1.sva(63:9)                                            55         Y           Y      modExp_dev:exp#1.sva(63:9)                                    
    STAGE_MAIN_LOOP:div:cmp.b                                             10                            STAGE_MAIN_LOOP:div:cmp.b                                     
    STAGE_MAIN_LOOP:lshift.psp#1.sva                                      10         Y           Y      STAGE_MAIN_LOOP:lshift.psp#1.sva                              
    STAGE_VEC_LOOP:j.sva(9:0)                                             10         Y           Y      STAGE_VEC_LOOP:j.sva(9:0)                                     
    operator+<64,false>:acc.cse.sva                                       10         Y           Y      operator+<64,false>:acc.cse.sva                               
    COMP_LOOP:acc.cse.sva(8:0)                                             9         Y           Y      COMP_LOOP:acc.cse.sva                                         
                                                                                                        modExp_dev:exp#1.sva(8:0)                                     
    COMP_LOOP:k(9:0).sva(8:0)                                              9         Y           Y      COMP_LOOP:k(9:0).sva(8:0)                                     
    STAGE_MAIN_LOOP:acc#1.psp.sva                                          4         Y           Y      STAGE_MAIN_LOOP:acc#1.psp.sva                                 
                                                                                                        STAGE_MAIN_LOOP:i(3:0).sva                                    
    COMP_LOOP:acc.cse.sva(9)                                               1         Y           Y      COMP_LOOP:acc.cse.sva                                         
                                                                                                        modExp_dev:exp#1.sva(8:0)                                     
    exit:modExp_dev#1:while.sva                                            1         Y           Y      exit:modExp_dev#1:while.sva                                   
                                                                                                        exit:modExp_dev:while.sva                                     
                                                                                                        exit:COMP_LOOP.sva                                            
    operator><64,false>#1:slc(operator><64,false>#1:acc#1)(9).itm          1         Y           Y      operator><64,false>#1:slc(operator><64,false>#1:acc#1)(9).itm 
    reg(ensig.cgo).cse                                                     1                            reg(ensig.cgo).cse                                            
    reg(vec:rsc.triosy:obj.ld).cse                                         1                            reg(vec:rsc.triosy:obj.ld).cse                                
                                                                                                                                                                      
    Total:                                                               762            494         494 (Total Gating Ratio: 0.65, CG Opt Gating Ratio: 0.65)         
    
  Timing Report
    Critical Path
      Max Delay:  16.996523
      Slack:      3.003477
      
      Path                                                                   Startpoint                                            Endpoint                                                         Delay   Slack   
      ---------------------------------------------------------------------- ----------------------------------------------------- ---------------------------------------------------------------- ------- -------
      1                                                                      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)   inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg) 16.9965 3.0035  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                  mgc_reg_pos_64_0_0_0_0_0_0                                                                                             0.3200  0.3200  
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.a                                                                                                                                              0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.a                                                                                                                                                   0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp                              mgc_rem_64_64_0                                                                                                        16.6765 16.9965 
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.z                                                                                                                                                   0.0000  16.9965 
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.z                                                                                                                                              0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/modExp_dev:while:rem:cmp.z                                                                                                                                      0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)     mgc_reg_pos_64_0_0_0_0_0_0                                                                                             0.0000  16.9965 
                                                                                                                                                                                                                    
      2                                                                      inPlaceNTT_DIF:core/reg(modulo_dev():cmp.m_rsc_dat)   inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg) 16.9965 3.0035  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/reg(modulo_dev():cmp.m_rsc_dat)                  mgc_reg_pos_64_0_0_0_0_0_0                                                                                             0.3200  0.3200  
        inPlaceNTT_DIF:core/reg(modulo_dev():cmp.m_rsc_dat).cse                                                                                                                                     0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp_dev:while:asn(modExp_dev:while:rem:cmp.b)                                                                                                                        0.0000  0.3200  
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.b                                                                                                                                              0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.b                                                                                                                                                   0.0000  0.3200  
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp                              mgc_rem_64_64_0                                                                                                        16.6765 16.9965 
        inPlaceNTT_DIF/modExp_dev:while:rem:cmp.z                                                                                                                                                   0.0000  16.9965 
        inPlaceNTT_DIF:core/modExp_dev:while:rem:cmp.z                                                                                                                                              0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/modExp_dev:while:rem:cmp.z                                                                                                                                      0.0000  16.9965 
        inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)     mgc_reg_pos_64_0_0_0_0_0_0                                                                                             0.0000  16.9965 
                                                                                                                                                                                                                    
      3                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#40                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#40.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/not#141                                          mgc_not_1                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#141.itm                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/and#86                                           mgc_and_1_2                                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#73                                                                                                                                                             0.0000  0.5500  
        inPlaceNTT_DIF:core/and#93                                           mgc_and_1_6                                                                                                            0.5500  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#80                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      4                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#46                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#46.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/not#142                                          mgc_not_1                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#142.itm                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/and#99                                           mgc_and_1_7                                                                                                            1.1000  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#86                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      5                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#42                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#42.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/not#163                                          mgc_not_1                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/not#163.itm                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/and#99                                           mgc_and_1_7                                                                                                            1.1000  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#86                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      6                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#48                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#48.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/and#86                                           mgc_and_1_2                                                                                                            0.5500  0.5500  
        inPlaceNTT_DIF:core/and.dcpl#73                                                                                                                                                             0.0000  0.5500  
        inPlaceNTT_DIF:core/and#93                                           mgc_and_1_6                                                                                                            0.5500  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#80                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      7                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#38                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(4)#38.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/and#99                                           mgc_and_1_7                                                                                                            1.1000  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#86                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      8                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#39                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#39.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/and#99                                           mgc_and_1_7                                                                                                            1.1000  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#86                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      9                                                                      inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#47                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#47.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/and#99                                           mgc_and_1_7                                                                                                            1.1000  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#86                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      10                                                                     inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/modulo_dev():cmp                             16.9902 3.0098  
                                                                                                                                                                                                                    
        Instance                                                             Component                                                                                                              Delta   Delay   
        --------                                                             ---------                                                                                                              -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                inPlaceNTT_DIF:core_core:fsm                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#36                                                                                                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#36.itm                                                                                                                                               0.0000  0.0000  
        inPlaceNTT_DIF:core/and#99                                           mgc_and_1_7                                                                                                            1.1000  1.1000  
        inPlaceNTT_DIF:core/and.dcpl#86                                                                                                                                                             0.0000  1.1000  
        inPlaceNTT_DIF:core/modExp_dev:while:or                              mgc_or_1_2                                                                                                             0.5500  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:or.itm                                                                                                                                                 0.0000  1.6500  
        inPlaceNTT_DIF:core/modExp_dev:while:mux                             mgc_mux_64_1_2                                                                                                         0.0800  1.7300  
        inPlaceNTT_DIF:core/modExp_dev:while:mux.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                 mgc_mul_64_0_64_0_64                                                                                                   6.6802  8.4102  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                   0.0000  8.4102  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1                        mgc_mux_64_1_2                                                                                                         0.0800  8.4902  
        inPlaceNTT_DIF:core/COMP_LOOP:COMP_LOOP:mux#1.itm                                                                                                                                           0.0000  8.4902  
        inPlaceNTT_DIF:core/modulo_dev():cmp                                 modulo_dev                                                                                                             0.0000  16.9902 
                                                                                                                                                                                                                    
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                           Port                                                         Slack (Delay) Messages 
      ---------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                         p:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(r)                                                         r:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy:obj.ld)                                     and#26.itm                                                  4.8205 15.1795          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                                 not#164.itm                                                19.1300  0.8700          
      inPlaceNTT_DIF:core/reg(modulo_dev():cmp.m_rsc_dat)                                p.sva                                                       7.7550 12.2450          
      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                                modExp_dev:while:modExp_dev:while:mux#1.itm                11.5098  8.4902          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.a)                                 operator-<64,false>:mux.itm                                14.1750  5.8250          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.b)                                 STAGE_MAIN_LOOP:mux.itm                                     4.7405 15.2595          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:acc#1.psp)                                 STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                 5.2905 14.7095          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:lshift.psp#1)                              STAGE_MAIN_LOOP:lshift.psp#1.sva:mx0w0                      4.7405 15.2595          
      inPlaceNTT_DIF:core/reg(factor1)                                                   operator-<64,false>:mux1h.itm                               8.7305 11.2695          
      inPlaceNTT_DIF:core/reg(STAGE_VEC_LOOP:j.sva(9:0))                                 STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:and.itm  4.8205 15.1795          
      inPlaceNTT_DIF:core/reg(modExp_dev:result)                                         modExp_dev:result:modExp_dev:result:mux.itm                18.2700  1.7300          
      inPlaceNTT_DIF:core/reg(exit:modExp_dev#1:while)                                   modExp_dev:while:modExp_dev:while:mux.itm                   5.2905 14.7095          
      inPlaceNTT_DIF:core/reg(modExp_dev#1:while:mul.mut)                                modExp_dev:while:mux1h#2.itm                               11.0398  8.9602          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(9:0).sva(8:0))                                 COMP_LOOP:k:COMP_LOOP:k:and.itm                            17.2500  2.7500          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)                                   operator+<64,false>:acc.cse.sva:mx0w0                      16.6850  3.3150          
      inPlaceNTT_DIF:core/reg(operator><64,false>#1:slc(operator><64,false>#1:acc#1)(9)) operator><64,false>#1:slc(z.out#1)(9-0).itm                 5.3705 14.6295          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)                                             slc(COMP_LOOP:COMP_LOOP:mux.rgt)(9).itm                    14.0950  5.9050          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#1                                           slc(COMP_LOOP:COMP_LOOP:mux.rgt)(8-0).itm                  14.0950  5.9050          
      inPlaceNTT_DIF:core/reg(factor2)                                                   vec:rsci.q_d                                                5.6750 14.3250          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(63:9))                                COMP_LOOP:COMP_LOOP:and.itm                                13.7050  6.2950          
      inPlaceNTT_DIF:core:wait_dp/reg(modExp_dev:while:rem:cmp.z.oreg)                   modExp_dev:while:rem:cmp.z                                  3.0035 16.9965          
      inPlaceNTT_DIF                                                                     vec:rsc.wadr                                               18.3200  1.6800          
      inPlaceNTT_DIF                                                                     vec:rsc.d                                                  19.1800  0.8200          
      inPlaceNTT_DIF                                                                     vec:rsc.we                                                 18.3200  1.6800          
      inPlaceNTT_DIF                                                                     vec:rsc.radr                                               16.1850  3.8150          
      inPlaceNTT_DIF                                                                     vec:rsc.triosy.lz                                          19.6800  0.3200          
      inPlaceNTT_DIF                                                                     p:rsc.triosy.lz                                            19.6800  0.3200          
      inPlaceNTT_DIF                                                                     r:rsc.triosy.lz                                            19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                        65     1 
    -                                                        64     2 
    -                                                        10     3 
    and                                                               
    -                                                         9     1 
    -                                                        55     2 
    -                                                        10     1 
    -                                                         1    66 
    div                                                               
    -                                                        64     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_78878aed0de3c5f55e010cb782736eec6212                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         9     2 
    -                                                        64     6 
    -                                                         4     1 
    -                                                        10     4 
    -                                                         1    42 
    mux1h                                                             
    -                                                        64     4 
    -                                                        55     1 
    -                                                         5     1 
    -                                                         4     1 
    -                                                        10     1 
    nand                                                              
    -                                                         1     2 
    nor                                                               
    -                                                        60     1 
    -                                                         1    26 
    not                                                               
    -                                                         9     1 
    -                                                        64     1 
    -                                                         5     1 
    -                                                         4     4 
    -                                                         1    72 
    or                                                                
    -                                                        64     1 
    -                                                        10     1 
    -                                                         1    45 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0     3 
    reg                                                               
    -                                                         9     2 
    -                                                        64    10 
    -                                                        55     1 
    -                                                         4     1 
    -                                                        10     4 
    -                                                         1     5 
    rem                                                               
    -                                                        64     1 
    xnor                                                              
    -                                                         1     1 
    
  End of Report
