<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="11">
  <GenAppInfo Name="Vivado" Version="2018.2" CL="2258646" TimeStamp="Mon Nov 12 23:19:50 2018"/>
  <DSA Vendor="xilinx.com" BoardId="arty-z7-20" Name="Arty_Z7_20.dsa" VersionMajor="1" VersionMinor="0" Description="Vivado generated DSA" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false">
    <Build UsesPR="false" PlatformState="pre_synth" TopModuleName="Arty_Z7_20_wrapper"/>
    <Board Name="digilentinc.com:arty-z7-20:1.0" Vendor="digilentinc.com" Part="xc7z020clg400-1" BoardPart="digilentinc.com:arty-z7-20:part0:1.0">
      <Images>
        <Img Type="HDPI" File=""/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynq:xc7z020:clg400:-1">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" DRBaseAddress="0"/>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="Arty_Z7_20.bit"/>
      <File Type="HPFM" Name="Arty_Z7_20.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="IP_CACHE_DIR" Name="ipcache"/>
    </Files>
  </DSA>
</Root>
