<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/altpcie_sv_hip_ast_hwtcl.v"
   type="VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/altpcie_hip_256_pipen1b.v"
   type="VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/altpcie_rs_serdes.v"
   type="VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/altpcie_rs_hip.v"
   type="VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_pcs.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_pcs_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_reconfig_bundle_to_ip.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_reconfig_bundle_merger.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_rx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_tx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_tx_pma_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_avmm_dcd.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_data_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_plls.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_10g_rx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_10g_tx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_8g_rx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_8g_tx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_8g_pcs_aggregate_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_common_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_common_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_pipe_gen1_2_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_pipe_gen3_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_rx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_rx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_tx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_hssi_tx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_emsip_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/sv_xcvr_pipe_native.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/plain_files.txt"
   type="OTHER"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file
   path="pcie3_sim/altera_pcie_sv_hip_ast/altpcie_reconfig_driver.sv"
   type="SYSTEM_VERILOG"
   library="pcie3" />
 <file path="pcie3_sim/pcie3.v" type="VERILOG" />
 <topLevel name="pcie3" />
 <deviceFamily name="stratixv" />
</simPackage>
