#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Jun 26 16:14:49 2022
# Process ID: 2100319
# Current directory: /home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/vivado.jou
# Running On: yavin, OS: Linux, CPU Frequency: 4600.000 MHz, CPU Physical cores: 8, Host memory: 67274 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2100661
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.328 ; gain = 143.766 ; free physical = 20041 ; free virtual = 41912
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (1#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hier_0_imp_MHUNTD' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1151]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (2#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1352]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1352]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1352]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1352]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1352]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1352]
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_myproject_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_0' (3#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_myproject_axi_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'design_1_myproject_axi_0_0' is unconnected for instance 'myproject_axi_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1412]
WARNING: [Synth 8-7071] port 'ap_local_deadlock' of module 'design_1_myproject_axi_0_0' is unconnected for instance 'myproject_axi_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1412]
WARNING: [Synth 8-7071] port 'out_r_TDEST' of module 'design_1_myproject_axi_0_0' is unconnected for instance 'myproject_axi_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1412]
WARNING: [Synth 8-7071] port 'out_r_TSTRB' of module 'design_1_myproject_axi_0_0' is unconnected for instance 'myproject_axi_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1412]
WARNING: [Synth 8-7071] port 'out_r_TUSER' of module 'design_1_myproject_axi_0_0' is unconnected for instance 'myproject_axi_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1412]
WARNING: [Synth 8-7071] port 'out_r_TID' of module 'design_1_myproject_axi_0_0' is unconnected for instance 'myproject_axi_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1412]
WARNING: [Synth 8-7023] instance 'myproject_axi_0' of module 'design_1_myproject_axi_0_0' has 22 connections declared, but only 16 given [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1412]
INFO: [Synth 8-6155] done synthesizing module 'hier_0_imp_MHUNTD' (4#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1151]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:515]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1431]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (5#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1431]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1556]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (6#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (7#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (8#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1556]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1966]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (9#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (10#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (11#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1966]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (12#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1111]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1111]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1111]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 37 given [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (13#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:515]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (14#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:388]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:388]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (15#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/.Xil/Vivado-2100319-yavin/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:395]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:395]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:395]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:395]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:395]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:395]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 117 given [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:395]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (16#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (17#1) [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[39] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[38] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[37] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[36] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[35] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[34] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[33] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[32] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[31] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[30] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[29] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[28] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[27] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[26] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[25] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[24] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[23] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[22] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[21] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[20] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[19] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[18] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[17] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[16] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[15] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[14] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[13] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[12] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[11] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_araddr[10] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[39] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[38] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[37] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[36] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[35] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[34] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[33] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[32] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[31] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[30] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[29] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[28] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[27] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[26] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[25] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[24] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[23] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[22] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[21] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[20] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[19] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[18] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[17] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[16] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[15] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[14] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[13] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[12] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[11] in module hier_0_imp_MHUNTD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_LITE_awaddr[10] in module hier_0_imp_MHUNTD is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2933.266 ; gain = 194.703 ; free physical = 19689 ; free virtual = 41561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.078 ; gain = 212.516 ; free physical = 19482 ; free virtual = 41354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.078 ; gain = 212.516 ; free physical = 19481 ; free virtual = 41354
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2951.078 ; gain = 0.000 ; free physical = 19455 ; free virtual = 41328
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/hier_0/axi_dma_0'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/hier_0/axi_dma_0'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0_in_context.xdc] for cell 'design_1_i/hier_0/myproject_axi_0'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0_in_context.xdc] for cell 'design_1_i/hier_0/myproject_axi_0'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.891 ; gain = 0.000 ; free physical = 20496 ; free virtual = 42376
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.891 ; gain = 0.000 ; free physical = 20496 ; free virtual = 42376
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.891 ; gain = 297.328 ; free physical = 20704 ; free virtual = 42586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.891 ; gain = 297.328 ; free physical = 20704 ; free virtual = 42586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hier_0/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/hier_0/myproject_axi_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.891 ; gain = 297.328 ; free physical = 20704 ; free virtual = 42586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.891 ; gain = 297.328 ; free physical = 20701 ; free virtual = 42585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3035.891 ; gain = 297.328 ; free physical = 21834 ; free virtual = 43721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3470.492 ; gain = 731.930 ; free physical = 20779 ; free virtual = 42666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3470.492 ; gain = 731.930 ; free physical = 20778 ; free virtual = 42665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3490.531 ; gain = 751.969 ; free physical = 20754 ; free virtual = 42641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.469 ; gain = 757.906 ; free physical = 21578 ; free virtual = 43466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.469 ; gain = 757.906 ; free physical = 21578 ; free virtual = 43466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.469 ; gain = 757.906 ; free physical = 21577 ; free virtual = 43465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.469 ; gain = 757.906 ; free physical = 21581 ; free virtual = 43469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.469 ; gain = 757.906 ; free physical = 21581 ; free virtual = 43469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.469 ; gain = 757.906 ; free physical = 21580 ; free virtual = 43468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_smc_0           |         1|
|7     |design_1_rst_ps8_0_100M_0    |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
|9     |design_1_axi_dma_0_0         |         1|
|10    |design_1_myproject_axi_0_0   |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_dma_0         |     1|
|6     |design_1_axi_smc           |     1|
|7     |design_1_myproject_axi_0   |     1|
|8     |design_1_rst_ps8_0_100M    |     1|
|9     |design_1_xbar              |     1|
|10    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.469 ; gain = 757.906 ; free physical = 21580 ; free virtual = 43468
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3496.469 ; gain = 673.094 ; free physical = 21622 ; free virtual = 43509
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3496.477 ; gain = 757.906 ; free physical = 21622 ; free virtual = 43509
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3496.477 ; gain = 0.000 ; free physical = 21708 ; free virtual = 43596
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3529.156 ; gain = 0.000 ; free physical = 21628 ; free virtual = 43515
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2b270024
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 3543.094 ; gain = 855.738 ; free physical = 21813 ; free virtual = 43701
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/aca-project/conifer-base/wrapper_semi_unbalanced/myproject_vivado_accelerator/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 26 16:15:29 2022...
