# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src.srcs/sources_1/new/clk_10ms.vhd" \
"../../../../src.srcs/sim_1/new/clk_10ms_tb.vhd" \

# Do not sort compile order
nosort
