*****  passed bad init test  ***** 
*****  passed good init test  ***** 

C:\Users\dougo\LDPC_CTRL\solution1\sim\verilog>call xelab xil_defaultlib.apatb_LDPC_CTRL_top -prj LDPC_CTRL.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s LDPC_CTRL  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_LDPC_CTRL_top -prj LDPC_CTRL.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s LDPC_CTRL 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog/LDPC_CTRL.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_LDPC_CTRL_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog/LDPC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDPC_CTRL
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LDPC_CTRL
Compiling module xil_defaultlib.apatb_LDPC_CTRL_top
Built simulation snapshot LDPC_CTRL

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog/xsim.dir/LDPC_CTRL/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog/xsim.dir/LDPC_CTRL/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 10 17:32:09 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 10 17:32:09 2018...

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/LDPC_CTRL/xsim_script.tcl
# xsim {LDPC_CTRL} -autoloadwcfg -tclbatch {LDPC_CTRL.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source LDPC_CTRL.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "125000"
// RTL Simulation : 1 / 4 [n/a] @ "145000"
// RTL Simulation : 2 / 4 [n/a] @ "155000"
// RTL Simulation : 3 / 4 [n/a] @ "165000"
// RTL Simulation : 4 / 4 [n/a] @ "175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "C:/Users/dougo/LDPC_CTRL/solution1/sim/verilog/LDPC_CTRL.autotb.v" Line 890
## quit
INFO: [Common 17-206] Exiting xsim at Mon Sep 10 17:32:18 2018...
*****  passed bad init test  ***** 
*****  passed good init test  ***** 
