 
****************************************
Report : qor
Design : rp_adder_32bit
Version: P-2019.03-SP5
Date   : Wed Apr  6 20:46:47 2022
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          3.00
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                256
  Buf/Inv Cell Count:              51
  Buf Cell Count:                  12
  Inv Cell Count:                  39
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       256
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      272.117997
  Noncombinational Area:     0.000000
  Buf/Inv Area:             31.122000
  Total Buffer Area:             9.58
  Total Inverter Area:          21.55
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               272.117997
  Design Area:             272.117997


  Design Rules
  -----------------------------------
  Total Number of Nets:           321
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX055

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                2.51
  Overall Compile Wall Clock Time:     3.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
