
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.306591                       # Number of seconds simulated
sim_ticks                                306590903000                       # Number of ticks simulated
final_tick                               948876977000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 208944                       # Simulator instruction rate (inst/s)
host_op_rate                                   225350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32030240                       # Simulator tick rate (ticks/s)
host_mem_usage                                2285736                       # Number of bytes of host memory used
host_seconds                                  9571.92                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2157028071                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       504768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      2444160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3883200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6832128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2444160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2444160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       255232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          255232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         7887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst        38190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        60675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher       1646389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst      7972056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     12665738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22284184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      7972056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7972056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          832484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               832484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          832484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      1646389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      7972056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     12665738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23116668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      106752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3988                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6828608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  253056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6832128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               255232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              247                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  306584804999                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106752                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3988                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.928536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.075394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.091360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17972     42.11%     42.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14304     33.52%     75.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6870     16.10%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2376      5.57%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          548      1.28%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          179      0.42%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           72      0.17%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      0.09%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          320      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42679                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     344.869198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.136545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    923.754055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           195     82.28%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      2.95%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      4.22%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      1.69%     91.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      1.27%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.84%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.84%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.42%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.42%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      1.27%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      1.27%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.42%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.683544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.643200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.209542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              170     71.73%     71.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.27%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     19.41%     92.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      4.22%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      2.11%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.84%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           237                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8733025873                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10733594623                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  533485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     81848.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               100598.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        22.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    65900                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2072                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2768510.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 93569700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 49733475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               254483880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8722620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14401629840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3173044650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            821985120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     31352572410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23677822560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      43368871020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           117207013005                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            382.291228                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         297481626690                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1632868493                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6128018000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 167065036000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  61661033037                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1348196567                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  68755750903                       # Time in different power states
system.mem_ctrls_1.actEnergy                211158360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                112233330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               507332700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               11917260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17080845600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4114884150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            913272480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     40282074990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     27254074080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      36090462180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           126586527510                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            412.884158                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         295169829827                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1752616494                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7263704000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 135858323500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  70974033355                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2404262929                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  88337962722                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3167417                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           398953035                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3168441                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.914617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    16.688131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1007.311869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.016297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.983703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         796551497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        796551497                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    293137497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       293137497                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     99346562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99346562                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data         1964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1964                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    392484059                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        392484059                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    392486023                       # number of overall hits
system.cpu.dcache.overall_hits::total       392486023                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2543003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2543003                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1662834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1662834                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          140                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          140                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4205837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4205837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4205977                       # number of overall misses
system.cpu.dcache.overall_misses::total       4205977                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  41613309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41613309000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  13844107399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13844107399                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        18000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        18000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  55457416399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55457416399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  55457416399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55457416399                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    295680500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    295680500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data         2104                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2104                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    396689896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    396689896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    396692000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    396692000                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008601                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016462                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.066540                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.066540                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010603                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 16363.845815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16363.845815                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8325.610012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8325.610012                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13185.821609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13185.821609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13185.382706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13185.382706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        46165                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       195602                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           17751                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.819397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.019210                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3167417                       # number of writebacks
system.cpu.dcache.writebacks::total           3167417                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       417115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       417115                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       621394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       621394                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1038509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1038509                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1038509                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1038509                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2125888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2125888                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1041440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041440                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           89                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3167328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3167328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3167417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3167417                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  25977556500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25977556500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8625529408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8625529408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1503000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1503000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  34603085908                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34603085908                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  34604588908                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34604588908                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.042300                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042300                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007984                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007984                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007985                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12219.626104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12219.626104                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8282.310462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8282.310462                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 16887.640449                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 16887.640449                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10925.008685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10925.008685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10925.176227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10925.176227                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            520847                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           286874055                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            521359                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            550.242837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    40.597931                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   471.402069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.079293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.920707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         477701205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        477701205                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    238058424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       238058424                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    238058424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        238058424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    238058424                       # number of overall hits
system.cpu.icache.overall_hits::total       238058424                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       531755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        531755                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       531755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         531755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       531755                       # number of overall misses
system.cpu.icache.overall_misses::total        531755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   9113913438                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9113913438                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   9113913438                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9113913438                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   9113913438                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9113913438                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    238590179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    238590179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    238590179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    238590179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    238590179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    238590179                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002229                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002229                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17139.309340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17139.309340                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17139.309340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17139.309340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17139.309340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17139.309340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       134613                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8280                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.257609                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       520847                       # number of writebacks
system.cpu.icache.writebacks::total            520847                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        10908                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10908                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        10908                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10908                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        10908                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10908                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       520847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       520847                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       520847                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       520847                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       520847                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       520847                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   8447501443                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8447501443                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   8447501443                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8447501443                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   8447501443                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8447501443                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16218.777190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16218.777190                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 16218.777190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16218.777190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 16218.777190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16218.777190                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          3094933                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3095435                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  406                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                626301                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      6563                       # number of replacements
system.l2.tags.tagsinuse                 30992.496813                       # Cycle average of tags in use
system.l2.tags.total_refs                     5851283                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    155.420819                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    30414.875971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   577.620842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.928188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.017628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           630                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29636                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.019226                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.929413                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61832646                       # Number of tag accesses
system.l2.tags.data_accesses                 61832646                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2938547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2938547                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       652412                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           652412                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1040991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1040991                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       482656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             482656                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2065608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2065608                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        482656                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3106599                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3589255                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       482656                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3106599                       # number of overall hits
system.l2.overall_hits::total                 3589255                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 549                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        38191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38191                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        60269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60269                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        38191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        60818                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99009                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        38191                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        60818                       # number of overall misses
system.l2.overall_misses::total                 99009                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        33000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        33000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     71110500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      71110500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   4741234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4741234500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   9195490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9195490000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   4741234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   9266600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14007835000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   4741234500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   9266600500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14007835000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2938547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2938547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       652412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       652412                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1041540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1041540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       520847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         520847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2125877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2125877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       520847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3167417                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3688264                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       520847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3167417                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3688264                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000527                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.073325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.073325                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.028350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028350                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.073325                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.019201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026844                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.073325                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.019201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026844                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 129527.322404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129527.322404                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 124145.335288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 124145.335288                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 152574.126002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 152574.126002                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 124145.335288                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 152366.084054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 141480.420972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 124145.335288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 152366.084054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 141480.420972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       126                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 3988                       # number of writebacks
system.l2.writebacks::total                      3988                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data          104                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              104                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           39                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 144                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                144                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       454649                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         454649                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            445                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        38190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38190                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        60230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60230                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        38190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        60675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98865                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       454649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        38190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        60675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           553514                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    736943225                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    736943225                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     52629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     52629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   4512034000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4512034000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   8831999500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8831999500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   4512034000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   8884629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13396663000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    736943225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   4512034000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   8884629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14133606225                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.073323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.073323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.028332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028332                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.073323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.019156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.073323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.019156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150074                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  1620.905853                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  1620.905853                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 118268.539326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118268.539326                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 118147.001833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 118147.001833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 146637.879794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 146637.879794                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 118147.001833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 146429.814586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 135504.607293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  1620.905853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 118147.001833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 146429.814586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25534.324742                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        113317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       103876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             106307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3988                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2575                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               445                       # Transaction distribution
system.membus.trans_dist::ReadExResp              445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106307                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       220069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 220069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7087360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7087360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106754                       # Request fanout histogram
system.membus.reqLayer0.occupancy            67702559                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          284249877                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        54590260                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     46385453                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1639058                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     33162374                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        30166141                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.964962                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1532122                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       875147                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       835752                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        39395                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        84175                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 948876977000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                613181806                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      9832198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1070621904                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            54590260                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     32534015                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             594010501                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3353896                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          855                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          269                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         5514                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         238590193                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         49668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    605526285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.846596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.207799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        128570014     21.23%     21.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        109524110     18.09%     39.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         93658165     15.47%     54.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        273773996     45.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    605526285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.089028                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.746011                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         54441948                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     173998752                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         319472339                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      55997164                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1616054                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     28438012                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         61218                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1080235097                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       6644845                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1616054                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         87812453                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        97254878                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         7471                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         338236150                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      80599251                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1071854185                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       2957429                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      30659290                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         411165                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       16160851                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       11274764                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      4123634                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1773586401                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6583167641                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1141725399                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    617190039                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732509278                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         41077092                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          343                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          347                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         117804201                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    312766902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    104181011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13621759                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5921605                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1068938593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1059887302                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1738744                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     24824919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     72595050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    605526285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.750357                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.157479                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    105190052     17.37%     17.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    147416781     24.35%     41.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    180684092     29.84%     71.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    140446803     23.19%     94.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     29270393      4.83%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2428628      0.40%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        89536      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    605526285                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        96987570     30.55%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            303      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       388189      0.12%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        74019      0.02%     30.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt           88      0.00%     30.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        10251      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       310014      0.10%     30.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       778748      0.25%     31.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        50097      0.02%     31.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt           13      0.00%     31.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      109651284     34.54%     65.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20100532      6.33%     71.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     70459561     22.19%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     18689706      5.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     522600390     49.31%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        48921      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            58      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     10708605      1.01%     50.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      4918352      0.46%     50.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        10027      0.00%     50.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       983273      0.09%     50.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     17624510      1.66%     52.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     48000436      4.53%     57.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41502568      3.92%     60.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       225590      0.02%     61.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    165272043     15.59%     76.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     55026263      5.19%     81.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    145342271     13.71%     95.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     47623995      4.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1059887302                       # Type of FU issued
system.switch_cpus.iq.rate                   1.728504                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           317500375                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.299561                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2329063986                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    776358028                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    744022401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    715476018                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    317446239                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    311089275                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      974606849                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       402780828                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     12858332                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      8721170                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        28554                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        40418                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2978989                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2121                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        69414                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1616054                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3388073                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1467506                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1068941701                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     312766902                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    104181011                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          335                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          26755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1440321                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        40418                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1122324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       482706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1605030                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1056554938                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     309014427                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3332360                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2719                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            411128997                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         49676572                       # Number of branches executed
system.switch_cpus.iew.exec_stores          102114570                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.723070                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1055519746                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1055111676                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         657378317                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         970041318                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.720716                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.677681                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     21992979                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          209                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1578164                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    601987342                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.734449                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.406989                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    266859784     44.33%     44.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    124728682     20.72%     65.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     66977932     11.13%     76.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36932514      6.14%     82.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     24604415      4.09%     86.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16703658      2.77%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10982439      1.82%     91.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6779492      1.13%     92.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47418426      7.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    601987342                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000002472                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1044116524                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              405247752                       # Number of memory references committed
system.switch_cpus.commit.loads             304045730                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches           48766196                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          310247040                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         875575085                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1469147                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    515537723     49.38%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        47206      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            3      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     10629957      1.02%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      4827057      0.46%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         9349      0.00%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       969029      0.09%     50.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     17332441      1.66%     52.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     47822285      4.58%     57.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41479601      3.97%     61.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       214121      0.02%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    159764999     15.30%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     53692496      5.14%     81.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    144280731     13.82%     95.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47509526      4.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1044116524                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47418426                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1620676482                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2135758944                       # The number of ROB writes
system.switch_cpus.timesIdled                   49198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 7655521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1044114054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.613182                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.613182                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.630838                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.630838                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1110720161                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       596481220                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         611732257                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        502648569                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4090638215                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        543000275                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2679391517                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      106502521                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      7376530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3688278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        97305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         446762                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       446762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 948876977000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2646724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2942535                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       749717                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2575                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           456116                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1041540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1041540                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        520847                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2125877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1562541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9502257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11064798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     66668416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    405429504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              472097920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          462681                       # Total snoops (count)
system.tol2bus.snoopTraffic                    255360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4150945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3606866     86.89%     86.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 544079     13.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4150945                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7376529002                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         781903731                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4751134484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
