
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.348 ; gain = 4.988 ; free physical = 20394 ; free virtual = 330248
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max" "*.svh"]] 
# }
# synth_design -top io_max \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top io_max -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15795
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 1238 ; free virtual = 303577
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'io_max' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/io_max.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_512x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_256x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux_128x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'mux_64x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:38]
INFO: [Synth 8-6157] synthesizing module 'mux_32x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:50]
INFO: [Synth 8-6157] synthesizing module 'mux_16x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:62]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:74]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:86]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:98]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:98]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:86]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mux_16x1' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:62]
INFO: [Synth 8-6155] done synthesizing module 'mux_32x1' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:50]
INFO: [Synth 8-6155] done synthesizing module 'mux_64x1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mux_128x1' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mux_256x1' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_512x1' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/mux.v:2]
WARNING: [Synth 8-689] width (10) of port connection 'sel' does not match port width (9) of module 'mux_512x1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/io_max.v:12]
INFO: [Synth 8-6157] synthesizing module 'demux_1x512' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:100]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:100]
INFO: [Synth 8-6157] synthesizing module 'demux_1x256' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:14]
INFO: [Synth 8-6157] synthesizing module 'demux_1x128' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:26]
INFO: [Synth 8-6157] synthesizing module 'demux_1x64' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:38]
INFO: [Synth 8-6157] synthesizing module 'demux_1x32' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:50]
INFO: [Synth 8-6157] synthesizing module 'demux_1x16' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:63]
INFO: [Synth 8-6157] synthesizing module 'demux_1x8' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:75]
INFO: [Synth 8-6157] synthesizing module 'demux_1x4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:87]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x4' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:87]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x8' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:75]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x16' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:63]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x32' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:50]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x64' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x128' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:26]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x256' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:14]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x512' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/demux.v:2]
WARNING: [Synth 8-689] width (10) of port connection 'sel' does not match port width (9) of module 'demux_1x512' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/io_max.v:13]
INFO: [Synth 8-6155] done synthesizing module 'io_max' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/io_max.v:1]
WARNING: [Synth 8-7129] Port demux_sel[9] in module io_max is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 2244 ; free virtual = 298103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 3048 ; free virtual = 298921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 3232 ; free virtual = 299106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 7336 ; free virtual = 303224
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    500 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 511   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port demux_sel[9] in module io_max is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10854 ; free virtual = 307268
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10788 ; free virtual = 307203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10546 ; free virtual = 306967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10559 ; free virtual = 307017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10556 ; free virtual = 307014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10548 ; free virtual = 307007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10569 ; free virtual = 307027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10594 ; free virtual = 307052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10620 ; free virtual = 307078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT3 |     1|
|3     |LUT4 |   585|
|4     |LUT5 |    94|
|5     |LUT6 |   161|
|6     |IBUF |   534|
|7     |OBUF |   500|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1881|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10650 ; free virtual = 307109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10802 ; free virtual = 307260
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 10823 ; free virtual = 307281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.457 ; gain = 0.000 ; free physical = 11237 ; free virtual = 307704
WARNING: [Netlist 29-101] Netlist 'io_max' is not ideal for floorplanning, since the cellview 'io_max' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.457 ; gain = 0.000 ; free physical = 13772 ; free virtual = 310251
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 776ff98f
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2885.457 ; gain = 29.109 ; free physical = 14129 ; free virtual = 310610
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/util_temp_io_max_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/timing_temp_io_max_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2978.098 ; gain = 92.641 ; free physical = 23576 ; free virtual = 320184
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/power_temp_io_max_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/io_max/power_temp_io_max_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:01:12 2022...
real 96.25
user 90.71
sys 11.72
