<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='546' type='TargetLoweringBase::AtomicExpansionKind llvm::ARMTargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * AI) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1821' c='_ZNK4llvm18TargetLoweringBase25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<def f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14761' ll='14771' type='TargetLowering::AtomicExpansionKind llvm::ARMTargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * AI) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14759'>// For the real atomic operations, we have ldrex/strex up to 32 bits,
// and up to 64 bits on the non-M profiles</doc>
