EESchema-LIBRARY Version 2.3  03/11/2010-08:06:18
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 113
#
# Dev Name: 2N3819
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N3819 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N3819" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 200 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N3820
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N3820 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-P
F0 "Q" -400 -55 50 H V L B
F1 "2N3820" -400 -150 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 100 -50 75
P 2 1 0 0 -100 100 -50 125
T 0 70 -55 60 0 1 0 D
T 0 70 145 60 0 1 0 S
T 0 -205 145 60 0 1 0 G
X D 3 200 -100 200 L 40 40 1 1 P 
X G 2 -200 100 200 R 40 40 1 1 P 
X S 1 200 100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N4093
# Package Name: TO18
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N4093 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N4093" -400 0 50 H V L B
F2 "transistor-fet-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 2 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N4221
# Package Name: TO72
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N4221 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N4221" -400 0 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N4392
# Package Name: TO18
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N4392 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N4392" -400 0 50 H V L B
F2 "transistor-fet-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 2 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N4857
# Package Name: TO18
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N4857 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N4857" -400 0 50 H V L B
F2 "transistor-fet-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 2 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N5116
# Package Name: TO18
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N5116 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-P
F0 "Q" -400 -55 50 H V L B
F1 "2N5116" -400 -150 50 H V L B
F2 "transistor-fet-TO18" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 100 -50 75
P 2 1 0 0 -100 100 -50 125
T 0 70 -55 60 0 1 0 D
T 0 70 145 60 0 1 0 S
T 0 -205 145 60 0 1 0 G
X D 3 200 -100 200 L 40 40 1 1 P 
X G 2 -200 100 200 R 40 40 1 1 P 
X S 1 200 100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N5484
# Package Name: TO92-
# Dev Tech: 4
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N5484 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N5484" -400 0 50 H V L B
F2 "transistor-fet-TO92-" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N5485
# Package Name: TO92-
# Dev Tech: 5
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N5485 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N5485" -400 0 50 H V L B
F2 "transistor-fet-TO92-" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N5486
# Package Name: TO92-
# Dev Tech: 6
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N5486 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N5486" -400 0 50 H V L B
F2 "transistor-fet-TO92-" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2N5950
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2N5950 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2N5950" -400 0 50 H V L B
F2 "transistor-fet-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2SJ109
# Package Name: 2-10M1A
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 2
#
DEF 2SJ109 Q 0 40 N N 2 L N
# Gate Name: A
# Symbol Name: JFET_P
F0 "Q" -400 100 50 H V L B
F1 "2SJ109" -400 200 50 H V L B
F2 "transistor-fet-2-10M1A" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 150 0 -150
P 2 1 0 0 -55 -100 -5 -75
P 2 1 0 0 -55 -100 -5 -125
X D 1 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 200 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
# Gate Name: B
# Symbol Name: JFET_P
P 2 2 0 0 0 150 0 -150
P 2 2 0 0 -55 -100 -5 -75
P 2 2 0 0 -55 -100 -5 -125
X D 7 200 100 200 L 40 40 2 1 P 
X G 6 -200 -100 200 R 40 40 2 1 P 
X S 5 200 -100 200 L 40 40 2 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2SK241
# Package Name: 2SK241
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2SK241 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 2SK241
F0 "Q" -400 95 50 H V L B
F1 "2SK241" -400 0 50 H V L B
F2 "transistor-fet-2SK241" 0 150 50 H I C C
DRAW
P 6 1 1 0     5 0 65 20 65 20 65 -20 65 -20 5 0 F
P 6 1 1 0     -60 -180 -60 -220 -60 -220 -35 -200 -35 -200 -60 -180 F
P 6 1 1 0     0 -220 0 -180 0 -180 -25 -200 -25 -200 0 -220 F
P 2 1 0 0 0 -135 0 -100
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 0 100 0 135
P 2 1 0 0 70 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -100 100 -100
P 2 1 0 0 0 100 100 100
P 2 1 0 0 -40 -135 -40 -100
P 2 1 0 0 -40 -100 -40 -65
P 2 1 0 0 -100 -100 -40 -100
P 2 1 0 0 -100 -100 -100 -200
P 2 1 0 0 -100 -200 100 -200
P 2 1 0 0 100 -100 100 -200
S -35 -225 -25 -175 1 1 0 F
C -100 -100 10 1 1 0 N
C 100 -200 10 1 1 0 N
C 100 -100 10 1 1 0 N
X D 1 100 200 100 D 40 40 1 1 P 
X G 3 -200 -100 100 R 40 40 1 1 P 
X S 2 100 -300 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2SK389
# Package Name: 2-10M1A
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 2
#
DEF 2SK389 Q 0 40 N N 2 L N
# Gate Name: A
# Symbol Name: JFET_N
F0 "Q" -400 100 50 H V L B
F1 "2SK389" -400 200 50 H V L B
F2 "transistor-fet-2-10M1A" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -60 -75 -10 -100
P 2 1 0 0 -10 -100 -60 -125
X D 1 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 200 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
# Gate Name: B
# Symbol Name: JFET_N
P 2 2 0 0 0 -150 0 150
P 2 2 0 0 -60 -75 -10 -100
P 2 2 0 0 -10 -100 -60 -125
X D 7 200 100 200 L 40 40 2 1 P 
X G 6 -200 -100 200 R 40 40 2 1 P 
X S 5 200 -100 200 L 40 40 2 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 2SK439
# Package Name: SPAK
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 2SK439 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "2SK439" -400 0 50 H V L B
F2 "transistor-fet-SPAK" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 3N201
# Package Name: TO72
# Dev Tech: 01
# Dev Prefix: Q
# Gate count = 1
#
DEF 3N201 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "3N201" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 3N202
# Package Name: TO72
# Dev Tech: 02
# Dev Prefix: Q
# Gate count = 1
#
DEF 3N202 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "3N202" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 3N203
# Package Name: TO72
# Dev Tech: 03
# Dev Prefix: Q
# Gate count = 1
#
DEF 3N203 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "3N203" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 3N211
# Package Name: TO72
# Dev Tech: 11
# Dev Prefix: Q
# Gate count = 1
#
DEF 3N211 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "3N211" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 3N212
# Package Name: TO72
# Dev Tech: 12
# Dev Prefix: Q
# Gate count = 1
#
DEF 3N212 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "3N212" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 3N213
# Package Name: TO72
# Dev Tech: 13
# Dev Prefix: Q
# Gate count = 1
#
DEF 3N213 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "3N213" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 3SK45
# Package Name: TO72
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF 3SK45 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "3SK45" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BF245
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BF245 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "BF245" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BF247
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BF247 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "BF247" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BF256
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BF256 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "BF256" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BF960
# Package Name: TO50
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BF960 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "BF960" 200 -200 50 H V L B
F2 "transistor-fet-TO50" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1-D 100 200 100 D 40 40 1 1 P 
X G1 3-G1 -300 100 100 R 40 40 1 1 P 
X G2 4-G2 -300 0 200 R 40 40 1 1 P 
X SOURCE 2-S 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BF961
# Package Name: TO50
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BF961 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "BF961" 200 -200 50 H V L B
F2 "transistor-fet-TO50" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1-D 100 200 100 D 40 40 1 1 P 
X G1 3-G1 -300 100 100 R 40 40 1 1 P 
X G2 4-G2 -300 0 200 R 40 40 1 1 P 
X SOURCE 2-S 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BF981
# Package Name: SOT103
# Dev Tech: 1
# Dev Prefix: Q
# Gate count = 1
#
DEF BF981 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "BF981" 200 -200 50 H V L B
F2 "transistor-fet-SOT103" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 2-D 100 200 100 D 40 40 1 1 P 
X G1 4-G1 -300 100 100 R 40 40 1 1 P 
X G2 3-G2 -300 0 200 R 40 40 1 1 P 
X SOURCE 1-S 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BF982
# Package Name: SOT103
# Dev Tech: 2
# Dev Prefix: Q
# Gate count = 1
#
DEF BF982 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "BF982" 200 -200 50 H V L B
F2 "transistor-fet-SOT103" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 2-D 100 200 100 D 40 40 1 1 P 
X G1 4-G1 -300 100 100 R 40 40 1 1 P 
X G2 3-G2 -300 0 200 R 40 40 1 1 P 
X SOURCE 1-S 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BFT10
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BFT10 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "BFT10" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BFT11
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BFT11 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-P
F0 "Q" -400 -55 50 H V L B
F1 "BFT11" -400 -150 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 100 -50 75
P 2 1 0 0 -100 100 -50 125
T 0 70 -55 60 0 1 0 D
T 0 70 145 60 0 1 0 S
T 0 -205 145 60 0 1 0 G
X D 1 200 -100 200 L 40 40 1 1 P 
X G 3 -200 100 200 R 40 40 1 1 P 
X S 2 200 100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSA223SP
# Package Name: SC75_INFINEON
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSA223SP Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: P-MOSFET
F0 "Q" -450 -50 50 H V L B
F1 "BSA223SP" -450 -150 50 H V L B
F2 "transistor-fet-SC75_INFINEON" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 2 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSD223P
# Package Name: SOT363_INFINEON
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 2
#
DEF BSD223P Q 0 40 N N 2 L N
# Gate Name: A
# Symbol Name: P-MOSFET
F0 "Q" -450 -50 50 H V L B
F1 "BSD223P" -450 -150 50 H V L B
F2 "transistor-fet-SOT363_INFINEON" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 6 100 -200 100 U 40 40 1 1 P 
X G 2 -100 100 100 R 40 40 1 1 P 
X S 1 100 200 100 D 40 40 1 1 P 
# Gate Name: B
# Symbol Name: P-MOSFET
P 6 2 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 2 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 2 0 0 30 -30 30 0
P 2 2 0 0 30 0 30 30
P 2 2 0 0 30 -125 30 -100
P 2 2 0 0 30 -100 30 -75
P 2 2 0 0 30 0 100 0
P 2 2 0 0 100 0 100 100
P 2 2 0 0 30 75 30 100
P 2 2 0 0 30 100 30 125
P 2 2 0 0 0 -100 0 100
P 2 2 0 0 100 100 30 100
P 2 2 0 0 150 -100 150 20
P 2 2 0 0 150 20 150 100
P 2 2 0 0 100 100 150 100
P 2 2 0 0 30 -100 150 -100
P 2 2 0 0 120 30 130 20
P 2 2 0 0 130 20 150 20
P 2 2 0 0 150 20 170 20
P 2 2 0 0 170 20 180 10
C 100 100 14 2 1 0 N
C 100 -100 14 2 1 0 N
X D 3 100 -200 100 U 40 40 2 1 P 
X G 5 -100 100 100 R 40 40 2 1 P 
X S 4 100 200 100 D 40 40 2 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSL207SP
# Package Name: SC74_INFINEON
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSL207SP Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: P-MOSFET-G4DS
F0 "Q" -450 -50 50 H V L B
F1 "BSL207SP" -450 -150 50 H V L B
F2 "transistor-fet-SC74_INFINEON" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 1 100 -300 100 U 40 40 1 1 P 
X D@1 2 100 -250 0 U 40 40 1 1 P 
X D@2 5 100 -200 100 U 40 40 1 1 P 
X D@3 6 100 -150 0 U 40 40 1 1 P 
X G 3 -100 100 100 R 40 40 1 1 P 
X S 4 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSL307SP
# Package Name: SC74_INFINEON
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSL307SP Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: P-MOSFET-G4DS
F0 "Q" -450 -50 50 H V L B
F1 "BSL307SP" -450 -150 50 H V L B
F2 "transistor-fet-SC74_INFINEON" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 1 100 -300 100 U 40 40 1 1 P 
X D@1 2 100 -250 0 U 40 40 1 1 P 
X D@2 5 100 -200 100 U 40 40 1 1 P 
X D@3 6 100 -150 0 U 40 40 1 1 P 
X G 3 -100 100 100 R 40 40 1 1 P 
X S 4 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSO201SP
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSO201SP Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: P-MOSFET-G4D3S
F0 "Q" -450 -50 50 H V L B
F1 "BSO201SP" -450 -150 50 H V L B
F2 "transistor-fet-SO-8" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 5 100 -300 100 U 40 40 1 1 P 
X D@1 6 100 -250 0 U 40 40 1 1 P 
X D@2 7 100 -200 100 U 40 40 1 1 P 
X D@3 8 100 -150 0 U 40 40 1 1 P 
X G 4 -100 100 100 R 40 40 1 1 P 
X S 1 100 200 100 D 40 40 1 1 P 
X S@1 2 100 100 100 U 40 40 1 1 P 
X S@2 3 100 150 0 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSP170P
# Package Name: SOT223
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSP170P Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: P-MOSFET-G2DS-D
F0 "Q" -450 -50 50 H V L B
F1 "BSP170P" -450 -150 50 H V L B
F2 "transistor-fet-SOT223" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 2 100 -100 100 D 40 40 1 1 P 
X D1 4 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSS92
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSS92 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "BSS92" -450 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSS97
# Package Name: TO202
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSS97 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BSS97" -450 0 50 H V L B
F2 "transistor-fet-TO202" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSS101
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSS101 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BSS101" -450 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSS110
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSS110 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "BSS110" -450 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSS295
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSS295 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BSS295" -450 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSS296
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSS296 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BSS296" -450 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BSV236SP
# Package Name: SOT363_INFINEON
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BSV236SP Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: P-MOSFET-G4DS
F0 "Q" -450 -50 50 H V L B
F1 "BSV236SP" -450 -150 50 H V L B
F2 "transistor-fet-SOT363_INFINEON" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 1 100 -300 100 U 40 40 1 1 P 
X D@1 2 100 -250 0 U 40 40 1 1 P 
X D@2 5 100 -200 100 U 40 40 1 1 P 
X D@3 6 100 -150 0 U 40 40 1 1 P 
X G 3 -100 100 100 R 40 40 1 1 P 
X S 4 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ10
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ10 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ10" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ11
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ11 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ11" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ20
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ20 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ20" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ21
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ21 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ21" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ22
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ22 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ22" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ23
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ23 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "BUZ23" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ24
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ24 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "BUZ24" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ36
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ36 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "BUZ36" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ45
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ45 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "BUZ45" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ50A
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ50A Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ50A" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ60
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ60 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ60" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ64
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ64 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "BUZ64" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ71
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ71 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ71" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ72
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ72 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ72" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ171
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ171 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ171" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ172
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ172 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ172" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ230
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ230 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "BUZ230" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ325
# Package Name: TO218
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ325 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ325" -450 0 50 H V L B
F2 "transistor-fet-TO218" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ325V
# Package Name: TO218V
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ325V Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ325V" -450 0 50 H V L B
F2 "transistor-fet-TO218V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ347
# Package Name: TOP3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ347 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ347" -450 0 50 H V L B
F2 "transistor-fet-TOP3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: BUZ382
# Package Name: TOP3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF BUZ382 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "BUZ382" -450 0 50 H V L B
F2 "transistor-fet-TOP3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FDD4141TO252
# Package Name: TO252
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF FDD4141TO252 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: P-MOSFET
F0 "Q" -450 -50 50 H V L B
F1 "FDD4141TO252" -450 -150 50 H V L B
F2 "transistor-fet-TO252" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 2 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: FDS5680
# Package Name: SO-8
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF FDS5680 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-G4D3S
F0 "Q" -450 100 50 H V L B
F1 "FDS5680" -450 0 50 H V L B
F2 "transistor-fet-SO-8" 0 150 50 H I C C
DRAW
P 6 1 1 0     200 50 180 20 180 20 220 20 220 20 200 50 F
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -100
P 2 1 0 0 0 -100 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 -100 100 -100
P 2 1 0 0 100 -100 100 -150
P 2 1 0 0 100 150 200 150
P 2 1 0 0 200 150 200 -150
P 2 1 0 0 200 -150 100 -150
S 180 50 220 60 1 1 0 F
C 100 150 5 1 1 0 F
C 100 -150 5 1 1 0 F
C 100 -100 5 1 1 0 F
X D1 5 100 100 100 L 40 40 1 1 P 
X D2 6 100 200 100 D 40 40 1 1 P 
X D3 7 200 200 100 L 40 40 1 1 P 
X D4 8 300 200 100 L 40 40 1 1 P 
X G 4 -200 -100 100 R 40 40 1 1 P 
X S1 1 100 -200 100 U 40 40 1 1 P 
X S2 2 200 -200 100 L 40 40 1 1 P 
X S3 3 300 -200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF330
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF330 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "IRF330" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF350
# Package Name: TO3
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF350 Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: IGFET-EN-G2DS
F0 "Q" -450 100 50 H V L B
F1 "IRF350" -450 0 50 H V L B
F2 "transistor-fet-TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 3 100 100 0 R 40 40 1 1 P 
X D1 4 200 100 100 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF510
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF510 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "IRF510" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF540
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF540 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "IRF540" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF620
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF620 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "IRF620" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF840
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF840 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "IRF840" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF7389
# Package Name: SO08-IRF
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF7389 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IRF7389
F0 "Q" -350 0 50 H V L B
F1 "IRF7389" -350 -100 50 H V L B
F2 "transistor-fet-SO08-IRF" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 220 170 190 170 190 130 190 130 190 150 220 F
P 6 1 1 0     100 200 60 220 60 220 60 180 60 180 100 200 F
P 6 1 1 0     150 -280 130 -310 130 -310 170 -310 170 -310 150 -280 F
P 6 1 1 0     40 -300 80 -280 80 -280 80 -320 80 -320 40 -300 F
P 2 1 0 0 30 180 30 200
P 2 1 0 0 30 200 30 220
P 2 1 0 0 30 110 30 130
P 2 1 0 0 30 130 30 150
P 2 1 0 0 30 200 100 200
P 2 1 0 0 100 200 100 280
P 2 1 0 0 30 260 30 280
P 2 1 0 0 30 280 30 300
P 2 1 0 0 0 110 0 300
P 2 1 0 0 100 280 30 280
P 2 1 0 0 150 130 150 220
P 2 1 0 0 150 220 150 280
P 2 1 0 0 100 280 150 280
P 2 1 0 0 30 130 100 130
P 2 1 0 0 100 130 150 130
P 2 1 0 0 120 230 130 220
P 2 1 0 0 130 220 150 220
P 2 1 0 0 150 220 170 220
P 2 1 0 0 170 220 180 210
P 2 1 0 0 30 -280 30 -300
P 2 1 0 0 30 -300 30 -320
P 2 1 0 0 30 -210 30 -230
P 2 1 0 0 30 -230 30 -250
P 2 1 0 0 30 -300 100 -300
P 2 1 0 0 100 -300 100 -380
P 2 1 0 0 30 -360 30 -380
P 2 1 0 0 30 -380 30 -400
P 2 1 0 0 0 -210 0 -400
P 2 1 0 0 100 -380 30 -380
P 2 1 0 0 150 -230 150 -280
P 2 1 0 0 150 -280 150 -380
P 2 1 0 0 100 -380 150 -380
P 2 1 0 0 30 -230 100 -230
P 2 1 0 0 100 -230 150 -230
P 2 1 0 0 180 -270 170 -280
P 2 1 0 0 170 -280 150 -280
P 2 1 0 0 150 -280 130 -280
P 2 1 0 0 130 -280 120 -290
P 2 1 0 0 100 130 100 -230
P 2 1 0 0 100 300 100 280
P 2 1 0 0 100 -380 100 -400
C 100 280 14 1 1 0 N
C 100 130 14 1 1 0 N
C 100 -380 14 1 1 0 N
C 100 -230 14 1 1 0 N
C 100 -200 14 1 1 0 N
C 100 -100 14 1 1 0 N
C 100 0 14 1 1 0 N
C 100 100 14 1 1 0 N
X D 5 200 100 100 L 40 40 1 1 P 
X D@1 6 200 0 100 L 40 40 1 1 P 
X D@2 7 200 -100 100 L 40 40 1 1 P 
X D@3 8 200 -200 100 L 40 40 1 1 P 
X N-G 2 -100 -400 100 R 40 40 1 1 P 
X N-S 1 100 -500 100 U 40 40 1 1 P 
X P-G 4 -100 300 100 R 40 40 1 1 P 
X P-S 3 100 400 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRF9530
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRF9530 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "IRF9530" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: IRFD9210
# Package Name: DIL04
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF IRFD9210 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-G2DS
F0 "Q" -450 100 50 H V L B
F1 "IRFD9210" -450 0 50 H V L B
F2 "transistor-fet-DIL04" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
X D 4 100 100 0 R 40 40 1 1 P 
X D1 3 200 100 100 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: J201
# Package Name: TO92
# Dev Tech: 1
# Dev Prefix: Q
# Gate count = 1
#
DEF J201 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "J201" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: J202
# Package Name: TO92
# Dev Tech: 2
# Dev Prefix: Q
# Gate count = 1
#
DEF J202 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "J202" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: J204
# Package Name: TO92
# Dev Tech: 4
# Dev Prefix: Q
# Gate count = 1
#
DEF J204 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "J204" -400 0 50 H V L B
F2 "transistor-fet-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 3 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP0701N3
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF LP0701N3 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "LP0701N3" -450 0 50 H V L B
F2 "transistor-fet-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: MRF136
# Package Name: 211-07_SMD
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF MRF136 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: N-MOSFET-GD2S
F0 "Q" -450 100 50 H V L B
F1 "MRF136" -450 0 50 H V L B
F2 "transistor-fet-211-07_SMD" 0 150 50 H I C C
DRAW
P 6 1 1 0     10 0 50 30 50 30 50 -30 50 -30 10 0 F
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 0 0 100 0
P 2 1 0 0 0 -55 0 -100
P 2 1 0 0 0 -100 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
P 2 1 0 0 100 100 100 200
P 2 1 0 0 100 -100 0 -100
C 100 -100 14 1 1 0 N
X D 4 100 200 0 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 100 -200 100 U 40 40 1 1 P 
X S1 3 100 -100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RCA3N187
# Package Name: TO72
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF RCA3N187 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "RCA3N187" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: RCA40673
# Package Name: TO72
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF RCA40673 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: DUAL-GATE-N_MOSFET
F0 "Q" 200 100 50 H V L B
F1 "RCA40673" 200 -200 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 6 1 1 0     -50 30 0 50 0 50 0 10 0 10 -50 30 F
P 6 1 1 0     -200 -60 -220 -30 -220 -30 -180 -30 -180 -30 -200 -60 F
P 6 1 1 0     -130 -60 -150 -30 -150 -30 -110 -30 -110 -30 -130 -60 F
P 6 1 1 0     -130 -80 -110 -110 -110 -110 -150 -110 -150 -110 -130 -80 F
P 6 1 1 0     -200 -80 -180 -110 -180 -110 -220 -110 -220 -110 -200 -80 F
P 2 1 0 0 -200 100 -100 100
P 2 1 0 0 -130 0 -100 0
P 2 1 0 0 -100 100 -100 130
P 2 1 0 0 -100 0 -100 30
P 2 1 0 0 -50 130 -50 100
P 2 1 0 0 -50 100 -50 -50
P 2 1 0 0 -50 -50 -50 -80
P 2 1 0 0 -50 100 100 100
P 2 1 0 0 -50 -50 100 -50
P 2 1 0 0 100 -50 100 -140
P 2 1 0 0 100 -50 100 30
P 2 1 0 0 100 30 -40 30
P 2 1 0 0 -220 -60 -180 -60
P 2 1 0 0 -180 -60 -170 -50
P 2 1 0 0 -220 -60 -230 -70
P 2 1 0 0 -150 -60 -110 -60
P 2 1 0 0 -110 -60 -100 -50
P 2 1 0 0 -150 -60 -160 -70
P 2 1 0 0 -110 -80 -150 -80
P 2 1 0 0 -150 -80 -160 -90
P 2 1 0 0 -110 -80 -100 -70
P 2 1 0 0 -180 -80 -220 -80
P 2 1 0 0 -220 -80 -230 -90
P 2 1 0 0 -180 -80 -170 -70
P 2 1 0 0 -200 100 -200 -140
P 2 1 0 0 -200 -140 -130 -140
P 2 1 0 0 -130 -140 100 -140
P 2 1 0 0 -130 0 -130 -140
C 100 -50 14 1 1 0 N
C -200 100 14 1 1 0 N
C -130 0 14 1 1 0 N
C -130 -140 14 1 1 0 N
C 100 -140 14 1 1 0 N
T 0 -240 130 40 0 1 0 G1
T 0 -240 30 40 0 1 0 G2
X DRAIN 1 100 200 100 D 40 40 1 1 P 
X G1 3 -300 100 100 R 40 40 1 1 P 
X G2 2 -300 0 200 R 40 40 1 1 P 
X SOURCE 4 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SD211
# Package Name: TO72
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SD211 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDSB
F0 "Q" -450 100 50 H V L B
F1 "SD211" -450 0 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
T 0 130 55 60 0 1 0 D
T 0 130 -45 60 0 1 0 B
T 0 130 -145 60 0 1 0 S
T 0 -120 -145 60 0 1 0 G
X B 4 200 0 200 L 40 40 1 1 P 
X D 2 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SD215
# Package Name: TO72
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SD215 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDSB
F0 "Q" -450 100 50 H V L B
F1 "SD215" -450 0 50 H V L B
F2 "transistor-fet-TO72" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
T 0 130 55 60 0 1 0 D
T 0 130 -45 60 0 1 0 B
T 0 130 -145 60 0 1 0 S
T 0 -120 -145 60 0 1 0 G
X B 4 200 0 200 L 40 40 1 1 P 
X D 2 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SI5902DC
# Package Name: 1206-8CHIP-FET
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 2
#
DEF SI5902DC Q 0 40 N N 2 L N
# Gate Name: A
# Symbol Name: N-MOSFET-G2DS-D
F0 "Q" -450 100 50 H V L B
F1 "SI5902DC" -450 0 50 H V L B
F2 "transistor-fet-1206-8CHIP-FET" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 130 -10 130 -10 170 -10 170 -10 150 20 F
P 6 1 1 0     10 0 50 30 50 30 50 -30 50 -30 10 0 F
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 100
P 2 1 0 0 0 100 0 55
P 2 1 0 0 0 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -100
P 2 1 0 0 0 -100 0 -145
P 2 1 0 0 -45 100 -45 -100
P 2 1 0 0 0 100 100 100
P 2 1 0 0 100 100 100 200
P 2 1 0 0 100 -100 0 -100
P 2 1 0 0 150 100 150 20
P 2 1 0 0 150 20 150 -100
P 2 1 0 0 100 -100 150 -100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 180 30 170 20
P 2 1 0 0 170 20 150 20
P 2 1 0 0 150 20 130 20
P 2 1 0 0 130 20 120 10
C 100 -100 14 1 1 0 N
C 100 100 14 1 1 0 N
X D 8 100 200 0 L 40 40 1 1 P 
X D1 7 100 300 100 D 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 100 -300 200 U 40 40 1 1 P 
# Gate Name: B
# Symbol Name: N-MOSFET-G2DS-D
P 6 2 1 0     150 20 130 -10 130 -10 170 -10 170 -10 150 20 F
P 6 2 1 0     10 0 50 30 50 30 50 -30 50 -30 10 0 F
P 2 2 0 0 -100 -100 -48 -100
P 2 2 0 0 0 30 0 0
P 2 2 0 0 0 0 0 -30
P 2 2 0 0 0 145 0 100
P 2 2 0 0 0 100 0 55
P 2 2 0 0 0 0 100 0
P 2 2 0 0 100 0 100 -100
P 2 2 0 0 0 -55 0 -100
P 2 2 0 0 0 -100 0 -145
P 2 2 0 0 -45 100 -45 -100
P 2 2 0 0 0 100 100 100
P 2 2 0 0 100 100 100 200
P 2 2 0 0 100 -100 0 -100
P 2 2 0 0 150 100 150 20
P 2 2 0 0 150 20 150 -100
P 2 2 0 0 100 -100 150 -100
P 2 2 0 0 100 100 150 100
P 2 2 0 0 180 30 170 20
P 2 2 0 0 170 20 150 20
P 2 2 0 0 150 20 130 20
P 2 2 0 0 130 20 120 10
C 100 -100 14 2 1 0 N
C 100 100 14 2 1 0 N
X D 5 100 200 0 L 40 40 2 1 P 
X D1 6 100 300 100 D 40 40 2 1 P 
X G 4 -200 -100 100 R 40 40 2 1 P 
X S 3 100 -300 200 U 40 40 2 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SPB80P06P
# Package Name: TO263
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SPB80P06P Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: P-MOSFET
F0 "Q" -450 -50 50 H V L B
F1 "SPB80P06P" -450 -150 50 H V L B
F2 "transistor-fet-TO263" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 3 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 2 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SPD30P06P
# Package Name: TO251AA
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SPD30P06P Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: P-MOSFET
F0 "Q" -450 -50 50 H V L B
F1 "SPD30P06P" -450 -150 50 H V L B
F2 "transistor-fet-TO251AA" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 2 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SPD30P06PTO252
# Package Name: TO252
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SPD30P06PTO252 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: P-MOSFET
F0 "Q" -450 -50 50 H V L B
F1 "SPD30P06PTO252" -450 -150 50 H V L B
F2 "transistor-fet-TO252" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 3 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 2 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SPD50P03LG
# Package Name: TO252-51
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SPD50P03LG Q 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: P-MOSFET-GD2S
F0 "Q" -450 -50 50 H V L B
F1 "SPD50P03LG" -450 -150 50 H V L B
F2 "transistor-fet-TO252-51" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 5 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 3 100 200 100 D 40 40 1 1 P 
X S@1 4 100 100 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SPP80P06P
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SPP80P06P Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: P-MOSFET
F0 "Q" -450 -50 50 H V L B
F1 "SPP80P06P" -450 -150 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 170 -10 170 -10 130 -10 130 -10 150 20 F
P 6 1 1 0     100 0 60 30 60 30 60 -30 60 -30 100 0 F
P 2 1 0 0 30 -30 30 0
P 2 1 0 0 30 0 30 30
P 2 1 0 0 30 -125 30 -100
P 2 1 0 0 30 -100 30 -75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 100
P 2 1 0 0 30 75 30 100
P 2 1 0 0 30 100 30 125
P 2 1 0 0 0 -100 0 100
P 2 1 0 0 100 100 30 100
P 2 1 0 0 150 -100 150 20
P 2 1 0 0 150 20 150 100
P 2 1 0 0 100 100 150 100
P 2 1 0 0 30 -100 150 -100
P 2 1 0 0 120 30 130 20
P 2 1 0 0 130 20 150 20
P 2 1 0 0 150 20 170 20
P 2 1 0 0 170 20 180 10
C 100 100 14 1 1 0 N
C 100 -100 14 1 1 0 N
X D 2 100 -200 100 U 40 40 1 1 P 
X G 1 -100 100 100 R 40 40 1 1 P 
X S 3 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SPW47N60S5
# Package Name: P-TO247
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SPW47N60S5 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: N-MOSFET
F0 "Q" -450 100 50 H V L B
F1 "SPW47N60S5" -450 0 50 H V L B
F2 "transistor-fet-P-TO247" 0 150 50 H I C C
DRAW
P 6 1 1 0     150 20 130 -10 130 -10 170 -10 170 -10 150 20 F
P 6 1 1 0     40 0 80 30 80 30 80 -30 80 -30 40 0 F
P 2 1 0 0 30 30 30 0
P 2 1 0 0 30 0 30 -30
P 2 1 0 0 30 125 30 100
P 2 1 0 0 30 100 30 75
P 2 1 0 0 30 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 30 -75 30 -100
P 2 1 0 0 30 -100 30 -125
P 2 1 0 0 0 100 0 -100
P 2 1 0 0 100 -100 30 -100
P 2 1 0 0 150 100 150 20
P 2 1 0 0 150 20 150 -100
P 2 1 0 0 100 -100 150 -100
P 2 1 0 0 30 100 150 100
P 2 1 0 0 180 30 170 20
P 2 1 0 0 170 20 150 20
P 2 1 0 0 150 20 130 20
P 2 1 0 0 130 20 120 10
C 100 -100 14 1 1 0 N
C 100 100 14 1 1 0 N
X D 2 100 200 100 D 40 40 1 1 P 
X G 1 -100 -100 100 R 40 40 1 1 P 
X S 3 100 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SST201
# Package Name: SOT23
# Dev Tech: 1
# Dev Prefix: Q
# Gate count = 1
#
DEF SST201 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "SST201" -400 0 50 H V L B
F2 "transistor-fet-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SST202
# Package Name: SOT23
# Dev Tech: 2
# Dev Prefix: Q
# Gate count = 1
#
DEF SST202 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "SST202" -400 0 50 H V L B
F2 "transistor-fet-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SST204
# Package Name: SOT23
# Dev Tech: 4
# Dev Prefix: Q
# Gate count = 1
#
DEF SST204 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "SST204" -400 0 50 H V L B
F2 "transistor-fet-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SST5484
# Package Name: SOT23
# Dev Tech: 4
# Dev Prefix: Q
# Gate count = 1
#
DEF SST5484 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "SST5484" -400 0 50 H V L B
F2 "transistor-fet-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SST5485
# Package Name: SOT23
# Dev Tech: 5
# Dev Prefix: Q
# Gate count = 1
#
DEF SST5485 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "SST5485" -400 0 50 H V L B
F2 "transistor-fet-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SST5486
# Package Name: SOT23
# Dev Tech: 6
# Dev Prefix: Q
# Gate count = 1
#
DEF SST5486 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: JFET-N
F0 "Q" -400 95 50 H V L B
F1 "SST5486" -400 0 50 H V L B
F2 "transistor-fet-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 -150 0 150
P 2 1 0 0 -100 -75 -50 -100
P 2 1 0 0 -50 -100 -100 -125
T 0 130 55 60 0 1 0 D
T 0 130 -145 60 0 1 0 S
T 0 -145 -145 60 0 1 0 G
X D 1 200 100 200 L 40 40 1 1 P 
X G 3 -200 -100 200 R 40 40 1 1 P 
X S 2 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SUP65P06-20
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SUP65P06-20 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "SUP65P06-20" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: SUP75N06-08
# Package Name: TO220
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF SUP75N06-08 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "SUP75N06-08" -450 0 50 H V L B
F2 "transistor-fet-TO220" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 2 200 100 200 L 40 40 1 1 P 
X G 1 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TN0602N2
# Package Name: TO-39
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TN0602N2 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "TN0602N2" -450 0 50 H V L B
F2 "transistor-fet-TO-39" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TN0602N3
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TN0602N3 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "TN0602N3" -450 0 50 H V L B
F2 "transistor-fet-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TN0604N2
# Package Name: TO-39
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TN0604N2 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "TN0604N2" -450 0 50 H V L B
F2 "transistor-fet-TO-39" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TN0604N3
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TN0604N3 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "TN0604N3" -450 0 50 H V L B
F2 "transistor-fet-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TP0602N2
# Package Name: TO-39
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TP0602N2 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "TP0602N2" -450 0 50 H V L B
F2 "transistor-fet-TO-39" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TP0602N3
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TP0602N3 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "TP0602N3" -450 0 50 H V L B
F2 "transistor-fet-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TP0604N2
# Package Name: TO-39
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TP0604N2 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "TP0604N2" -450 0 50 H V L B
F2 "transistor-fet-TO-39" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TP0604N3
# Package Name: TO-92
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF TP0604N3 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EP-GDS
F0 "Q" -450 100 50 H V L B
F1 "TP0604N3" -450 0 50 H V L B
F2 "transistor-fet-TO-92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 25 25 75 0
P 2 1 0 0 25 -25 75 0
P 2 1 0 0 0 0 75 0
P 2 1 0 0 75 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: VN10KM
# Package Name: TO237
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF VN10KM Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "VN10KM" -450 0 50 H V L B
F2 "transistor-fet-TO237" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 1 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: VN66AF
# Package Name: TO202
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF VN66AF Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "VN66AF" -450 0 50 H V L B
F2 "transistor-fet-TO202" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: VN88AF
# Package Name: TO202
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF VN88AF Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "VN88AF" -450 0 50 H V L B
F2 "transistor-fet-TO202" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: VN0106N9
# Package Name: TO-52
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF VN0106N9 Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "VN0106N9" -450 0 50 H V L B
F2 "transistor-fet-TO-52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 3 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 1 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: VN2222KM
# Package Name: TO237
# Dev Tech: ''
# Dev Prefix: Q
# Gate count = 1
#
DEF VN2222KM Q 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: IGFET-EN-GDS
F0 "Q" -450 100 50 H V L B
F1 "VN2222KM" -450 0 50 H V L B
F2 "transistor-fet-TO237" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 -100 -48 -100
P 2 1 0 0 0 30 0 0
P 2 1 0 0 0 0 0 -30
P 2 1 0 0 0 145 0 55
P 2 1 0 0 75 25 25 0
P 2 1 0 0 75 -25 25 0
P 2 1 0 0 0 0 25 0
P 2 1 0 0 25 0 100 0
P 2 1 0 0 100 0 100 -100
P 2 1 0 0 0 -55 0 -145
P 2 1 0 0 -45 100 -45 -100
X D 1 200 100 200 L 40 40 1 1 P 
X G 2 -200 -100 100 R 40 40 1 1 P 
X S 3 200 -100 200 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#End Library
