// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "12/14/2023 10:32:20"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module display (
	sys_clk,
	sys_rst,
	col_pin,
	row_pin,
	seg_sel,
	seg_led,
	tem1,
	tem2,
	KeyRESTART,
	KeyLeft,
	KeyRight,
	Keyup,
	KeyDown);
input 	sys_clk;
input 	sys_rst;
output 	[7:0] col_pin;
output 	[7:0] row_pin;
output 	[7:0] seg_sel;
output 	[7:0] seg_led;
output 	[3:0] tem1;
output 	[3:0] tem2;
input 	KeyRESTART;
input 	KeyLeft;
input 	KeyRight;
input 	Keyup;
input 	KeyDown;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \display_state_inst|Add0~15 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \sys_clk~combout ;
wire \sys_rst~combout ;
wire \display_state_inst|seg_scan_inst|col_sel~0_combout ;
wire \KeyRESTART~combout ;
wire \display_state_inst|always3~0_combout ;
wire \KeyRight~combout ;
wire \KeyDown~combout ;
wire \KeyLeft~combout ;
wire \display_state_inst|direction~0_combout ;
wire \Keyup~combout ;
wire \display_state_inst|Equal2~0_combout ;
wire \display_state_inst|downfalse~regout ;
wire \display_state_inst|always3~1_combout ;
wire \display_state_inst|Add0~17_cout0 ;
wire \display_state_inst|Add0~17COUT1_21 ;
wire \display_state_inst|Add0~2 ;
wire \display_state_inst|Add0~2COUT1_22 ;
wire \display_state_inst|Add0~7 ;
wire \display_state_inst|Add0~7COUT1_23 ;
wire \display_state_inst|Add0~10_combout ;
wire \display_state_inst|Equal0~1_combout ;
wire \display_state_inst|downtrue~regout ;
wire \display_state_inst|cnt_level~6_combout ;
wire \display_state_inst|cnt_level[1]~7_combout ;
wire \display_state_inst|Add0~5_combout ;
wire \display_state_inst|cnt_level[2]~9_combout ;
wire \display_state_inst|LessThan1~0_combout ;
wire \display_state_inst|state_c.START_DISPLAY~regout ;
wire \display_state_inst|state_c.STATE_FALSE~regout ;
wire \display_state_inst|state_c.STATE_IDLE~regout ;
wire \display_state_inst|Add0~0_combout ;
wire \display_state_inst|Equal0~0_combout ;
wire \display_state_inst|count[1]~1_combout ;
wire \display_state_inst|Equal4~0 ;
wire \display_state_inst|always7~0_combout ;
wire \display_state_inst|flag~regout ;
wire \display_state_inst|Equal9~0 ;
wire \display_state_inst|Equal17~0_combout ;
wire \display_state_inst|Equal15~0_combout ;
wire \display_state_inst|Equal6~0 ;
wire \display_state_inst|always7~3_combout ;
wire \display_state_inst|DISP_DATA~30_combout ;
wire \display_state_inst|always7~4_combout ;
wire \display_state_inst|always7~6_combout ;
wire \display_state_inst|Equal13~0_combout ;
wire \display_state_inst|Equal9~1_combout ;
wire \display_state_inst|DISP_DATA[42]~22_combout ;
wire \display_state_inst|DISP_DATA[54]~31_combout ;
wire \display_state_inst|DISP_DATA~35_combout ;
wire \display_state_inst|Equal12~0_combout ;
wire \display_state_inst|always7~1_combout ;
wire \display_state_inst|Equal12~1_combout ;
wire \display_state_inst|DISP_DATA~45_combout ;
wire \display_state_inst|DISP_DATA~50_combout ;
wire \display_state_inst|DISP_DATA~25_combout ;
wire \display_state_inst|DISP_DATA~66_combout ;
wire \display_state_inst|DISP_DATA~26_combout ;
wire \display_state_inst|always7~8_combout ;
wire \display_state_inst|always7~7_combout ;
wire \display_state_inst|DISP_DATA~27_combout ;
wire \display_state_inst|DISP_DATA~48_combout ;
wire \display_state_inst|DISP_DATA~36_combout ;
wire \display_state_inst|always7~9_combout ;
wire \display_state_inst|always7~2_combout ;
wire \display_state_inst|DISP_DATA~20_combout ;
wire \display_state_inst|DISP_DATA[42]~23_combout ;
wire \display_state_inst|DISP_DATA~54 ;
wire \display_state_inst|DISP_DATA~34_combout ;
wire \display_state_inst|seg_scan_inst|Equal10~0_combout ;
wire \display_state_inst|always7~11_combout ;
wire \display_state_inst|always7~5_combout ;
wire \display_state_inst|DISP_DATA~21_combout ;
wire \display_state_inst|DISP_DATA~47_combout ;
wire \display_state_inst|seg_scan_inst|Equal9~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal9~1_combout ;
wire \display_state_inst|seg_scan_inst|Equal10~1_combout ;
wire \display_state_inst|seg_scan_inst|Equal10~2_combout ;
wire \display_state_inst|DISP_DATA~42_combout ;
wire \display_state_inst|DISP_DATA~39_combout ;
wire \display_state_inst|DISP_DATA~40_combout ;
wire \display_state_inst|DISP_DATA~59_combout ;
wire \display_state_inst|Apparent_value~26_combout ;
wire \display_state_inst|Apparent_value~8_combout ;
wire \display_state_inst|seg_scan_inst|Equal12~3_combout ;
wire \display_state_inst|Equal17~1 ;
wire \display_state_inst|always7~10_combout ;
wire \display_state_inst|DISP_DATA~44_combout ;
wire \display_state_inst|DISP_DATA~28_combout ;
wire \display_state_inst|DISP_DATA~29_combout ;
wire \display_state_inst|seg_scan_inst|Equal12~4_combout ;
wire \display_state_inst|seg_scan_inst|Equal12~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal12~1_combout ;
wire \display_state_inst|seg_scan_inst|Equal12~2_combout ;
wire \display_state_inst|seg_scan_inst|Equal12~5_combout ;
wire \display_state_inst|seg_scan_inst|Equal6~4_combout ;
wire \display_state_inst|seg_scan_inst|Equal6~5_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal8~2_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~0 ;
wire \display_state_inst|seg_scan_inst|Equal6~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~0 ;
wire \display_state_inst|seg_scan_inst|Equal6~1_combout ;
wire \display_state_inst|seg_scan_inst|Equal6~2_combout ;
wire \display_state_inst|seg_scan_inst|Equal6~3_combout ;
wire \display_state_inst|seg_scan_inst|Equal4~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal5~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~2_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~1_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~3_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~4_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~5_combout ;
wire \display_state_inst|seg_scan_inst|Equal5~1_combout ;
wire \display_state_inst|seg_scan_inst|Mux32~0_combout ;
wire \display_state_inst|seg_scan_inst|Mux32~1_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~1_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~6_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~5_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~7_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~8_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~8_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~2_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~6_combout ;
wire \display_state_inst|seg_scan_inst|Equal11~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal10~3_combout ;
wire \display_state_inst|seg_scan_inst|Equal10~4_combout ;
wire \display_state_inst|seg_scan_inst|Equal11~1_combout ;
wire \display_state_inst|seg_scan_inst|Mux27~2_combout ;
wire \display_state_inst|seg_scan_inst|Equal4~1_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[2]~1_combout ;
wire \display_state_inst|seg_scan_inst|Equal3~7_combout ;
wire \display_state_inst|seg_scan_inst|Equal7~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal7~1_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[4]~2_combout ;
wire \display_state_inst|seg_scan_inst|Equal10~5_combout ;
wire \display_state_inst|seg_scan_inst|Equal10~6_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~3_combout ;
wire \display_state_inst|seg_scan_inst|Equal9~2_combout ;
wire \display_state_inst|seg_scan_inst|Equal8~3_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~3_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~4_combout ;
wire \display_state_inst|seg_scan_inst|Mux16~9_combout ;
wire \display_state_inst|seg_scan_inst|col_sel~4_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~1_combout ;
wire \display_state_inst|seg_scan_inst|col_sel~5_combout ;
wire \display_state_inst|seg_scan_inst|Mux31~0_combout ;
wire \display_state_inst|seg_scan_inst|Mux30~2_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[1]~6_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[4]~9_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~2_combout ;
wire \display_state_inst|seg_scan_inst|Equal6~6_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~8_combout ;
wire \display_state_inst|seg_scan_inst|Equal4~2_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[6]~7_combout ;
wire \display_state_inst|seg_scan_inst|Mux31~1_combout ;
wire \display_state_inst|seg_scan_inst|Mux31~2_combout ;
wire \display_state_inst|seg_scan_inst|Mux31~3_combout ;
wire \display_state_inst|seg_scan_inst|Mux31~4_combout ;
wire \display_state_inst|seg_scan_inst|Mux31~5_combout ;
wire \display_state_inst|seg_scan_inst|Decoder1~0_combout ;
wire \display_state_inst|seg_scan_inst|Equal7~2_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[2]~11_combout ;
wire \display_state_inst|seg_scan_inst|col_sel~10_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~3_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[2]~12_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[2]~13_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[2]~14_combout ;
wire \display_state_inst|seg_scan_inst|Mux30~3_combout ;
wire \display_state_inst|seg_scan_inst|Mux30~5_combout ;
wire \display_state_inst|seg_scan_inst|Mux30~4_combout ;
wire \display_state_inst|seg_scan_inst|col_sel~19_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~0_combout ;
wire \display_state_inst|seg_scan_inst|col_sel~18_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~5_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~1_combout ;
wire \display_state_inst|seg_scan_inst|col_sel~17_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~2_combout ;
wire \display_state_inst|seg_scan_inst|WideOr5~0_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[4]~15_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[4]~16_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~3_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~4_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~6_combout ;
wire \display_state_inst|seg_scan_inst|Mux29~7_combout ;
wire \display_state_inst|seg_scan_inst|Mux28~2_combout ;
wire \display_state_inst|seg_scan_inst|Mux28~0_combout ;
wire \display_state_inst|seg_scan_inst|Mux28~1_combout ;
wire \display_state_inst|seg_scan_inst|Mux28~3_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~24_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~23_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~25_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~20_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~21_combout ;
wire \display_state_inst|seg_scan_inst|col_sel[5]~22_combout ;
wire \display_state_inst|seg_scan_inst|Mux27~3_combout ;
wire \display_state_inst|seg_scan_inst|Mux27~5_combout ;
wire \display_state_inst|seg_scan_inst|Mux27~4_combout ;
wire \display_state_inst|seg_scan_inst|Mux26~0_combout ;
wire \display_state_inst|seg_scan_inst|Mux26~1_combout ;
wire \display_state_inst|seg_scan_inst|Mux26~2_combout ;
wire \display_state_inst|seg_scan_inst|Mux26~3_combout ;
wire \display_state_inst|seg_scan_inst|Mux25~0_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~4_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~5_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~6_combout ;
wire \display_state_inst|seg_scan_inst|Decoder0~7_combout ;
wire \seg_led_inst|divider_inst|Add0~142 ;
wire \seg_led_inst|divider_inst|Add0~142COUT1_156 ;
wire \seg_led_inst|divider_inst|Add0~145_combout ;
wire \seg_led_inst|divider_inst|Add0~147 ;
wire \seg_led_inst|divider_inst|Add0~147COUT1_157 ;
wire \seg_led_inst|divider_inst|Add0~150_combout ;
wire \seg_led_inst|divider_inst|Add0~152 ;
wire \seg_led_inst|divider_inst|Add0~152COUT1_158 ;
wire \seg_led_inst|divider_inst|Add0~135_combout ;
wire \seg_led_inst|divider_inst|Add0~137 ;
wire \seg_led_inst|divider_inst|Add0~137COUT1_159 ;
wire \seg_led_inst|divider_inst|Add0~130_combout ;
wire \seg_led_inst|divider_inst|Add0~132 ;
wire \seg_led_inst|divider_inst|Add0~125_combout ;
wire \seg_led_inst|divider_inst|Add0~127 ;
wire \seg_led_inst|divider_inst|Add0~127COUT1_160 ;
wire \seg_led_inst|divider_inst|Add0~120_combout ;
wire \seg_led_inst|divider_inst|Add0~122 ;
wire \seg_led_inst|divider_inst|Add0~122COUT1_161 ;
wire \seg_led_inst|divider_inst|Add0~115_combout ;
wire \seg_led_inst|divider_inst|Add0~117 ;
wire \seg_led_inst|divider_inst|Add0~117COUT1_162 ;
wire \seg_led_inst|divider_inst|Add0~110_combout ;
wire \seg_led_inst|divider_inst|Add0~112 ;
wire \seg_led_inst|divider_inst|Add0~112COUT1_163 ;
wire \seg_led_inst|divider_inst|Add0~105_combout ;
wire \seg_led_inst|divider_inst|Add0~107 ;
wire \seg_led_inst|divider_inst|Add0~100_combout ;
wire \seg_led_inst|divider_inst|Equal0~6 ;
wire \seg_led_inst|divider_inst|Equal0~7 ;
wire \seg_led_inst|divider_inst|Add0~102 ;
wire \seg_led_inst|divider_inst|Add0~102COUT1_164 ;
wire \seg_led_inst|divider_inst|Add0~95_combout ;
wire \seg_led_inst|divider_inst|Add0~97 ;
wire \seg_led_inst|divider_inst|Add0~97COUT1_165 ;
wire \seg_led_inst|divider_inst|Add0~90_combout ;
wire \seg_led_inst|divider_inst|Add0~92 ;
wire \seg_led_inst|divider_inst|Add0~92COUT1_166 ;
wire \seg_led_inst|divider_inst|Add0~85_combout ;
wire \seg_led_inst|divider_inst|Add0~87 ;
wire \seg_led_inst|divider_inst|Add0~87COUT1_167 ;
wire \seg_led_inst|divider_inst|Add0~80_combout ;
wire \seg_led_inst|divider_inst|Equal0~5 ;
wire \seg_led_inst|divider_inst|Add0~82 ;
wire \seg_led_inst|divider_inst|Add0~75_combout ;
wire \seg_led_inst|divider_inst|Add0~77 ;
wire \seg_led_inst|divider_inst|Add0~77COUT1_168 ;
wire \seg_led_inst|divider_inst|Add0~70_combout ;
wire \seg_led_inst|divider_inst|Add0~72 ;
wire \seg_led_inst|divider_inst|Add0~72COUT1_169 ;
wire \seg_led_inst|divider_inst|Add0~65_combout ;
wire \seg_led_inst|divider_inst|Add0~67 ;
wire \seg_led_inst|divider_inst|Add0~67COUT1_170 ;
wire \seg_led_inst|divider_inst|Add0~60_combout ;
wire \seg_led_inst|divider_inst|Add0~62 ;
wire \seg_led_inst|divider_inst|Add0~62COUT1_171 ;
wire \seg_led_inst|divider_inst|Add0~55_combout ;
wire \seg_led_inst|divider_inst|Add0~57 ;
wire \seg_led_inst|divider_inst|Add0~50_combout ;
wire \seg_led_inst|divider_inst|Add0~52 ;
wire \seg_led_inst|divider_inst|Add0~52COUT1_172 ;
wire \seg_led_inst|divider_inst|Add0~45_combout ;
wire \seg_led_inst|divider_inst|Add0~47 ;
wire \seg_led_inst|divider_inst|Add0~47COUT1_173 ;
wire \seg_led_inst|divider_inst|Add0~40_combout ;
wire \seg_led_inst|divider_inst|Add0~42 ;
wire \seg_led_inst|divider_inst|Add0~42COUT1_174 ;
wire \seg_led_inst|divider_inst|Add0~35_combout ;
wire \seg_led_inst|divider_inst|Add0~37 ;
wire \seg_led_inst|divider_inst|Add0~37COUT1_175 ;
wire \seg_led_inst|divider_inst|Add0~30_combout ;
wire \seg_led_inst|divider_inst|Add0~32 ;
wire \seg_led_inst|divider_inst|Add0~25_combout ;
wire \seg_led_inst|divider_inst|Add0~27 ;
wire \seg_led_inst|divider_inst|Add0~27COUT1_176 ;
wire \seg_led_inst|divider_inst|Add0~20_combout ;
wire \seg_led_inst|divider_inst|Equal0~1 ;
wire \seg_led_inst|divider_inst|Add0~22 ;
wire \seg_led_inst|divider_inst|Add0~22COUT1_177 ;
wire \seg_led_inst|divider_inst|Add0~15_combout ;
wire \seg_led_inst|divider_inst|Add0~17 ;
wire \seg_led_inst|divider_inst|Add0~17COUT1_178 ;
wire \seg_led_inst|divider_inst|Add0~10_combout ;
wire \seg_led_inst|divider_inst|Add0~12 ;
wire \seg_led_inst|divider_inst|Add0~12COUT1_179 ;
wire \seg_led_inst|divider_inst|Add0~5_combout ;
wire \seg_led_inst|divider_inst|Add0~7 ;
wire \seg_led_inst|divider_inst|Add0~0_combout ;
wire \seg_led_inst|divider_inst|Equal0~0 ;
wire \seg_led_inst|divider_inst|Equal0~3 ;
wire \seg_led_inst|divider_inst|Equal0~2 ;
wire \seg_led_inst|divider_inst|Equal0~4_combout ;
wire \seg_led_inst|divider_inst|Equal0~8_combout ;
wire \seg_led_inst|divider_inst|Equal0~9 ;
wire \seg_led_inst|divider_inst|Add0~140_combout ;
wire \seg_led_inst|divider_inst|LessThan0~0_combout ;
wire \seg_led_inst|divider_inst|clk_p~regout ;
wire \seg_led_inst|Equal3~0 ;
wire \seg_led_inst|seg_led_r[7]~5_combout ;
wire \seg_led_inst|always2~0_combout ;
wire \display_state_inst|Apparent_value~17_combout ;
wire \display_state_inst|Apparent_value~18_combout ;
wire \display_state_inst|Apparent_value~11_combout ;
wire \display_state_inst|always7~12_combout ;
wire \display_state_inst|Apparent_value~9_combout ;
wire \display_state_inst|Apparent_value~10_combout ;
wire \display_state_inst|Apparent_value~14_combout ;
wire \display_state_inst|Apparent_value~15_combout ;
wire \display_state_inst|Apparent_value~24_combout ;
wire \display_state_inst|Apparent_value~28_combout ;
wire \display_state_inst|Apparent_value~29_combout ;
wire \display_state_inst|Apparent_value[1]~12_combout ;
wire \display_state_inst|Apparent_value~25_combout ;
wire \display_state_inst|Apparent_value~23_combout ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_21 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_22 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_23 ;
wire \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_25 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21_combout ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_26 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_27 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2_combout ;
wire \seg_led_inst|Mux0~0_combout ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1_combout ;
wire \seg_led_inst|Mux1~0_combout ;
wire \display_state_inst|Apparent_value~27_combout ;
wire \seg_led_inst|Mux3~0_combout ;
wire \seg_led_inst|Mux3~1_combout ;
wire \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0_combout ;
wire \seg_led_inst|Mux2~0_combout ;
wire \seg_led_inst|WideOr6~0_combout ;
wire \seg_led_inst|seg_led_r[0]~4_combout ;
wire \seg_led_inst|WideOr5~0_combout ;
wire \seg_led_inst|seg_led_r[1]~11_combout ;
wire \seg_led_inst|WideOr4~0_combout ;
wire \seg_led_inst|seg_led_r[2]~12_combout ;
wire \seg_led_inst|WideOr3~0_combout ;
wire \seg_led_inst|seg_led_r[3]~6_combout ;
wire \seg_led_inst|WideOr2~0_combout ;
wire \seg_led_inst|seg_led_r[4]~7_combout ;
wire \seg_led_inst|WideOr1~0_combout ;
wire \seg_led_inst|seg_led_r[5]~8_combout ;
wire \seg_led_inst|seg_led_r[6]~10_combout ;
wire \seg_led_inst|WideOr0~0_combout ;
wire \seg_led_inst|seg_led_r[6]~9_combout ;
wire [2:0] \display_state_inst|seg_scan_inst|count_r ;
wire [2:0] \display_state_inst|num_reg ;
wire [2:0] \seg_led_inst|sel_r ;
wire [31:0] \seg_led_inst|divider_inst|cnt_p ;
wire [4:0] \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella ;
wire [3:0] \display_state_inst|cnt_level ;
wire [7:0] \display_state_inst|Apparent_value ;
wire [4:0] \display_state_inst|count ;
wire [63:0] \display_state_inst|DISP_DATA ;
wire [2:0] \display_state_inst|direction ;
wire [7:0] \display_state_inst|seg_scan_inst|col_sel ;
wire [7:0] \display_state_inst|seg_scan_inst|row_sel ;
wire [7:0] \seg_led_inst|seg_led_r ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sys_clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sys_clk~combout ),
	.padio(sys_clk));
// synopsys translate_off
defparam \sys_clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sys_rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sys_rst~combout ),
	.padio(sys_rst));
// synopsys translate_off
defparam \sys_rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \display_state_inst|seg_scan_inst|count_r[0] (
// Equation(s):
// \display_state_inst|seg_scan_inst|count_r [0] = DFFEAS((((!\display_state_inst|seg_scan_inst|count_r [0]))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [0]),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|seg_scan_inst|count_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|count_r[0] .lut_mask = "0f0f";
defparam \display_state_inst|seg_scan_inst|count_r[0] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|count_r[0] .output_mode = "reg_only";
defparam \display_state_inst|seg_scan_inst|count_r[0] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|count_r[0] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|count_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \display_state_inst|seg_scan_inst|count_r[1] (
// Equation(s):
// \display_state_inst|seg_scan_inst|count_r [1] = DFFEAS((\display_state_inst|seg_scan_inst|count_r [0] $ (((\display_state_inst|seg_scan_inst|count_r [1])))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [0]),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|count_r [1]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|seg_scan_inst|count_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|count_r[1] .lut_mask = "33cc";
defparam \display_state_inst|seg_scan_inst|count_r[1] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|count_r[1] .output_mode = "reg_only";
defparam \display_state_inst|seg_scan_inst|count_r[1] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|count_r[1] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|count_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \display_state_inst|seg_scan_inst|count_r[2] (
// Equation(s):
// \display_state_inst|seg_scan_inst|count_r [2] = DFFEAS((\display_state_inst|seg_scan_inst|count_r [2] $ (((\display_state_inst|seg_scan_inst|count_r [1] & \display_state_inst|seg_scan_inst|count_r [0])))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , 
// , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [2]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|seg_scan_inst|count_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|count_r[2] .lut_mask = "3cf0";
defparam \display_state_inst|seg_scan_inst|count_r[2] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|count_r[2] .output_mode = "reg_only";
defparam \display_state_inst|seg_scan_inst|count_r[2] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|count_r[2] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|count_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxii_lcell \display_state_inst|seg_scan_inst|col_sel~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel~0_combout  = (\display_state_inst|seg_scan_inst|count_r [0] & (\display_state_inst|seg_scan_inst|count_r [2] & (\display_state_inst|seg_scan_inst|count_r [1]))) # (!\display_state_inst|seg_scan_inst|count_r [0] & 
// (!\display_state_inst|seg_scan_inst|count_r [2] & (!\display_state_inst|seg_scan_inst|count_r [1])))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [0]),
	.datab(\display_state_inst|seg_scan_inst|count_r [2]),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel~0 .lut_mask = "8181";
defparam \display_state_inst|seg_scan_inst|col_sel~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KeyRESTART~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KeyRESTART~combout ),
	.padio(KeyRESTART));
// synopsys translate_off
defparam \KeyRESTART~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \display_state_inst|always3~0 (
// Equation(s):
// \display_state_inst|always3~0_combout  = ((\KeyRESTART~combout  & ((!\display_state_inst|state_c.STATE_IDLE~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\KeyRESTART~combout ),
	.datac(vcc),
	.datad(\display_state_inst|state_c.STATE_IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always3~0 .lut_mask = "00cc";
defparam \display_state_inst|always3~0 .operation_mode = "normal";
defparam \display_state_inst|always3~0 .output_mode = "comb_only";
defparam \display_state_inst|always3~0 .register_cascade_mode = "off";
defparam \display_state_inst|always3~0 .sum_lutc_input = "datac";
defparam \display_state_inst|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KeyRight~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KeyRight~combout ),
	.padio(KeyRight));
// synopsys translate_off
defparam \KeyRight~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KeyDown~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KeyDown~combout ),
	.padio(KeyDown));
// synopsys translate_off
defparam \KeyDown~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \KeyLeft~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\KeyLeft~combout ),
	.padio(KeyLeft));
// synopsys translate_off
defparam \KeyLeft~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \display_state_inst|direction~0 (
// Equation(s):
// \display_state_inst|direction~0_combout  = (\display_state_inst|state_c.START_DISPLAY~regout  & (((!\KeyLeft~combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|state_c.START_DISPLAY~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\KeyLeft~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|direction~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|direction~0 .lut_mask = "00aa";
defparam \display_state_inst|direction~0 .operation_mode = "normal";
defparam \display_state_inst|direction~0 .output_mode = "comb_only";
defparam \display_state_inst|direction~0 .register_cascade_mode = "off";
defparam \display_state_inst|direction~0 .sum_lutc_input = "datac";
defparam \display_state_inst|direction~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Keyup~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Keyup~combout ),
	.padio(Keyup));
// synopsys translate_off
defparam \Keyup~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \display_state_inst|direction[2] (
// Equation(s):
// \display_state_inst|direction [2] = DFFEAS((!\KeyRight~combout  & (\KeyDown~combout  & (\display_state_inst|direction~0_combout  & !\Keyup~combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\KeyRight~combout ),
	.datab(\KeyDown~combout ),
	.datac(\display_state_inst|direction~0_combout ),
	.datad(\Keyup~combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|direction [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|direction[2] .lut_mask = "0040";
defparam \display_state_inst|direction[2] .operation_mode = "normal";
defparam \display_state_inst|direction[2] .output_mode = "reg_only";
defparam \display_state_inst|direction[2] .register_cascade_mode = "off";
defparam \display_state_inst|direction[2] .sum_lutc_input = "datac";
defparam \display_state_inst|direction[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \display_state_inst|direction[0] (
// Equation(s):
// \display_state_inst|direction [0] = DFFEAS((\display_state_inst|state_c.START_DISPLAY~regout  & ((\KeyLeft~combout ) # ((!\KeyRight~combout  & \Keyup~combout )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|state_c.START_DISPLAY~regout ),
	.datab(\KeyLeft~combout ),
	.datac(\KeyRight~combout ),
	.datad(\Keyup~combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|direction [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|direction[0] .lut_mask = "8a88";
defparam \display_state_inst|direction[0] .operation_mode = "normal";
defparam \display_state_inst|direction[0] .output_mode = "reg_only";
defparam \display_state_inst|direction[0] .register_cascade_mode = "off";
defparam \display_state_inst|direction[0] .sum_lutc_input = "datac";
defparam \display_state_inst|direction[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \display_state_inst|direction[1] (
// Equation(s):
// \display_state_inst|direction [1] = DFFEAS((\display_state_inst|state_c.START_DISPLAY~regout  & (!\KeyLeft~combout  & ((\KeyRight~combout ) # (\Keyup~combout )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|state_c.START_DISPLAY~regout ),
	.datab(\KeyLeft~combout ),
	.datac(\KeyRight~combout ),
	.datad(\Keyup~combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|direction [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|direction[1] .lut_mask = "2220";
defparam \display_state_inst|direction[1] .operation_mode = "normal";
defparam \display_state_inst|direction[1] .output_mode = "reg_only";
defparam \display_state_inst|direction[1] .register_cascade_mode = "off";
defparam \display_state_inst|direction[1] .sum_lutc_input = "datac";
defparam \display_state_inst|direction[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \display_state_inst|Equal2~0 (
// Equation(s):
// \display_state_inst|Equal2~0_combout  = (((!\display_state_inst|direction [0] & !\display_state_inst|direction [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|direction [0]),
	.datad(\display_state_inst|direction [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal2~0 .lut_mask = "000f";
defparam \display_state_inst|Equal2~0 .operation_mode = "normal";
defparam \display_state_inst|Equal2~0 .output_mode = "comb_only";
defparam \display_state_inst|Equal2~0 .register_cascade_mode = "off";
defparam \display_state_inst|Equal2~0 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \display_state_inst|downfalse (
// Equation(s):
// \display_state_inst|downfalse~regout  = DFFEAS((\display_state_inst|state_c.START_DISPLAY~regout  & (((!\display_state_inst|num_reg [2] & \display_state_inst|direction [2])) # (!\display_state_inst|Equal2~0_combout ))), GLOBAL(\sys_clk~combout ), 
// !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|state_c.START_DISPLAY~regout ),
	.datab(\display_state_inst|num_reg [2]),
	.datac(\display_state_inst|direction [2]),
	.datad(\display_state_inst|Equal2~0_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|downfalse~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|downfalse .lut_mask = "20aa";
defparam \display_state_inst|downfalse .operation_mode = "normal";
defparam \display_state_inst|downfalse .output_mode = "reg_only";
defparam \display_state_inst|downfalse .register_cascade_mode = "off";
defparam \display_state_inst|downfalse .sum_lutc_input = "datac";
defparam \display_state_inst|downfalse .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \display_state_inst|always3~1 (
// Equation(s):
// \display_state_inst|always3~1_combout  = (((\display_state_inst|downfalse~regout  & \display_state_inst|state_c.START_DISPLAY~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|downfalse~regout ),
	.datad(\display_state_inst|state_c.START_DISPLAY~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always3~1 .lut_mask = "f000";
defparam \display_state_inst|always3~1 .operation_mode = "normal";
defparam \display_state_inst|always3~1 .output_mode = "comb_only";
defparam \display_state_inst|always3~1 .register_cascade_mode = "off";
defparam \display_state_inst|always3~1 .sum_lutc_input = "datac";
defparam \display_state_inst|always3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \display_state_inst|Add0~17 (
// Equation(s):
// \display_state_inst|Add0~17_cout0  = CARRY((\display_state_inst|cnt_level [0]))
// \display_state_inst|Add0~17COUT1_21  = CARRY((\display_state_inst|cnt_level [0]))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Add0~15 ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Add0~17_cout0 ),
	.cout1(\display_state_inst|Add0~17COUT1_21 ));
// synopsys translate_off
defparam \display_state_inst|Add0~17 .lut_mask = "ffaa";
defparam \display_state_inst|Add0~17 .operation_mode = "arithmetic";
defparam \display_state_inst|Add0~17 .output_mode = "none";
defparam \display_state_inst|Add0~17 .register_cascade_mode = "off";
defparam \display_state_inst|Add0~17 .sum_lutc_input = "datac";
defparam \display_state_inst|Add0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \display_state_inst|Add0~0 (
// Equation(s):
// \display_state_inst|Add0~0_combout  = \display_state_inst|cnt_level [1] $ (\display_state_inst|always3~1_combout  $ ((!\display_state_inst|Add0~17_cout0 )))
// \display_state_inst|Add0~2  = CARRY((\display_state_inst|cnt_level [1] & (\display_state_inst|always3~1_combout  & !\display_state_inst|Add0~17_cout0 )) # (!\display_state_inst|cnt_level [1] & ((\display_state_inst|always3~1_combout ) # 
// (!\display_state_inst|Add0~17_cout0 ))))
// \display_state_inst|Add0~2COUT1_22  = CARRY((\display_state_inst|cnt_level [1] & (\display_state_inst|always3~1_combout  & !\display_state_inst|Add0~17COUT1_21 )) # (!\display_state_inst|cnt_level [1] & ((\display_state_inst|always3~1_combout ) # 
// (!\display_state_inst|Add0~17COUT1_21 ))))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [1]),
	.datab(\display_state_inst|always3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Add0~17_cout0 ),
	.cin1(\display_state_inst|Add0~17COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Add0~2 ),
	.cout1(\display_state_inst|Add0~2COUT1_22 ));
// synopsys translate_off
defparam \display_state_inst|Add0~0 .cin0_used = "true";
defparam \display_state_inst|Add0~0 .cin1_used = "true";
defparam \display_state_inst|Add0~0 .lut_mask = "694d";
defparam \display_state_inst|Add0~0 .operation_mode = "arithmetic";
defparam \display_state_inst|Add0~0 .output_mode = "comb_only";
defparam \display_state_inst|Add0~0 .register_cascade_mode = "off";
defparam \display_state_inst|Add0~0 .sum_lutc_input = "cin";
defparam \display_state_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \display_state_inst|Add0~5 (
// Equation(s):
// \display_state_inst|Add0~5_combout  = \display_state_inst|cnt_level [2] $ (\display_state_inst|always3~1_combout  $ ((!\display_state_inst|Add0~2 )))
// \display_state_inst|Add0~7  = CARRY((\display_state_inst|cnt_level [2] & (!\display_state_inst|always3~1_combout  & !\display_state_inst|Add0~2 )) # (!\display_state_inst|cnt_level [2] & ((!\display_state_inst|Add0~2 ) # 
// (!\display_state_inst|always3~1_combout ))))
// \display_state_inst|Add0~7COUT1_23  = CARRY((\display_state_inst|cnt_level [2] & (!\display_state_inst|always3~1_combout  & !\display_state_inst|Add0~2COUT1_22 )) # (!\display_state_inst|cnt_level [2] & ((!\display_state_inst|Add0~2COUT1_22 ) # 
// (!\display_state_inst|always3~1_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [2]),
	.datab(\display_state_inst|always3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Add0~2 ),
	.cin1(\display_state_inst|Add0~2COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Add0~7 ),
	.cout1(\display_state_inst|Add0~7COUT1_23 ));
// synopsys translate_off
defparam \display_state_inst|Add0~5 .cin0_used = "true";
defparam \display_state_inst|Add0~5 .cin1_used = "true";
defparam \display_state_inst|Add0~5 .lut_mask = "6917";
defparam \display_state_inst|Add0~5 .operation_mode = "arithmetic";
defparam \display_state_inst|Add0~5 .output_mode = "comb_only";
defparam \display_state_inst|Add0~5 .register_cascade_mode = "off";
defparam \display_state_inst|Add0~5 .sum_lutc_input = "cin";
defparam \display_state_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \display_state_inst|Add0~10 (
// Equation(s):
// \display_state_inst|Add0~10_combout  = (\display_state_inst|cnt_level [3] $ (\display_state_inst|Add0~7  $ (!\display_state_inst|always3~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|cnt_level [3]),
	.datac(vcc),
	.datad(\display_state_inst|always3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Add0~7 ),
	.cin1(\display_state_inst|Add0~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Add0~10 .cin0_used = "true";
defparam \display_state_inst|Add0~10 .cin1_used = "true";
defparam \display_state_inst|Add0~10 .lut_mask = "3cc3";
defparam \display_state_inst|Add0~10 .operation_mode = "normal";
defparam \display_state_inst|Add0~10 .output_mode = "comb_only";
defparam \display_state_inst|Add0~10 .register_cascade_mode = "off";
defparam \display_state_inst|Add0~10 .sum_lutc_input = "cin";
defparam \display_state_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \display_state_inst|cnt_level[3] (
// Equation(s):
// \display_state_inst|cnt_level [3] = DFFEAS(((\display_state_inst|Add0~10_combout  & ((\display_state_inst|state_c.STATE_IDLE~regout ) # (!\KeyRESTART~combout )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , \display_state_inst|cnt_level[1]~7_combout 
// , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|state_c.STATE_IDLE~regout ),
	.datab(vcc),
	.datac(\KeyRESTART~combout ),
	.datad(\display_state_inst|Add0~10_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_state_inst|cnt_level[1]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|cnt_level [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|cnt_level[3] .lut_mask = "af00";
defparam \display_state_inst|cnt_level[3] .operation_mode = "normal";
defparam \display_state_inst|cnt_level[3] .output_mode = "reg_only";
defparam \display_state_inst|cnt_level[3] .register_cascade_mode = "off";
defparam \display_state_inst|cnt_level[3] .sum_lutc_input = "datac";
defparam \display_state_inst|cnt_level[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \display_state_inst|Equal0~1 (
// Equation(s):
// \display_state_inst|Equal0~1_combout  = (((!\display_state_inst|cnt_level [3] & \display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal0~1 .lut_mask = "0f00";
defparam \display_state_inst|Equal0~1 .operation_mode = "normal";
defparam \display_state_inst|Equal0~1 .output_mode = "comb_only";
defparam \display_state_inst|Equal0~1 .register_cascade_mode = "off";
defparam \display_state_inst|Equal0~1 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \display_state_inst|downtrue (
// Equation(s):
// \display_state_inst|downtrue~regout  = DFFEAS((\display_state_inst|state_c.START_DISPLAY~regout  & (\display_state_inst|num_reg [2] & (\display_state_inst|direction [2] & \display_state_inst|Equal2~0_combout ))), GLOBAL(\sys_clk~combout ), 
// !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|state_c.START_DISPLAY~regout ),
	.datab(\display_state_inst|num_reg [2]),
	.datac(\display_state_inst|direction [2]),
	.datad(\display_state_inst|Equal2~0_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|downtrue~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|downtrue .lut_mask = "8000";
defparam \display_state_inst|downtrue .operation_mode = "normal";
defparam \display_state_inst|downtrue .output_mode = "reg_only";
defparam \display_state_inst|downtrue .register_cascade_mode = "off";
defparam \display_state_inst|downtrue .sum_lutc_input = "datac";
defparam \display_state_inst|downtrue .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \display_state_inst|cnt_level~6 (
// Equation(s):
// \display_state_inst|cnt_level~6_combout  = ((\display_state_inst|state_c.START_DISPLAY~regout  & ((\display_state_inst|downtrue~regout ) # (\display_state_inst|downfalse~regout ))))

	.clk(gnd),
	.dataa(\display_state_inst|downtrue~regout ),
	.datab(vcc),
	.datac(\display_state_inst|downfalse~regout ),
	.datad(\display_state_inst|state_c.START_DISPLAY~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|cnt_level~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|cnt_level~6 .lut_mask = "fa00";
defparam \display_state_inst|cnt_level~6 .operation_mode = "normal";
defparam \display_state_inst|cnt_level~6 .output_mode = "comb_only";
defparam \display_state_inst|cnt_level~6 .register_cascade_mode = "off";
defparam \display_state_inst|cnt_level~6 .sum_lutc_input = "datac";
defparam \display_state_inst|cnt_level~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \display_state_inst|cnt_level[1]~7 (
// Equation(s):
// \display_state_inst|cnt_level[1]~7_combout  = (\display_state_inst|always3~0_combout  & (((!\display_state_inst|Equal0~0_combout )) # (!\display_state_inst|Equal0~1_combout ))) # (!\display_state_inst|always3~0_combout  & 
// (\display_state_inst|cnt_level~6_combout  & ((!\display_state_inst|Equal0~0_combout ) # (!\display_state_inst|Equal0~1_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|always3~0_combout ),
	.datab(\display_state_inst|Equal0~1_combout ),
	.datac(\display_state_inst|Equal0~0_combout ),
	.datad(\display_state_inst|cnt_level~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|cnt_level[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|cnt_level[1]~7 .lut_mask = "3f2a";
defparam \display_state_inst|cnt_level[1]~7 .operation_mode = "normal";
defparam \display_state_inst|cnt_level[1]~7 .output_mode = "comb_only";
defparam \display_state_inst|cnt_level[1]~7 .register_cascade_mode = "off";
defparam \display_state_inst|cnt_level[1]~7 .sum_lutc_input = "datac";
defparam \display_state_inst|cnt_level[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \display_state_inst|cnt_level[0] (
// Equation(s):
// \display_state_inst|cnt_level [0] = DFFEAS((\display_state_inst|cnt_level[1]~7_combout  & (!\display_state_inst|cnt_level [0] & ((\display_state_inst|state_c.STATE_IDLE~regout ) # (!\KeyRESTART~combout )))) # (!\display_state_inst|cnt_level[1]~7_combout  
// & (((\display_state_inst|cnt_level [0])))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\KeyRESTART~combout ),
	.datab(\display_state_inst|state_c.STATE_IDLE~regout ),
	.datac(\display_state_inst|cnt_level[1]~7_combout ),
	.datad(\display_state_inst|cnt_level [0]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|cnt_level [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|cnt_level[0] .lut_mask = "0fd0";
defparam \display_state_inst|cnt_level[0] .operation_mode = "normal";
defparam \display_state_inst|cnt_level[0] .output_mode = "reg_only";
defparam \display_state_inst|cnt_level[0] .register_cascade_mode = "off";
defparam \display_state_inst|cnt_level[0] .sum_lutc_input = "datac";
defparam \display_state_inst|cnt_level[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \display_state_inst|cnt_level[2]~9 (
// Equation(s):
// \display_state_inst|cnt_level[2]~9_combout  = (\display_state_inst|always3~0_combout ) # ((\display_state_inst|cnt_level~6_combout  & ((\display_state_inst|Add0~5_combout ))) # (!\display_state_inst|cnt_level~6_combout  & (!\display_state_inst|cnt_level 
// [2])))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level~6_combout ),
	.datab(\display_state_inst|always3~0_combout ),
	.datac(\display_state_inst|cnt_level [2]),
	.datad(\display_state_inst|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|cnt_level[2]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|cnt_level[2]~9 .lut_mask = "efcd";
defparam \display_state_inst|cnt_level[2]~9 .operation_mode = "normal";
defparam \display_state_inst|cnt_level[2]~9 .output_mode = "comb_only";
defparam \display_state_inst|cnt_level[2]~9 .register_cascade_mode = "off";
defparam \display_state_inst|cnt_level[2]~9 .sum_lutc_input = "datac";
defparam \display_state_inst|cnt_level[2]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \display_state_inst|cnt_level[2] (
// Equation(s):
// \display_state_inst|cnt_level [2] = DFFEAS(((!\display_state_inst|cnt_level [1] & (!\display_state_inst|cnt_level [0] & \display_state_inst|Equal0~1_combout ))) # (!\display_state_inst|cnt_level[2]~9_combout ), GLOBAL(\sys_clk~combout ), !\sys_rst~combout 
// , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|cnt_level [1]),
	.datab(\display_state_inst|cnt_level [0]),
	.datac(\display_state_inst|Equal0~1_combout ),
	.datad(\display_state_inst|cnt_level[2]~9_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|cnt_level [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|cnt_level[2] .lut_mask = "10ff";
defparam \display_state_inst|cnt_level[2] .operation_mode = "normal";
defparam \display_state_inst|cnt_level[2] .output_mode = "reg_only";
defparam \display_state_inst|cnt_level[2] .register_cascade_mode = "off";
defparam \display_state_inst|cnt_level[2] .sum_lutc_input = "datac";
defparam \display_state_inst|cnt_level[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \display_state_inst|LessThan1~0 (
// Equation(s):
// \display_state_inst|LessThan1~0_combout  = (\display_state_inst|cnt_level [3] & (((\display_state_inst|cnt_level [1])) # (!\display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [2]),
	.datab(\display_state_inst|cnt_level [3]),
	.datac(\display_state_inst|cnt_level [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|LessThan1~0 .lut_mask = "c4c4";
defparam \display_state_inst|LessThan1~0 .operation_mode = "normal";
defparam \display_state_inst|LessThan1~0 .output_mode = "comb_only";
defparam \display_state_inst|LessThan1~0 .register_cascade_mode = "off";
defparam \display_state_inst|LessThan1~0 .sum_lutc_input = "datac";
defparam \display_state_inst|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \display_state_inst|state_c.START_DISPLAY (
// Equation(s):
// \display_state_inst|state_c.START_DISPLAY~regout  = DFFEAS((\display_state_inst|LessThan1~0_combout  & (!\display_state_inst|state_c.STATE_IDLE~regout  & (\KeyRESTART~combout ))) # (!\display_state_inst|LessThan1~0_combout  & 
// ((\display_state_inst|state_c.START_DISPLAY~regout ) # ((!\display_state_inst|state_c.STATE_IDLE~regout  & \KeyRESTART~combout )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|LessThan1~0_combout ),
	.datab(\display_state_inst|state_c.STATE_IDLE~regout ),
	.datac(\KeyRESTART~combout ),
	.datad(\display_state_inst|state_c.START_DISPLAY~regout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|state_c.START_DISPLAY~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|state_c.START_DISPLAY .lut_mask = "7530";
defparam \display_state_inst|state_c.START_DISPLAY .operation_mode = "normal";
defparam \display_state_inst|state_c.START_DISPLAY .output_mode = "reg_only";
defparam \display_state_inst|state_c.START_DISPLAY .register_cascade_mode = "off";
defparam \display_state_inst|state_c.START_DISPLAY .sum_lutc_input = "datac";
defparam \display_state_inst|state_c.START_DISPLAY .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \display_state_inst|state_c.STATE_FALSE (
// Equation(s):
// \display_state_inst|state_c.STATE_FALSE~regout  = DFFEAS((\KeyRESTART~combout  & (\display_state_inst|state_c.START_DISPLAY~regout  & ((\display_state_inst|LessThan1~0_combout )))) # (!\KeyRESTART~combout  & 
// ((\display_state_inst|state_c.STATE_FALSE~regout ) # ((\display_state_inst|state_c.START_DISPLAY~regout  & \display_state_inst|LessThan1~0_combout )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\KeyRESTART~combout ),
	.datab(\display_state_inst|state_c.START_DISPLAY~regout ),
	.datac(\display_state_inst|state_c.STATE_FALSE~regout ),
	.datad(\display_state_inst|LessThan1~0_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|state_c.STATE_FALSE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|state_c.STATE_FALSE .lut_mask = "dc50";
defparam \display_state_inst|state_c.STATE_FALSE .operation_mode = "normal";
defparam \display_state_inst|state_c.STATE_FALSE .output_mode = "reg_only";
defparam \display_state_inst|state_c.STATE_FALSE .register_cascade_mode = "off";
defparam \display_state_inst|state_c.STATE_FALSE .sum_lutc_input = "datac";
defparam \display_state_inst|state_c.STATE_FALSE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \display_state_inst|state_c.STATE_IDLE (
// Equation(s):
// \display_state_inst|state_c.STATE_IDLE~regout  = DFFEAS(((\KeyRESTART~combout  & (!\display_state_inst|state_c.STATE_FALSE~regout )) # (!\KeyRESTART~combout  & ((\display_state_inst|state_c.STATE_IDLE~regout )))), GLOBAL(\sys_clk~combout ), 
// !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\KeyRESTART~combout ),
	.datac(\display_state_inst|state_c.STATE_FALSE~regout ),
	.datad(\display_state_inst|state_c.STATE_IDLE~regout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|state_c.STATE_IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|state_c.STATE_IDLE .lut_mask = "3f0c";
defparam \display_state_inst|state_c.STATE_IDLE .operation_mode = "normal";
defparam \display_state_inst|state_c.STATE_IDLE .output_mode = "reg_only";
defparam \display_state_inst|state_c.STATE_IDLE .register_cascade_mode = "off";
defparam \display_state_inst|state_c.STATE_IDLE .sum_lutc_input = "datac";
defparam \display_state_inst|state_c.STATE_IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \display_state_inst|cnt_level[1] (
// Equation(s):
// \display_state_inst|cnt_level [1] = DFFEAS(((\display_state_inst|Add0~0_combout  & ((\display_state_inst|state_c.STATE_IDLE~regout ) # (!\KeyRESTART~combout )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , \display_state_inst|cnt_level[1]~7_combout 
// , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|state_c.STATE_IDLE~regout ),
	.datab(vcc),
	.datac(\KeyRESTART~combout ),
	.datad(\display_state_inst|Add0~0_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display_state_inst|cnt_level[1]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|cnt_level [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|cnt_level[1] .lut_mask = "af00";
defparam \display_state_inst|cnt_level[1] .operation_mode = "normal";
defparam \display_state_inst|cnt_level[1] .output_mode = "reg_only";
defparam \display_state_inst|cnt_level[1] .register_cascade_mode = "off";
defparam \display_state_inst|cnt_level[1] .sum_lutc_input = "datac";
defparam \display_state_inst|cnt_level[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \display_state_inst|Equal0~0 (
// Equation(s):
// \display_state_inst|Equal0~0_combout  = (((!\display_state_inst|cnt_level [1] & !\display_state_inst|cnt_level [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|cnt_level [1]),
	.datad(\display_state_inst|cnt_level [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal0~0 .lut_mask = "000f";
defparam \display_state_inst|Equal0~0 .operation_mode = "normal";
defparam \display_state_inst|Equal0~0 .output_mode = "comb_only";
defparam \display_state_inst|Equal0~0 .register_cascade_mode = "off";
defparam \display_state_inst|Equal0~0 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \display_state_inst|count[0] (
// Equation(s):
// \display_state_inst|count [0] = DFFEAS((\KeyRESTART~combout  & (((\display_state_inst|count [0])))) # (!\KeyRESTART~combout  & ((\display_state_inst|downtrue~regout ) # ((!\display_state_inst|downfalse~regout  & \display_state_inst|count [0])))), 
// GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\KeyRESTART~combout ),
	.datab(\display_state_inst|downfalse~regout ),
	.datac(\display_state_inst|count [0]),
	.datad(\display_state_inst|downtrue~regout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|count[0] .lut_mask = "f5b0";
defparam \display_state_inst|count[0] .operation_mode = "normal";
defparam \display_state_inst|count[0] .output_mode = "reg_only";
defparam \display_state_inst|count[0] .register_cascade_mode = "off";
defparam \display_state_inst|count[0] .sum_lutc_input = "datac";
defparam \display_state_inst|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \display_state_inst|count[1]~1 (
// Equation(s):
// \display_state_inst|count[1]~1_combout  = ((!\KeyRESTART~combout  & ((\display_state_inst|downfalse~regout ) # (\display_state_inst|downtrue~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|downfalse~regout ),
	.datac(\KeyRESTART~combout ),
	.datad(\display_state_inst|downtrue~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|count[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|count[1]~1 .lut_mask = "0f0c";
defparam \display_state_inst|count[1]~1 .operation_mode = "normal";
defparam \display_state_inst|count[1]~1 .output_mode = "comb_only";
defparam \display_state_inst|count[1]~1 .register_cascade_mode = "off";
defparam \display_state_inst|count[1]~1 .sum_lutc_input = "datac";
defparam \display_state_inst|count[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \display_state_inst|count[4] (
// Equation(s):
// \display_state_inst|Equal17~1  = (!\display_state_inst|count [0] & (!\display_state_inst|count [3] & (!B1_count[4] & !\display_state_inst|count [2])))
// \display_state_inst|count [4] = DFFEAS(\display_state_inst|Equal17~1 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , \display_state_inst|count[1]~1_combout , \display_state_inst|count [3], , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|count [0]),
	.datab(\display_state_inst|count [3]),
	.datac(\display_state_inst|count [3]),
	.datad(\display_state_inst|count [2]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\display_state_inst|count[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal17~1 ),
	.regout(\display_state_inst|count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|count[4] .lut_mask = "0001";
defparam \display_state_inst|count[4] .operation_mode = "normal";
defparam \display_state_inst|count[4] .output_mode = "reg_and_comb";
defparam \display_state_inst|count[4] .register_cascade_mode = "off";
defparam \display_state_inst|count[4] .sum_lutc_input = "qfbk";
defparam \display_state_inst|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \display_state_inst|count[1] (
// Equation(s):
// \display_state_inst|Equal4~0  = (\display_state_inst|count [0] & (!\display_state_inst|count [4] & (B1_count[1] & \display_state_inst|count [2])))
// \display_state_inst|count [1] = DFFEAS(\display_state_inst|Equal4~0 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , \display_state_inst|count[1]~1_combout , \display_state_inst|count [0], , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|count [0]),
	.datab(\display_state_inst|count [4]),
	.datac(\display_state_inst|count [0]),
	.datad(\display_state_inst|count [2]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\display_state_inst|count[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal4~0 ),
	.regout(\display_state_inst|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|count[1] .lut_mask = "2000";
defparam \display_state_inst|count[1] .operation_mode = "normal";
defparam \display_state_inst|count[1] .output_mode = "reg_and_comb";
defparam \display_state_inst|count[1] .register_cascade_mode = "off";
defparam \display_state_inst|count[1] .sum_lutc_input = "qfbk";
defparam \display_state_inst|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \display_state_inst|count[2] (
// Equation(s):
// \display_state_inst|Equal9~0  = ((!\display_state_inst|count [4] & (!B1_count[2] & !\display_state_inst|count [3])))
// \display_state_inst|count [2] = DFFEAS(\display_state_inst|Equal9~0 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , \display_state_inst|count[1]~1_combout , \display_state_inst|count [1], , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|count [4]),
	.datac(\display_state_inst|count [1]),
	.datad(\display_state_inst|count [3]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\display_state_inst|count[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal9~0 ),
	.regout(\display_state_inst|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|count[2] .lut_mask = "0003";
defparam \display_state_inst|count[2] .operation_mode = "normal";
defparam \display_state_inst|count[2] .output_mode = "reg_and_comb";
defparam \display_state_inst|count[2] .register_cascade_mode = "off";
defparam \display_state_inst|count[2] .sum_lutc_input = "qfbk";
defparam \display_state_inst|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \display_state_inst|count[3] (
// Equation(s):
// \display_state_inst|Equal6~0  = (((!B1_count[3] & \display_state_inst|Equal4~0 )))
// \display_state_inst|count [3] = DFFEAS(\display_state_inst|Equal6~0 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , \display_state_inst|count[1]~1_combout , \display_state_inst|count [2], , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|count [2]),
	.datad(\display_state_inst|Equal4~0 ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\display_state_inst|count[1]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal6~0 ),
	.regout(\display_state_inst|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|count[3] .lut_mask = "0f00";
defparam \display_state_inst|count[3] .operation_mode = "normal";
defparam \display_state_inst|count[3] .output_mode = "reg_and_comb";
defparam \display_state_inst|count[3] .register_cascade_mode = "off";
defparam \display_state_inst|count[3] .sum_lutc_input = "qfbk";
defparam \display_state_inst|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \display_state_inst|always7~0 (
// Equation(s):
// \display_state_inst|always7~0_combout  = (\display_state_inst|Equal0~0_combout  & ((\display_state_inst|Equal0~1_combout ) # ((\display_state_inst|count [3] & \display_state_inst|Equal4~0 )))) # (!\display_state_inst|Equal0~0_combout  & 
// (\display_state_inst|count [3] & ((\display_state_inst|Equal4~0 ))))

	.clk(gnd),
	.dataa(\display_state_inst|Equal0~0_combout ),
	.datab(\display_state_inst|count [3]),
	.datac(\display_state_inst|Equal0~1_combout ),
	.datad(\display_state_inst|Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~0 .lut_mask = "eca0";
defparam \display_state_inst|always7~0 .operation_mode = "normal";
defparam \display_state_inst|always7~0 .output_mode = "comb_only";
defparam \display_state_inst|always7~0 .register_cascade_mode = "off";
defparam \display_state_inst|always7~0 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \display_state_inst|flag (
// Equation(s):
// \display_state_inst|flag~regout  = DFFEAS((\display_state_inst|flag~regout ) # (((\display_state_inst|always7~0_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|flag~regout ),
	.datab(vcc),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|flag .lut_mask = "fafa";
defparam \display_state_inst|flag .operation_mode = "normal";
defparam \display_state_inst|flag .output_mode = "reg_only";
defparam \display_state_inst|flag .register_cascade_mode = "off";
defparam \display_state_inst|flag .sum_lutc_input = "datac";
defparam \display_state_inst|flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \display_state_inst|num_reg[2] (
// Equation(s):
// \display_state_inst|num_reg [2] = DFFEAS((((!\display_state_inst|flag~regout ))), GLOBAL(\sys_clk~combout ), VCC, , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_state_inst|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|num_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|num_reg[2] .lut_mask = "00ff";
defparam \display_state_inst|num_reg[2] .operation_mode = "normal";
defparam \display_state_inst|num_reg[2] .output_mode = "reg_only";
defparam \display_state_inst|num_reg[2] .register_cascade_mode = "off";
defparam \display_state_inst|num_reg[2] .sum_lutc_input = "datac";
defparam \display_state_inst|num_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \display_state_inst|Equal17~0 (
// Equation(s):
// \display_state_inst|Equal17~0_combout  = (!\display_state_inst|count [0] & (((!\display_state_inst|count [1] & \display_state_inst|Equal9~0 ))))

	.clk(gnd),
	.dataa(\display_state_inst|count [0]),
	.datab(vcc),
	.datac(\display_state_inst|count [1]),
	.datad(\display_state_inst|Equal9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal17~0 .lut_mask = "0500";
defparam \display_state_inst|Equal17~0 .operation_mode = "normal";
defparam \display_state_inst|Equal17~0 .output_mode = "comb_only";
defparam \display_state_inst|Equal17~0 .register_cascade_mode = "off";
defparam \display_state_inst|Equal17~0 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \display_state_inst|Equal15~0 (
// Equation(s):
// \display_state_inst|Equal15~0_combout  = (\display_state_inst|cnt_level [1] & (!\display_state_inst|cnt_level [0] & (!\display_state_inst|cnt_level [3] & !\display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [1]),
	.datab(\display_state_inst|cnt_level [0]),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal15~0 .lut_mask = "0002";
defparam \display_state_inst|Equal15~0 .operation_mode = "normal";
defparam \display_state_inst|Equal15~0 .output_mode = "comb_only";
defparam \display_state_inst|Equal15~0 .register_cascade_mode = "off";
defparam \display_state_inst|Equal15~0 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \display_state_inst|always7~3 (
// Equation(s):
// \display_state_inst|always7~3_combout  = (((\display_state_inst|cnt_level [1]) # (!\display_state_inst|Equal6~0 )) # (!\display_state_inst|cnt_level [0])) # (!\display_state_inst|Equal0~1_combout )

	.clk(gnd),
	.dataa(\display_state_inst|Equal0~1_combout ),
	.datab(\display_state_inst|cnt_level [0]),
	.datac(\display_state_inst|cnt_level [1]),
	.datad(\display_state_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~3 .lut_mask = "f7ff";
defparam \display_state_inst|always7~3 .operation_mode = "normal";
defparam \display_state_inst|always7~3 .output_mode = "comb_only";
defparam \display_state_inst|always7~3 .register_cascade_mode = "off";
defparam \display_state_inst|always7~3 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \display_state_inst|DISP_DATA~30 (
// Equation(s):
// \display_state_inst|DISP_DATA~30_combout  = ((\display_state_inst|cnt_level [1]) # ((\display_state_inst|cnt_level [3]) # (\display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|cnt_level [1]),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~30 .lut_mask = "fffc";
defparam \display_state_inst|DISP_DATA~30 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~30 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~30 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~30 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \display_state_inst|always7~4 (
// Equation(s):
// \display_state_inst|always7~4_combout  = (!\display_state_inst|cnt_level [0] & (\display_state_inst|cnt_level [1] & (!\display_state_inst|cnt_level [3] & \display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [0]),
	.datab(\display_state_inst|cnt_level [1]),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~4 .lut_mask = "0400";
defparam \display_state_inst|always7~4 .operation_mode = "normal";
defparam \display_state_inst|always7~4 .output_mode = "comb_only";
defparam \display_state_inst|always7~4 .register_cascade_mode = "off";
defparam \display_state_inst|always7~4 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \display_state_inst|always7~6 (
// Equation(s):
// \display_state_inst|always7~6_combout  = (\display_state_inst|cnt_level [0] & (!\display_state_inst|cnt_level [3] & (\display_state_inst|cnt_level [1] & \display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [0]),
	.datab(\display_state_inst|cnt_level [3]),
	.datac(\display_state_inst|cnt_level [1]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~6 .lut_mask = "2000";
defparam \display_state_inst|always7~6 .operation_mode = "normal";
defparam \display_state_inst|always7~6 .output_mode = "comb_only";
defparam \display_state_inst|always7~6 .register_cascade_mode = "off";
defparam \display_state_inst|always7~6 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \display_state_inst|Equal13~0 (
// Equation(s):
// \display_state_inst|Equal13~0_combout  = (((\display_state_inst|count [1]) # (!\display_state_inst|Equal9~0 ))) # (!\display_state_inst|count [0])

	.clk(gnd),
	.dataa(\display_state_inst|count [0]),
	.datab(vcc),
	.datac(\display_state_inst|count [1]),
	.datad(\display_state_inst|Equal9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal13~0 .lut_mask = "f5ff";
defparam \display_state_inst|Equal13~0 .operation_mode = "normal";
defparam \display_state_inst|Equal13~0 .output_mode = "comb_only";
defparam \display_state_inst|Equal13~0 .register_cascade_mode = "off";
defparam \display_state_inst|Equal13~0 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \display_state_inst|Equal9~1 (
// Equation(s):
// \display_state_inst|Equal9~1_combout  = (\display_state_inst|count [0] & (((\display_state_inst|count [1] & \display_state_inst|Equal9~0 ))))

	.clk(gnd),
	.dataa(\display_state_inst|count [0]),
	.datab(vcc),
	.datac(\display_state_inst|count [1]),
	.datad(\display_state_inst|Equal9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal9~1 .lut_mask = "a000";
defparam \display_state_inst|Equal9~1 .operation_mode = "normal";
defparam \display_state_inst|Equal9~1 .output_mode = "comb_only";
defparam \display_state_inst|Equal9~1 .register_cascade_mode = "off";
defparam \display_state_inst|Equal9~1 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \display_state_inst|DISP_DATA[42]~22 (
// Equation(s):
// \display_state_inst|DISP_DATA[42]~22_combout  = (\display_state_inst|always7~4_combout  & (!\display_state_inst|Equal9~1_combout  & ((\display_state_inst|Equal13~0_combout ) # (!\display_state_inst|always7~6_combout )))) # 
// (!\display_state_inst|always7~4_combout  & (((\display_state_inst|Equal13~0_combout )) # (!\display_state_inst|always7~6_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|always7~4_combout ),
	.datab(\display_state_inst|always7~6_combout ),
	.datac(\display_state_inst|Equal13~0_combout ),
	.datad(\display_state_inst|Equal9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA[42]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[42]~22 .lut_mask = "51f3";
defparam \display_state_inst|DISP_DATA[42]~22 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[42]~22 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA[42]~22 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[42]~22 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[42]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \display_state_inst|DISP_DATA[54]~31 (
// Equation(s):
// \display_state_inst|DISP_DATA[54]~31_combout  = (\display_state_inst|always7~3_combout  & (\display_state_inst|DISP_DATA[42]~22_combout  & ((\display_state_inst|DISP_DATA~30_combout ) # (!\display_state_inst|Equal17~0_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|always7~3_combout ),
	.datab(\display_state_inst|Equal17~0_combout ),
	.datac(\display_state_inst|DISP_DATA~30_combout ),
	.datad(\display_state_inst|DISP_DATA[42]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA[54]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[54]~31 .lut_mask = "a200";
defparam \display_state_inst|DISP_DATA[54]~31 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[54]~31 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA[54]~31 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[54]~31 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[54]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \display_state_inst|DISP_DATA[13] (
// Equation(s):
// \display_state_inst|DISP_DATA [13] = DFFEAS((!\display_state_inst|always7~0_combout  & (\display_state_inst|Equal17~0_combout  & (\display_state_inst|Equal15~0_combout  & \display_state_inst|DISP_DATA[54]~31_combout ))), GLOBAL(\sys_clk~combout ), VCC, , 
// !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~0_combout ),
	.datab(\display_state_inst|Equal17~0_combout ),
	.datac(\display_state_inst|Equal15~0_combout ),
	.datad(\display_state_inst|DISP_DATA[54]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[13] .lut_mask = "4000";
defparam \display_state_inst|DISP_DATA[13] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[13] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[13] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[13] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \display_state_inst|DISP_DATA~35 (
// Equation(s):
// \display_state_inst|DISP_DATA~35_combout  = (\display_state_inst|DISP_DATA[42]~22_combout  & (((\display_state_inst|DISP_DATA~30_combout  & !\display_state_inst|Equal15~0_combout )) # (!\display_state_inst|Equal17~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|DISP_DATA~30_combout ),
	.datac(\display_state_inst|DISP_DATA[42]~22_combout ),
	.datad(\display_state_inst|Equal15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~35 .lut_mask = "50d0";
defparam \display_state_inst|DISP_DATA~35 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~35 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~35 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~35 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \display_state_inst|Equal12~0 (
// Equation(s):
// \display_state_inst|Equal12~0_combout  = (((!\display_state_inst|cnt_level [3] & !\display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal12~0 .lut_mask = "000f";
defparam \display_state_inst|Equal12~0 .operation_mode = "normal";
defparam \display_state_inst|Equal12~0 .output_mode = "comb_only";
defparam \display_state_inst|Equal12~0 .register_cascade_mode = "off";
defparam \display_state_inst|Equal12~0 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \display_state_inst|always7~1 (
// Equation(s):
// \display_state_inst|always7~1_combout  = (\display_state_inst|cnt_level [0] & (\display_state_inst|cnt_level [1] & (\display_state_inst|Equal17~0_combout  & \display_state_inst|Equal12~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [0]),
	.datab(\display_state_inst|cnt_level [1]),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|Equal12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~1 .lut_mask = "8000";
defparam \display_state_inst|always7~1 .operation_mode = "normal";
defparam \display_state_inst|always7~1 .output_mode = "comb_only";
defparam \display_state_inst|always7~1 .register_cascade_mode = "off";
defparam \display_state_inst|always7~1 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \display_state_inst|Equal12~1 (
// Equation(s):
// \display_state_inst|Equal12~1_combout  = (!\display_state_inst|cnt_level [0] & (!\display_state_inst|cnt_level [1] & (!\display_state_inst|cnt_level [3] & !\display_state_inst|cnt_level [2])))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [0]),
	.datab(\display_state_inst|cnt_level [1]),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Equal12~1 .lut_mask = "0001";
defparam \display_state_inst|Equal12~1 .operation_mode = "normal";
defparam \display_state_inst|Equal12~1 .output_mode = "comb_only";
defparam \display_state_inst|Equal12~1 .register_cascade_mode = "off";
defparam \display_state_inst|Equal12~1 .sum_lutc_input = "datac";
defparam \display_state_inst|Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \display_state_inst|DISP_DATA~45 (
// Equation(s):
// \display_state_inst|DISP_DATA~45_combout  = (((\display_state_inst|Equal12~1_combout  & \display_state_inst|Equal17~0_combout )) # (!\display_state_inst|DISP_DATA[42]~22_combout ))

	.clk(gnd),
	.dataa(\display_state_inst|Equal12~1_combout ),
	.datab(vcc),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|DISP_DATA[42]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~45 .lut_mask = "a0ff";
defparam \display_state_inst|DISP_DATA~45 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~45 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~45 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~45 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \display_state_inst|DISP_DATA~50 (
// Equation(s):
// \display_state_inst|DISP_DATA~50_combout  = (\display_state_inst|DISP_DATA~35_combout  & (((\display_state_inst|always7~1_combout )))) # (!\display_state_inst|DISP_DATA~35_combout  & (((!\display_state_inst|DISP_DATA~45_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA~35_combout ),
	.datab(vcc),
	.datac(\display_state_inst|always7~1_combout ),
	.datad(\display_state_inst|DISP_DATA~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~50 .lut_mask = "a0f5";
defparam \display_state_inst|DISP_DATA~50 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~50 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~50 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~50 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \display_state_inst|DISP_DATA[53] (
// Equation(s):
// \display_state_inst|DISP_DATA [53] = DFFEAS((\display_state_inst|always7~0_combout ) # ((\display_state_inst|always7~3_combout  & (\display_state_inst|DISP_DATA~50_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~0_combout ),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(\display_state_inst|DISP_DATA~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[53] .lut_mask = "eaea";
defparam \display_state_inst|DISP_DATA[53] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[53] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[53] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[53] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[53] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \display_state_inst|DISP_DATA~25 (
// Equation(s):
// \display_state_inst|DISP_DATA~25_combout  = (\display_state_inst|always7~4_combout  & (\display_state_inst|Equal9~1_combout  & ((!\display_state_inst|always7~6_combout ) # (!\display_state_inst|Equal13~0_combout )))) # 
// (!\display_state_inst|always7~4_combout  & (((!\display_state_inst|always7~6_combout )) # (!\display_state_inst|Equal13~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|always7~4_combout ),
	.datab(\display_state_inst|Equal13~0_combout ),
	.datac(\display_state_inst|always7~6_combout ),
	.datad(\display_state_inst|Equal9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~25 .lut_mask = "3f15";
defparam \display_state_inst|DISP_DATA~25 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~25 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~25 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~25 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \display_state_inst|DISP_DATA~66 (
// Equation(s):
// \display_state_inst|DISP_DATA~66_combout  = (\display_state_inst|DISP_DATA[42]~22_combout  & (((\display_state_inst|cnt_level [2]) # (\display_state_inst|cnt_level [3])) # (!\display_state_inst|Equal17~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|cnt_level [2]),
	.datac(\display_state_inst|DISP_DATA[42]~22_combout ),
	.datad(\display_state_inst|cnt_level [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~66 .lut_mask = "f0d0";
defparam \display_state_inst|DISP_DATA~66 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~66 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~66 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~66 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \display_state_inst|DISP_DATA~26 (
// Equation(s):
// \display_state_inst|DISP_DATA~26_combout  = (!\display_state_inst|cnt_level [3] & (!\display_state_inst|cnt_level [2] & ((\display_state_inst|cnt_level [0]) # (\display_state_inst|cnt_level [1]))))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [3]),
	.datab(\display_state_inst|cnt_level [0]),
	.datac(\display_state_inst|cnt_level [2]),
	.datad(\display_state_inst|cnt_level [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~26 .lut_mask = "0504";
defparam \display_state_inst|DISP_DATA~26 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~26 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~26 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~26 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \display_state_inst|always7~8 (
// Equation(s):
// \display_state_inst|always7~8_combout  = (!\display_state_inst|count [1] & (\display_state_inst|count [0] & (\display_state_inst|Equal12~1_combout  & \display_state_inst|Equal9~0 )))

	.clk(gnd),
	.dataa(\display_state_inst|count [1]),
	.datab(\display_state_inst|count [0]),
	.datac(\display_state_inst|Equal12~1_combout ),
	.datad(\display_state_inst|Equal9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~8 .lut_mask = "4000";
defparam \display_state_inst|always7~8 .operation_mode = "normal";
defparam \display_state_inst|always7~8 .output_mode = "comb_only";
defparam \display_state_inst|always7~8 .register_cascade_mode = "off";
defparam \display_state_inst|always7~8 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \display_state_inst|always7~7 (
// Equation(s):
// \display_state_inst|always7~7_combout  = (!\display_state_inst|count [0] & (\display_state_inst|Equal9~0  & (\display_state_inst|count [1] & \display_state_inst|Equal12~1_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|count [0]),
	.datab(\display_state_inst|Equal9~0 ),
	.datac(\display_state_inst|count [1]),
	.datad(\display_state_inst|Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~7 .lut_mask = "4000";
defparam \display_state_inst|always7~7 .operation_mode = "normal";
defparam \display_state_inst|always7~7 .output_mode = "comb_only";
defparam \display_state_inst|always7~7 .register_cascade_mode = "off";
defparam \display_state_inst|always7~7 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \display_state_inst|DISP_DATA~27 (
// Equation(s):
// \display_state_inst|DISP_DATA~27_combout  = (\display_state_inst|always7~8_combout ) # ((\display_state_inst|always7~7_combout ) # ((!\display_state_inst|Equal17~0_combout  & \display_state_inst|DISP_DATA~26_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|DISP_DATA~26_combout ),
	.datac(\display_state_inst|always7~8_combout ),
	.datad(\display_state_inst|always7~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~27 .lut_mask = "fff4";
defparam \display_state_inst|DISP_DATA~27 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~27 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~27 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~27 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \display_state_inst|DISP_DATA~48 (
// Equation(s):
// \display_state_inst|DISP_DATA~48_combout  = (\display_state_inst|DISP_DATA~66_combout  & (((\display_state_inst|DISP_DATA~27_combout )) # (!\display_state_inst|DISP_DATA~25_combout ))) # (!\display_state_inst|DISP_DATA~66_combout  & 
// (((!\display_state_inst|DISP_DATA~45_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA~25_combout ),
	.datab(\display_state_inst|DISP_DATA~45_combout ),
	.datac(\display_state_inst|DISP_DATA~66_combout ),
	.datad(\display_state_inst|DISP_DATA~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~48 .lut_mask = "f353";
defparam \display_state_inst|DISP_DATA~48 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~48 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~48 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~48 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \display_state_inst|DISP_DATA[51] (
// Equation(s):
// \display_state_inst|DISP_DATA [51] = DFFEAS(((\display_state_inst|always7~0_combout ) # ((\display_state_inst|always7~3_combout  & \display_state_inst|DISP_DATA~48_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|DISP_DATA~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[51] .lut_mask = "fcf0";
defparam \display_state_inst|DISP_DATA[51] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[51] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[51] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[51] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[51] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \display_state_inst|DISP_DATA~36 (
// Equation(s):
// \display_state_inst|DISP_DATA~36_combout  = (!\display_state_inst|always7~1_combout  & (\display_state_inst|DISP_DATA~35_combout  & ((\display_state_inst|DISP_DATA~27_combout ) # (!\display_state_inst|DISP_DATA~25_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|always7~1_combout ),
	.datab(\display_state_inst|DISP_DATA~25_combout ),
	.datac(\display_state_inst|DISP_DATA~35_combout ),
	.datad(\display_state_inst|DISP_DATA~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~36 .lut_mask = "5010";
defparam \display_state_inst|DISP_DATA~36 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~36 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~36 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~36 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \display_state_inst|DISP_DATA[25] (
// Equation(s):
// \display_state_inst|DISP_DATA [25] = DFFEAS(((\display_state_inst|always7~0_combout ) # ((\display_state_inst|always7~3_combout  & \display_state_inst|DISP_DATA~36_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|DISP_DATA~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[25] .lut_mask = "fcf0";
defparam \display_state_inst|DISP_DATA[25] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[25] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[25] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[25] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \display_state_inst|DISP_DATA[41] (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~0  = (!\display_state_inst|DISP_DATA [53] & (!\display_state_inst|DISP_DATA [51] & (!B1_DISP_DATA[41] & !\display_state_inst|DISP_DATA [25])))
// \display_state_inst|DISP_DATA [41] = DFFEAS(\display_state_inst|seg_scan_inst|Mux16~0 , GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , \display_state_inst|always7~0_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA [53]),
	.datab(\display_state_inst|DISP_DATA [51]),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|DISP_DATA [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~0 ),
	.regout(\display_state_inst|DISP_DATA [41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[41] .lut_mask = "0001";
defparam \display_state_inst|DISP_DATA[41] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[41] .output_mode = "reg_and_comb";
defparam \display_state_inst|DISP_DATA[41] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[41] .sum_lutc_input = "qfbk";
defparam \display_state_inst|DISP_DATA[41] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \display_state_inst|always7~9 (
// Equation(s):
// \display_state_inst|always7~9_combout  = (\display_state_inst|cnt_level [0] & (!\display_state_inst|cnt_level [1] & (\display_state_inst|Equal17~0_combout  & \display_state_inst|Equal12~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [0]),
	.datab(\display_state_inst|cnt_level [1]),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|Equal12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~9 .lut_mask = "2000";
defparam \display_state_inst|always7~9 .operation_mode = "normal";
defparam \display_state_inst|always7~9 .output_mode = "comb_only";
defparam \display_state_inst|always7~9 .register_cascade_mode = "off";
defparam \display_state_inst|always7~9 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \display_state_inst|always7~2 (
// Equation(s):
// \display_state_inst|always7~2_combout  = (\display_state_inst|cnt_level [3] & (\display_state_inst|cnt_level [2] & (\display_state_inst|Equal17~0_combout  & \display_state_inst|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [3]),
	.datab(\display_state_inst|cnt_level [2]),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~2 .lut_mask = "8000";
defparam \display_state_inst|always7~2 .operation_mode = "normal";
defparam \display_state_inst|always7~2 .output_mode = "comb_only";
defparam \display_state_inst|always7~2 .register_cascade_mode = "off";
defparam \display_state_inst|always7~2 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \display_state_inst|DISP_DATA~20 (
// Equation(s):
// \display_state_inst|DISP_DATA~20_combout  = (!\display_state_inst|always7~2_combout  & (!\display_state_inst|always7~1_combout  & ((!\display_state_inst|Equal17~0_combout ) # (!\display_state_inst|Equal15~0_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|always7~2_combout ),
	.datab(\display_state_inst|Equal15~0_combout ),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|always7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~20 .lut_mask = "0015";
defparam \display_state_inst|DISP_DATA~20 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~20 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~20 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~20 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \display_state_inst|DISP_DATA[42]~23 (
// Equation(s):
// \display_state_inst|DISP_DATA[42]~23_combout  = ((\display_state_inst|DISP_DATA[42]~22_combout  & ((\display_state_inst|always7~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|DISP_DATA[42]~22_combout ),
	.datac(vcc),
	.datad(\display_state_inst|always7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA[42]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[42]~23 .lut_mask = "cc00";
defparam \display_state_inst|DISP_DATA[42]~23 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[42]~23 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA[42]~23 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[42]~23 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[42]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \display_state_inst|DISP_DATA[42] (
// Equation(s):
// \display_state_inst|DISP_DATA~54  = (!\display_state_inst|always7~9_combout  & (!\display_state_inst|always7~0_combout  & (\display_state_inst|DISP_DATA~20_combout  & \display_state_inst|DISP_DATA[42]~23_combout )))
// \display_state_inst|DISP_DATA [42] = DFFEAS(\display_state_inst|DISP_DATA~54 , GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~9_combout ),
	.datab(\display_state_inst|always7~0_combout ),
	.datac(\display_state_inst|DISP_DATA~20_combout ),
	.datad(\display_state_inst|DISP_DATA[42]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~54 ),
	.regout(\display_state_inst|DISP_DATA [42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[42] .lut_mask = "1000";
defparam \display_state_inst|DISP_DATA[42] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[42] .output_mode = "reg_and_comb";
defparam \display_state_inst|DISP_DATA[42] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[42] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[42] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \display_state_inst|DISP_DATA[45] (
// Equation(s):
// \display_state_inst|DISP_DATA [45] = DFFEAS((\display_state_inst|DISP_DATA~54 ) # ((!\display_state_inst|DISP_DATA[42]~22_combout  & (!\display_state_inst|always7~0_combout  & \display_state_inst|always7~3_combout ))), GLOBAL(\sys_clk~combout ), VCC, , 
// !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA[42]~22_combout ),
	.datab(\display_state_inst|always7~0_combout ),
	.datac(\display_state_inst|always7~3_combout ),
	.datad(\display_state_inst|DISP_DATA~54 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[45] .lut_mask = "ff10";
defparam \display_state_inst|DISP_DATA[45] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[45] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[45] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[45] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[45] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \display_state_inst|DISP_DATA~34 (
// Equation(s):
// \display_state_inst|DISP_DATA~34_combout  = (((!\display_state_inst|always7~0_combout  & \display_state_inst|always7~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|always7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~34 .lut_mask = "0f00";
defparam \display_state_inst|DISP_DATA~34 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~34 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~34 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~34 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \display_state_inst|DISP_DATA[50] (
// Equation(s):
// \display_state_inst|DISP_DATA [50] = DFFEAS((\display_state_inst|DISP_DATA~34_combout  & ((\display_state_inst|DISP_DATA~35_combout  & (\display_state_inst|always7~1_combout )) # (!\display_state_inst|DISP_DATA~35_combout  & 
// ((!\display_state_inst|DISP_DATA~45_combout ))))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~35_combout ),
	.datab(\display_state_inst|always7~1_combout ),
	.datac(\display_state_inst|DISP_DATA~45_combout ),
	.datad(\display_state_inst|DISP_DATA~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[50] .lut_mask = "8d00";
defparam \display_state_inst|DISP_DATA[50] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[50] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[50] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[50] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[50] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal10~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal10~0_combout  = (!\display_state_inst|DISP_DATA [41] & (!\display_state_inst|DISP_DATA [53] & (\display_state_inst|DISP_DATA [45] & !\display_state_inst|DISP_DATA [50])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [41]),
	.datab(\display_state_inst|DISP_DATA [53]),
	.datac(\display_state_inst|DISP_DATA [45]),
	.datad(\display_state_inst|DISP_DATA [50]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal10~0 .lut_mask = "0010";
defparam \display_state_inst|seg_scan_inst|Equal10~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal10~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal10~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal10~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \display_state_inst|always7~11 (
// Equation(s):
// \display_state_inst|always7~11_combout  = (!\display_state_inst|count [1] & (\display_state_inst|count [0] & (\display_state_inst|always7~6_combout  & \display_state_inst|Equal9~0 )))

	.clk(gnd),
	.dataa(\display_state_inst|count [1]),
	.datab(\display_state_inst|count [0]),
	.datac(\display_state_inst|always7~6_combout ),
	.datad(\display_state_inst|Equal9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~11 .lut_mask = "4000";
defparam \display_state_inst|always7~11 .operation_mode = "normal";
defparam \display_state_inst|always7~11 .output_mode = "comb_only";
defparam \display_state_inst|always7~11 .register_cascade_mode = "off";
defparam \display_state_inst|always7~11 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \display_state_inst|always7~5 (
// Equation(s):
// \display_state_inst|always7~5_combout  = (\display_state_inst|count [0] & (\display_state_inst|count [1] & (\display_state_inst|always7~4_combout  & \display_state_inst|Equal9~0 )))

	.clk(gnd),
	.dataa(\display_state_inst|count [0]),
	.datab(\display_state_inst|count [1]),
	.datac(\display_state_inst|always7~4_combout ),
	.datad(\display_state_inst|Equal9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~5 .lut_mask = "8000";
defparam \display_state_inst|always7~5 .operation_mode = "normal";
defparam \display_state_inst|always7~5 .output_mode = "comb_only";
defparam \display_state_inst|always7~5 .register_cascade_mode = "off";
defparam \display_state_inst|always7~5 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \display_state_inst|DISP_DATA~21 (
// Equation(s):
// \display_state_inst|DISP_DATA~21_combout  = ((\display_state_inst|always7~3_combout  & ((!\display_state_inst|always7~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(vcc),
	.datad(\display_state_inst|always7~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~21 .lut_mask = "00cc";
defparam \display_state_inst|DISP_DATA~21 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~21 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~21 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~21 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \display_state_inst|DISP_DATA~47 (
// Equation(s):
// \display_state_inst|DISP_DATA~47_combout  = (\display_state_inst|always7~9_combout ) # (((\display_state_inst|Equal12~1_combout  & \display_state_inst|Equal17~0_combout )) # (!\display_state_inst|DISP_DATA~20_combout ))

	.clk(gnd),
	.dataa(\display_state_inst|Equal12~1_combout ),
	.datab(\display_state_inst|always7~9_combout ),
	.datac(\display_state_inst|DISP_DATA~20_combout ),
	.datad(\display_state_inst|Equal17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~47 .lut_mask = "efcf";
defparam \display_state_inst|DISP_DATA~47 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~47 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~47 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~47 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \display_state_inst|DISP_DATA[28] (
// Equation(s):
// \display_state_inst|DISP_DATA [28] = DFFEAS((!\display_state_inst|always7~0_combout  & (((!\display_state_inst|always7~11_combout  & !\display_state_inst|DISP_DATA~47_combout )) # (!\display_state_inst|DISP_DATA~21_combout ))), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~0_combout ),
	.datab(\display_state_inst|always7~11_combout ),
	.datac(\display_state_inst|DISP_DATA~21_combout ),
	.datad(\display_state_inst|DISP_DATA~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[28] .lut_mask = "0515";
defparam \display_state_inst|DISP_DATA[28] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[28] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[28] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[28] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \display_state_inst|DISP_DATA[31] (
// Equation(s):
// \display_state_inst|DISP_DATA [31] = DFFEAS((\display_state_inst|always7~0_combout ) # ((\display_state_inst|DISP_DATA~66_combout  & (\display_state_inst|always7~3_combout  & \display_state_inst|always7~2_combout ))), GLOBAL(\sys_clk~combout ), VCC, , 
// !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~66_combout ),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|always7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[31] .lut_mask = "f8f0";
defparam \display_state_inst|DISP_DATA[31] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[31] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[31] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[31] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \display_state_inst|DISP_DATA[36] (
// Equation(s):
// \display_state_inst|DISP_DATA [36] = DFFEAS((!\display_state_inst|always7~0_combout  & (((\display_state_inst|DISP_DATA[42]~22_combout  & !\display_state_inst|DISP_DATA~47_combout )) # (!\display_state_inst|always7~3_combout ))), GLOBAL(\sys_clk~combout 
// ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~3_combout ),
	.datab(\display_state_inst|DISP_DATA[42]~22_combout ),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|DISP_DATA~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[36] .lut_mask = "050d";
defparam \display_state_inst|DISP_DATA[36] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[36] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[36] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[36] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[36] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \display_state_inst|DISP_DATA[6] (
// Equation(s):
// \display_state_inst|DISP_DATA [6] = DFFEAS((\display_state_inst|DISP_DATA~34_combout  & ((\display_state_inst|DISP_DATA~66_combout  & (\display_state_inst|always7~2_combout )) # (!\display_state_inst|DISP_DATA~66_combout  & 
// ((\display_state_inst|DISP_DATA~35_combout ))))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~2_combout ),
	.datab(\display_state_inst|DISP_DATA~35_combout ),
	.datac(\display_state_inst|DISP_DATA~66_combout ),
	.datad(\display_state_inst|DISP_DATA~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[6] .lut_mask = "ac00";
defparam \display_state_inst|DISP_DATA[6] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[6] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[6] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[6] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \display_state_inst|DISP_DATA[62] (
// Equation(s):
// \display_state_inst|DISP_DATA [62] = DFFEAS((\display_state_inst|always7~2_combout  & (\display_state_inst|always7~3_combout  & (\display_state_inst|DISP_DATA~66_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~2_combout ),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(\display_state_inst|DISP_DATA~66_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[62] .lut_mask = "8080";
defparam \display_state_inst|DISP_DATA[62] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[62] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[62] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[62] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[62] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal9~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal9~0_combout  = (((!\display_state_inst|DISP_DATA [6] & !\display_state_inst|DISP_DATA [62])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|DISP_DATA [6]),
	.datad(\display_state_inst|DISP_DATA [62]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal9~0 .lut_mask = "000f";
defparam \display_state_inst|seg_scan_inst|Equal9~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal9~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal9~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal9~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \display_state_inst|seg_scan_inst|Equal9~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal9~1_combout  = (\display_state_inst|DISP_DATA [28] & (!\display_state_inst|DISP_DATA [31] & (\display_state_inst|DISP_DATA [36] & \display_state_inst|seg_scan_inst|Equal9~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [28]),
	.datab(\display_state_inst|DISP_DATA [31]),
	.datac(\display_state_inst|DISP_DATA [36]),
	.datad(\display_state_inst|seg_scan_inst|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal9~1 .lut_mask = "2000";
defparam \display_state_inst|seg_scan_inst|Equal9~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal9~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal9~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal9~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \display_state_inst|DISP_DATA[21] (
// Equation(s):
// \display_state_inst|DISP_DATA [21] = DFFEAS((\display_state_inst|always7~0_combout ) # ((\display_state_inst|DISP_DATA[42]~23_combout  & (\display_state_inst|DISP_DATA~20_combout )) # (!\display_state_inst|DISP_DATA[42]~23_combout  & 
// ((\display_state_inst|DISP_DATA~21_combout )))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~0_combout ),
	.datab(\display_state_inst|DISP_DATA~20_combout ),
	.datac(\display_state_inst|DISP_DATA[42]~23_combout ),
	.datad(\display_state_inst|DISP_DATA~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[21] .lut_mask = "efea";
defparam \display_state_inst|DISP_DATA[21] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[21] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[21] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[21] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \display_state_inst|DISP_DATA[18] (
// Equation(s):
// \display_state_inst|DISP_DATA [18] = DFFEAS((\display_state_inst|always7~0_combout ) # ((\display_state_inst|always7~3_combout  & (\display_state_inst|DISP_DATA~20_combout  & \display_state_inst|DISP_DATA[42]~22_combout ))), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~3_combout ),
	.datab(\display_state_inst|DISP_DATA~20_combout ),
	.datac(\display_state_inst|DISP_DATA[42]~22_combout ),
	.datad(\display_state_inst|always7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[18] .lut_mask = "ff80";
defparam \display_state_inst|DISP_DATA[18] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[18] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[18] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[18] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \display_state_inst|DISP_DATA[35] (
// Equation(s):
// \display_state_inst|DISP_DATA [35] = DFFEAS((\display_state_inst|always7~3_combout  & (\display_state_inst|DISP_DATA[42]~22_combout  & (!\display_state_inst|always7~0_combout  & !\display_state_inst|DISP_DATA~47_combout ))), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~3_combout ),
	.datab(\display_state_inst|DISP_DATA[42]~22_combout ),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|DISP_DATA~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[35] .lut_mask = "0008";
defparam \display_state_inst|DISP_DATA[35] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[35] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[35] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[35] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[35] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \display_state_inst|seg_scan_inst|Equal10~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal10~1_combout  = (\display_state_inst|DISP_DATA [42] & (\display_state_inst|DISP_DATA [21] & (\display_state_inst|DISP_DATA [18] & \display_state_inst|DISP_DATA [35])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [42]),
	.datab(\display_state_inst|DISP_DATA [21]),
	.datac(\display_state_inst|DISP_DATA [18]),
	.datad(\display_state_inst|DISP_DATA [35]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal10~1 .lut_mask = "8000";
defparam \display_state_inst|seg_scan_inst|Equal10~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal10~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal10~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal10~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal10~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal10~2_combout  = (!\display_state_inst|DISP_DATA [13] & (\display_state_inst|seg_scan_inst|Equal10~0_combout  & (\display_state_inst|seg_scan_inst|Equal9~1_combout  & 
// \display_state_inst|seg_scan_inst|Equal10~1_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [13]),
	.datab(\display_state_inst|seg_scan_inst|Equal10~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal9~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal10~2 .lut_mask = "4000";
defparam \display_state_inst|seg_scan_inst|Equal10~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal10~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal10~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal10~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \display_state_inst|DISP_DATA~42 (
// Equation(s):
// \display_state_inst|DISP_DATA~42_combout  = (!\display_state_inst|always7~0_combout  & (\display_state_inst|DISP_DATA[42]~23_combout  & ((\display_state_inst|DISP_DATA~30_combout ) # (!\display_state_inst|Equal17~0_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|always7~0_combout ),
	.datac(\display_state_inst|DISP_DATA~30_combout ),
	.datad(\display_state_inst|DISP_DATA[42]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~42 .lut_mask = "3100";
defparam \display_state_inst|DISP_DATA~42 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~42 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~42 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~42 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \display_state_inst|DISP_DATA[12] (
// Equation(s):
// \display_state_inst|DISP_DATA [12] = DFFEAS((\display_state_inst|DISP_DATA~34_combout  & ((\display_state_inst|DISP_DATA~36_combout ) # ((!\display_state_inst|DISP_DATA~35_combout  & \display_state_inst|DISP_DATA~42_combout )))) # 
// (!\display_state_inst|DISP_DATA~34_combout  & (((\display_state_inst|DISP_DATA~42_combout )))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~34_combout ),
	.datab(\display_state_inst|DISP_DATA~35_combout ),
	.datac(\display_state_inst|DISP_DATA~36_combout ),
	.datad(\display_state_inst|DISP_DATA~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[12] .lut_mask = "f7a0";
defparam \display_state_inst|DISP_DATA[12] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[12] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[12] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[12] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \display_state_inst|DISP_DATA~39 (
// Equation(s):
// \display_state_inst|DISP_DATA~39_combout  = ((\display_state_inst|Equal0~0_combout  & ((\display_state_inst|Equal13~0_combout ))) # (!\display_state_inst|Equal0~0_combout  & (\display_state_inst|Equal17~0_combout ))) # 
// (!\display_state_inst|Equal12~0_combout )

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|Equal0~0_combout ),
	.datac(\display_state_inst|Equal13~0_combout ),
	.datad(\display_state_inst|Equal12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~39 .lut_mask = "e2ff";
defparam \display_state_inst|DISP_DATA~39 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~39 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~39 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~39 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \display_state_inst|DISP_DATA~40 (
// Equation(s):
// \display_state_inst|DISP_DATA~40_combout  = (!\display_state_inst|always7~2_combout  & (!\display_state_inst|always7~7_combout  & (\display_state_inst|DISP_DATA~39_combout  & \display_state_inst|DISP_DATA~25_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|always7~2_combout ),
	.datab(\display_state_inst|always7~7_combout ),
	.datac(\display_state_inst|DISP_DATA~39_combout ),
	.datad(\display_state_inst|DISP_DATA~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~40 .lut_mask = "1000";
defparam \display_state_inst|DISP_DATA~40 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~40 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~40 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~40 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \display_state_inst|DISP_DATA[49] (
// Equation(s):
// \display_state_inst|DISP_DATA [49] = DFFEAS((\display_state_inst|DISP_DATA~35_combout  & (\display_state_inst|DISP_DATA~34_combout  & ((\display_state_inst|DISP_DATA~40_combout ) # (\display_state_inst|always7~1_combout )))), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~35_combout ),
	.datab(\display_state_inst|DISP_DATA~40_combout ),
	.datac(\display_state_inst|always7~1_combout ),
	.datad(\display_state_inst|DISP_DATA~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[49] .lut_mask = "a800";
defparam \display_state_inst|DISP_DATA[49] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[49] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[49] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[49] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[49] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \display_state_inst|DISP_DATA~59 (
// Equation(s):
// \display_state_inst|DISP_DATA~59_combout  = ((!\display_state_inst|always7~7_combout  & (\display_state_inst|DISP_DATA~39_combout  & \display_state_inst|DISP_DATA~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|always7~7_combout ),
	.datac(\display_state_inst|DISP_DATA~39_combout ),
	.datad(\display_state_inst|DISP_DATA~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~59 .lut_mask = "3000";
defparam \display_state_inst|DISP_DATA~59 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~59 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~59 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~59 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \display_state_inst|Apparent_value~26 (
// Equation(s):
// \display_state_inst|Apparent_value~26_combout  = (\display_state_inst|cnt_level [3]) # ((\display_state_inst|cnt_level [2]) # ((\display_state_inst|cnt_level [0]) # (!\display_state_inst|Equal17~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [3]),
	.datab(\display_state_inst|cnt_level [2]),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|cnt_level [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~26 .lut_mask = "ffef";
defparam \display_state_inst|Apparent_value~26 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~26 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~26 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~26 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \display_state_inst|Apparent_value~8 (
// Equation(s):
// \display_state_inst|Apparent_value~8_combout  = (!\display_state_inst|always7~1_combout  & (\display_state_inst|Apparent_value~26_combout  & (!\display_state_inst|always7~9_combout  & \display_state_inst|DISP_DATA[42]~22_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|always7~1_combout ),
	.datab(\display_state_inst|Apparent_value~26_combout ),
	.datac(\display_state_inst|always7~9_combout ),
	.datad(\display_state_inst|DISP_DATA[42]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~8 .lut_mask = "0400";
defparam \display_state_inst|Apparent_value~8 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~8 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~8 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~8 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \display_state_inst|DISP_DATA[63] (
// Equation(s):
// \display_state_inst|DISP_DATA [63] = DFFEAS((\display_state_inst|always7~2_combout ) # ((\display_state_inst|DISP_DATA~34_combout  & (\display_state_inst|DISP_DATA~59_combout  & \display_state_inst|Apparent_value~8_combout ))), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~2_combout ),
	.datab(\display_state_inst|DISP_DATA~34_combout ),
	.datac(\display_state_inst|DISP_DATA~59_combout ),
	.datad(\display_state_inst|Apparent_value~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [63]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[63] .lut_mask = "eaaa";
defparam \display_state_inst|DISP_DATA[63] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[63] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[63] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[63] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[63] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \display_state_inst|DISP_DATA[52] (
// Equation(s):
// \display_state_inst|DISP_DATA [52] = DFFEAS(((\display_state_inst|always7~3_combout  & (!\display_state_inst|always7~0_combout  & \display_state_inst|DISP_DATA~48_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|DISP_DATA~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[52] .lut_mask = "0c00";
defparam \display_state_inst|DISP_DATA[52] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[52] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[52] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[52] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[52] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \display_state_inst|seg_scan_inst|Equal12~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal12~3_combout  = (!\display_state_inst|DISP_DATA [12] & (\display_state_inst|DISP_DATA [49] & (\display_state_inst|DISP_DATA [63] & !\display_state_inst|DISP_DATA [52])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [12]),
	.datab(\display_state_inst|DISP_DATA [49]),
	.datac(\display_state_inst|DISP_DATA [63]),
	.datad(\display_state_inst|DISP_DATA [52]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal12~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal12~3 .lut_mask = "0040";
defparam \display_state_inst|seg_scan_inst|Equal12~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal12~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal12~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal12~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal12~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \display_state_inst|always7~10 (
// Equation(s):
// \display_state_inst|always7~10_combout  = (!\display_state_inst|count [1] & (\display_state_inst|cnt_level [1] & (\display_state_inst|Equal17~1  & \display_state_inst|Equal12~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|count [1]),
	.datab(\display_state_inst|cnt_level [1]),
	.datac(\display_state_inst|Equal17~1 ),
	.datad(\display_state_inst|Equal12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~10 .lut_mask = "4000";
defparam \display_state_inst|always7~10 .operation_mode = "normal";
defparam \display_state_inst|always7~10 .output_mode = "comb_only";
defparam \display_state_inst|always7~10 .register_cascade_mode = "off";
defparam \display_state_inst|always7~10 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \display_state_inst|DISP_DATA~44 (
// Equation(s):
// \display_state_inst|DISP_DATA~44_combout  = (!\display_state_inst|always7~0_combout  & (\display_state_inst|DISP_DATA[54]~31_combout  & ((\display_state_inst|DISP_DATA~40_combout ) # (\display_state_inst|always7~10_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|always7~0_combout ),
	.datab(\display_state_inst|DISP_DATA~40_combout ),
	.datac(\display_state_inst|always7~10_combout ),
	.datad(\display_state_inst|DISP_DATA[54]~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~44 .lut_mask = "5400";
defparam \display_state_inst|DISP_DATA~44 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~44 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~44 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~44 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \display_state_inst|DISP_DATA[14] (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~0  = (!\display_state_inst|DISP_DATA [13] & (!\display_state_inst|DISP_DATA [49] & (!B1_DISP_DATA[14] & !\display_state_inst|DISP_DATA [12])))
// \display_state_inst|DISP_DATA [14] = DFFEAS(\display_state_inst|seg_scan_inst|Equal3~0 , GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , \display_state_inst|DISP_DATA~44_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA [13]),
	.datab(\display_state_inst|DISP_DATA [49]),
	.datac(\display_state_inst|DISP_DATA~44_combout ),
	.datad(\display_state_inst|DISP_DATA [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~0 ),
	.regout(\display_state_inst|DISP_DATA [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[14] .lut_mask = "0001";
defparam \display_state_inst|DISP_DATA[14] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[14] .output_mode = "reg_and_comb";
defparam \display_state_inst|DISP_DATA[14] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[14] .sum_lutc_input = "qfbk";
defparam \display_state_inst|DISP_DATA[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \display_state_inst|DISP_DATA~28 (
// Equation(s):
// \display_state_inst|DISP_DATA~28_combout  = (\display_state_inst|cnt_level [1] & (((\display_state_inst|cnt_level [3]) # (\display_state_inst|cnt_level [2])))) # (!\display_state_inst|cnt_level [1] & ((\display_state_inst|cnt_level [0]) # 
// ((!\display_state_inst|cnt_level [2]) # (!\display_state_inst|cnt_level [3]))))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [1]),
	.datab(\display_state_inst|cnt_level [0]),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|cnt_level [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~28 .lut_mask = "eff5";
defparam \display_state_inst|DISP_DATA~28 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~28 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~28 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~28 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \display_state_inst|DISP_DATA~29 (
// Equation(s):
// \display_state_inst|DISP_DATA~29_combout  = (\display_state_inst|DISP_DATA~25_combout  & (\display_state_inst|DISP_DATA~27_combout  & ((\display_state_inst|DISP_DATA~28_combout ) # (!\display_state_inst|Equal17~0_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|DISP_DATA~28_combout ),
	.datac(\display_state_inst|DISP_DATA~25_combout ),
	.datad(\display_state_inst|DISP_DATA~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|DISP_DATA~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA~29 .lut_mask = "d000";
defparam \display_state_inst|DISP_DATA~29 .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA~29 .output_mode = "comb_only";
defparam \display_state_inst|DISP_DATA~29 .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA~29 .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \display_state_inst|DISP_DATA[20] (
// Equation(s):
// \display_state_inst|DISP_DATA [20] = DFFEAS((\display_state_inst|always7~0_combout ) # ((\display_state_inst|DISP_DATA[54]~31_combout  & ((\display_state_inst|DISP_DATA~29_combout ))) # (!\display_state_inst|DISP_DATA[54]~31_combout  & 
// (\display_state_inst|DISP_DATA~21_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~0_combout ),
	.datab(\display_state_inst|DISP_DATA~21_combout ),
	.datac(\display_state_inst|DISP_DATA[54]~31_combout ),
	.datad(\display_state_inst|DISP_DATA~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[20] .lut_mask = "feae";
defparam \display_state_inst|DISP_DATA[20] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[20] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[20] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[20] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \display_state_inst|DISP_DATA[9] (
// Equation(s):
// \display_state_inst|DISP_DATA [9] = DFFEAS((\display_state_inst|DISP_DATA~66_combout  & (\display_state_inst|always7~3_combout  & (!\display_state_inst|always7~0_combout  & \display_state_inst|DISP_DATA~40_combout ))), GLOBAL(\sys_clk~combout ), VCC, , 
// !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~66_combout ),
	.datab(\display_state_inst|always7~3_combout ),
	.datac(\display_state_inst|always7~0_combout ),
	.datad(\display_state_inst|DISP_DATA~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[9] .lut_mask = "0800";
defparam \display_state_inst|DISP_DATA[9] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[9] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[9] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[9] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal12~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal12~4_combout  = (!\display_state_inst|DISP_DATA [51] & (\display_state_inst|DISP_DATA [14] & (!\display_state_inst|DISP_DATA [20] & \display_state_inst|DISP_DATA [9])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [51]),
	.datab(\display_state_inst|DISP_DATA [14]),
	.datac(\display_state_inst|DISP_DATA [20]),
	.datad(\display_state_inst|DISP_DATA [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal12~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal12~4 .lut_mask = "0400";
defparam \display_state_inst|seg_scan_inst|Equal12~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal12~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal12~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal12~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal12~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \display_state_inst|DISP_DATA[34] (
// Equation(s):
// \display_state_inst|DISP_DATA [34] = DFFEAS(((!\display_state_inst|always7~0_combout  & (\display_state_inst|DISP_DATA[54]~31_combout  & \display_state_inst|DISP_DATA~29_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|always7~0_combout ),
	.datac(\display_state_inst|DISP_DATA[54]~31_combout ),
	.datad(\display_state_inst|DISP_DATA~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[34] .lut_mask = "3000";
defparam \display_state_inst|DISP_DATA[34] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[34] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[34] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[34] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[34] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \display_state_inst|DISP_DATA[32] (
// Equation(s):
// \display_state_inst|DISP_DATA [32] = DFFEAS((!\display_state_inst|always7~2_combout  & (!\display_state_inst|DISP_DATA~25_combout  & (\display_state_inst|DISP_DATA~34_combout  & \display_state_inst|Apparent_value~8_combout ))), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|always7~2_combout ),
	.datab(\display_state_inst|DISP_DATA~25_combout ),
	.datac(\display_state_inst|DISP_DATA~34_combout ),
	.datad(\display_state_inst|Apparent_value~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[32] .lut_mask = "1000";
defparam \display_state_inst|DISP_DATA[32] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[32] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[32] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[32] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[32] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \display_state_inst|DISP_DATA[33] (
// Equation(s):
// \display_state_inst|DISP_DATA [33] = DFFEAS(((!\display_state_inst|always7~0_combout  & (\display_state_inst|always7~3_combout  & \display_state_inst|DISP_DATA~36_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|always7~0_combout ),
	.datac(\display_state_inst|always7~3_combout ),
	.datad(\display_state_inst|DISP_DATA~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[33] .lut_mask = "3000";
defparam \display_state_inst|DISP_DATA[33] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[33] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[33] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[33] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[33] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \display_state_inst|seg_scan_inst|Equal12~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal12~0_combout  = (!\display_state_inst|DISP_DATA [34] & (((!\display_state_inst|DISP_DATA [32] & !\display_state_inst|DISP_DATA [33]))))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [34]),
	.datab(vcc),
	.datac(\display_state_inst|DISP_DATA [32]),
	.datad(\display_state_inst|DISP_DATA [33]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal12~0 .lut_mask = "0005";
defparam \display_state_inst|seg_scan_inst|Equal12~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal12~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal12~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal12~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \display_state_inst|DISP_DATA[54] (
// Equation(s):
// \display_state_inst|DISP_DATA [54] = DFFEAS((\display_state_inst|DISP_DATA~44_combout ) # ((!\display_state_inst|DISP_DATA~45_combout  & (!\display_state_inst|DISP_DATA[54]~31_combout  & \display_state_inst|DISP_DATA~34_combout ))), 
// GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~45_combout ),
	.datab(\display_state_inst|DISP_DATA[54]~31_combout ),
	.datac(\display_state_inst|DISP_DATA~34_combout ),
	.datad(\display_state_inst|DISP_DATA~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[54] .lut_mask = "ff10";
defparam \display_state_inst|DISP_DATA[54] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[54] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[54] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[54] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[54] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \display_state_inst|DISP_DATA[44] (
// Equation(s):
// \display_state_inst|DISP_DATA [44] = DFFEAS((\display_state_inst|DISP_DATA~45_combout ) # (((!\display_state_inst|always7~9_combout  & \display_state_inst|DISP_DATA~29_combout )) # (!\display_state_inst|DISP_DATA~34_combout )), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~45_combout ),
	.datab(\display_state_inst|always7~9_combout ),
	.datac(\display_state_inst|DISP_DATA~34_combout ),
	.datad(\display_state_inst|DISP_DATA~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[44] .lut_mask = "bfaf";
defparam \display_state_inst|DISP_DATA[44] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[44] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[44] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[44] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[44] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \display_state_inst|DISP_DATA[37] (
// Equation(s):
// \display_state_inst|DISP_DATA [37] = DFFEAS((\display_state_inst|DISP_DATA~34_combout  & ((\display_state_inst|DISP_DATA~45_combout ) # ((!\display_state_inst|always7~9_combout  & \display_state_inst|DISP_DATA~29_combout )))), GLOBAL(\sys_clk~combout ), 
// VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|DISP_DATA~45_combout ),
	.datab(\display_state_inst|always7~9_combout ),
	.datac(\display_state_inst|DISP_DATA~34_combout ),
	.datad(\display_state_inst|DISP_DATA~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|DISP_DATA [37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|DISP_DATA[37] .lut_mask = "b0a0";
defparam \display_state_inst|DISP_DATA[37] .operation_mode = "normal";
defparam \display_state_inst|DISP_DATA[37] .output_mode = "reg_only";
defparam \display_state_inst|DISP_DATA[37] .register_cascade_mode = "off";
defparam \display_state_inst|DISP_DATA[37] .sum_lutc_input = "datac";
defparam \display_state_inst|DISP_DATA[37] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \display_state_inst|seg_scan_inst|Equal12~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal12~1_combout  = ((!\display_state_inst|DISP_DATA [44] & ((!\display_state_inst|DISP_DATA [37]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|DISP_DATA [44]),
	.datac(vcc),
	.datad(\display_state_inst|DISP_DATA [37]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal12~1 .lut_mask = "0033";
defparam \display_state_inst|seg_scan_inst|Equal12~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal12~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal12~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal12~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \display_state_inst|seg_scan_inst|Equal12~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal12~2_combout  = (\display_state_inst|seg_scan_inst|Equal12~0_combout  & (\display_state_inst|DISP_DATA [54] & (!\display_state_inst|DISP_DATA [25] & \display_state_inst|seg_scan_inst|Equal12~1_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal12~0_combout ),
	.datab(\display_state_inst|DISP_DATA [54]),
	.datac(\display_state_inst|DISP_DATA [25]),
	.datad(\display_state_inst|seg_scan_inst|Equal12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal12~2 .lut_mask = "0800";
defparam \display_state_inst|seg_scan_inst|Equal12~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal12~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal12~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal12~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal12~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal12~5_combout  = (\display_state_inst|seg_scan_inst|Equal10~2_combout  & (\display_state_inst|seg_scan_inst|Equal12~3_combout  & (\display_state_inst|seg_scan_inst|Equal12~4_combout  & 
// \display_state_inst|seg_scan_inst|Equal12~2_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal10~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal12~3_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal12~4_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal12~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal12~5 .lut_mask = "8000";
defparam \display_state_inst|seg_scan_inst|Equal12~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal12~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal12~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal12~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal12~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \display_state_inst|seg_scan_inst|Equal6~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal6~4_combout  = (!\display_state_inst|DISP_DATA [28] & (!\display_state_inst|DISP_DATA [36] & (\display_state_inst|DISP_DATA [63] & \display_state_inst|DISP_DATA [62])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [28]),
	.datab(\display_state_inst|DISP_DATA [36]),
	.datac(\display_state_inst|DISP_DATA [63]),
	.datad(\display_state_inst|DISP_DATA [62]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal6~4 .lut_mask = "1000";
defparam \display_state_inst|seg_scan_inst|Equal6~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal6~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal6~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal6~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \display_state_inst|seg_scan_inst|Equal6~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal6~5_combout  = (!\display_state_inst|DISP_DATA [44] & (\display_state_inst|DISP_DATA [6] & (\display_state_inst|DISP_DATA [31] & \display_state_inst|seg_scan_inst|Equal6~4_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [44]),
	.datab(\display_state_inst|DISP_DATA [6]),
	.datac(\display_state_inst|DISP_DATA [31]),
	.datad(\display_state_inst|seg_scan_inst|Equal6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal6~5 .lut_mask = "4000";
defparam \display_state_inst|seg_scan_inst|Equal6~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal6~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal6~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal6~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~0_combout  = ((!\display_state_inst|seg_scan_inst|count_r [2] & ((!\display_state_inst|seg_scan_inst|count_r [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [2]),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|count_r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~0 .lut_mask = "0033";
defparam \display_state_inst|seg_scan_inst|Decoder0~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \display_state_inst|seg_scan_inst|Equal8~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal8~2_combout  = ((!\display_state_inst|DISP_DATA [20] & (!\display_state_inst|DISP_DATA [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|DISP_DATA [20]),
	.datac(\display_state_inst|DISP_DATA [21]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal8~2 .lut_mask = "0303";
defparam \display_state_inst|seg_scan_inst|Equal8~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal8~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal8~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal8~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \display_state_inst|seg_scan_inst|Equal6~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal6~0_combout  = (!\display_state_inst|DISP_DATA [52] & (!\display_state_inst|DISP_DATA [9] & (!\display_state_inst|DISP_DATA [50] & !\display_state_inst|DISP_DATA [35])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [52]),
	.datab(\display_state_inst|DISP_DATA [9]),
	.datac(\display_state_inst|DISP_DATA [50]),
	.datad(\display_state_inst|DISP_DATA [35]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal6~0 .lut_mask = "0001";
defparam \display_state_inst|seg_scan_inst|Equal6~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal6~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal6~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal6~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal6~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal6~1_combout  = (\display_state_inst|seg_scan_inst|Equal12~0_combout  & (\display_state_inst|seg_scan_inst|Equal6~0_combout  & (!\display_state_inst|DISP_DATA [54] & \display_state_inst|seg_scan_inst|Equal3~0 )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal12~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal6~0_combout ),
	.datac(\display_state_inst|DISP_DATA [54]),
	.datad(\display_state_inst|seg_scan_inst|Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal6~1 .lut_mask = "0800";
defparam \display_state_inst|seg_scan_inst|Equal6~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal6~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal6~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal6~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal6~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal6~2_combout  = (\display_state_inst|seg_scan_inst|Mux16~0  & (!\display_state_inst|DISP_DATA [18] & (!\display_state_inst|DISP_DATA [42] & \display_state_inst|seg_scan_inst|Equal6~1_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Mux16~0 ),
	.datab(\display_state_inst|DISP_DATA [18]),
	.datac(\display_state_inst|DISP_DATA [42]),
	.datad(\display_state_inst|seg_scan_inst|Equal6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal6~2 .lut_mask = "0200";
defparam \display_state_inst|seg_scan_inst|Equal6~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal6~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal6~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal6~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \display_state_inst|seg_scan_inst|Equal6~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal6~3_combout  = (!\display_state_inst|DISP_DATA [45] & (\display_state_inst|seg_scan_inst|Equal8~2_combout  & (!\display_state_inst|DISP_DATA [37] & \display_state_inst|seg_scan_inst|Equal6~2_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [45]),
	.datab(\display_state_inst|seg_scan_inst|Equal8~2_combout ),
	.datac(\display_state_inst|DISP_DATA [37]),
	.datad(\display_state_inst|seg_scan_inst|Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal6~3 .lut_mask = "0400";
defparam \display_state_inst|seg_scan_inst|Equal6~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal6~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal6~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal6~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal4~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal4~0_combout  = (!\display_state_inst|DISP_DATA [21] & (\display_state_inst|DISP_DATA [14] & (!\display_state_inst|DISP_DATA [20] & !\display_state_inst|DISP_DATA [18])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [21]),
	.datab(\display_state_inst|DISP_DATA [14]),
	.datac(\display_state_inst|DISP_DATA [20]),
	.datad(\display_state_inst|DISP_DATA [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal4~0 .lut_mask = "0004";
defparam \display_state_inst|seg_scan_inst|Equal4~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal4~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal4~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal4~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \display_state_inst|seg_scan_inst|Equal5~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal5~0_combout  = (!\display_state_inst|DISP_DATA [12] & (\display_state_inst|DISP_DATA [49] & (!\display_state_inst|DISP_DATA [13] & \display_state_inst|DISP_DATA [6])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [12]),
	.datab(\display_state_inst|DISP_DATA [49]),
	.datac(\display_state_inst|DISP_DATA [13]),
	.datad(\display_state_inst|DISP_DATA [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal5~0 .lut_mask = "0400";
defparam \display_state_inst|seg_scan_inst|Equal5~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal5~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal5~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal5~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~2_combout  = (!\display_state_inst|DISP_DATA [42] & (!\display_state_inst|DISP_DATA [45] & (\display_state_inst|DISP_DATA [53] & !\display_state_inst|DISP_DATA [62])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [42]),
	.datab(\display_state_inst|DISP_DATA [45]),
	.datac(\display_state_inst|DISP_DATA [53]),
	.datad(\display_state_inst|DISP_DATA [62]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~2 .lut_mask = "0010";
defparam \display_state_inst|seg_scan_inst|Equal3~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~1_combout  = (\display_state_inst|DISP_DATA [52] & (!\display_state_inst|DISP_DATA [9] & (\display_state_inst|DISP_DATA [51] & !\display_state_inst|DISP_DATA [63])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [52]),
	.datab(\display_state_inst|DISP_DATA [9]),
	.datac(\display_state_inst|DISP_DATA [51]),
	.datad(\display_state_inst|DISP_DATA [63]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~1 .lut_mask = "0020";
defparam \display_state_inst|seg_scan_inst|Equal3~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~3_combout  = (!\display_state_inst|DISP_DATA [28] & (!\display_state_inst|DISP_DATA [36] & (\display_state_inst|DISP_DATA [50] & !\display_state_inst|DISP_DATA [41])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [28]),
	.datab(\display_state_inst|DISP_DATA [36]),
	.datac(\display_state_inst|DISP_DATA [50]),
	.datad(\display_state_inst|DISP_DATA [41]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~3 .lut_mask = "0010";
defparam \display_state_inst|seg_scan_inst|Equal3~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~4_combout  = (!\display_state_inst|DISP_DATA [31] & (((\display_state_inst|seg_scan_inst|Equal3~3_combout  & !\display_state_inst|DISP_DATA [35]))))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [31]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Equal3~3_combout ),
	.datad(\display_state_inst|DISP_DATA [35]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~4 .lut_mask = "0050";
defparam \display_state_inst|seg_scan_inst|Equal3~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~5_combout  = (\display_state_inst|seg_scan_inst|Equal3~2_combout  & (\display_state_inst|seg_scan_inst|Equal3~1_combout  & (\display_state_inst|seg_scan_inst|Equal3~4_combout  & 
// \display_state_inst|seg_scan_inst|Equal12~2_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal3~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal3~1_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal3~4_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~5 .lut_mask = "8000";
defparam \display_state_inst|seg_scan_inst|Equal3~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \display_state_inst|seg_scan_inst|Equal5~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal5~1_combout  = (\display_state_inst|seg_scan_inst|Equal4~0_combout  & (\display_state_inst|seg_scan_inst|Equal5~0_combout  & (\display_state_inst|seg_scan_inst|Equal3~5_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal4~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal5~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal3~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal5~1 .lut_mask = "8080";
defparam \display_state_inst|seg_scan_inst|Equal5~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal5~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal5~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal5~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \display_state_inst|seg_scan_inst|Mux32~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux32~0_combout  = (\display_state_inst|seg_scan_inst|Equal6~5_combout  & ((\display_state_inst|seg_scan_inst|Equal6~3_combout ) # ((!\display_state_inst|seg_scan_inst|Decoder0~0_combout  & 
// \display_state_inst|seg_scan_inst|Equal5~1_combout )))) # (!\display_state_inst|seg_scan_inst|Equal6~5_combout  & (!\display_state_inst|seg_scan_inst|Decoder0~0_combout  & ((\display_state_inst|seg_scan_inst|Equal5~1_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal6~5_combout ),
	.datab(\display_state_inst|seg_scan_inst|Decoder0~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal6~3_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux32~0 .lut_mask = "b3a0";
defparam \display_state_inst|seg_scan_inst|Mux32~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux32~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux32~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux32~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \display_state_inst|seg_scan_inst|Mux32~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux32~1_combout  = (\display_state_inst|num_reg [2] & ((\display_state_inst|seg_scan_inst|Equal12~5_combout  & (\display_state_inst|seg_scan_inst|col_sel~0_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal12~5_combout  & ((\display_state_inst|seg_scan_inst|Mux32~0_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~0_combout ),
	.datab(\display_state_inst|num_reg [2]),
	.datac(\display_state_inst|seg_scan_inst|Equal12~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux32~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux32~1 .lut_mask = "8c80";
defparam \display_state_inst|seg_scan_inst|Mux32~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux32~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux32~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux32~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux32~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~1_combout  = (!\display_state_inst|DISP_DATA [36] & (\display_state_inst|DISP_DATA [44] & (!\display_state_inst|DISP_DATA [63] & \display_state_inst|seg_scan_inst|Equal9~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [36]),
	.datab(\display_state_inst|DISP_DATA [44]),
	.datac(\display_state_inst|DISP_DATA [63]),
	.datad(\display_state_inst|seg_scan_inst|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~1 .lut_mask = "0400";
defparam \display_state_inst|seg_scan_inst|Mux16~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~6 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~6_combout  = (\display_state_inst|DISP_DATA [21] & (((\display_state_inst|DISP_DATA [18] & \display_state_inst|DISP_DATA [20]))))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [21]),
	.datab(vcc),
	.datac(\display_state_inst|DISP_DATA [18]),
	.datad(\display_state_inst|DISP_DATA [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~6 .lut_mask = "a000";
defparam \display_state_inst|seg_scan_inst|Equal3~6 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~6 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~6 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~6 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~5_combout  = (\display_state_inst|seg_scan_inst|Equal6~1_combout  & (\display_state_inst|seg_scan_inst|Mux16~1_combout  & (!\display_state_inst|DISP_DATA [28] & \display_state_inst|seg_scan_inst|Equal3~6_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal6~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux16~1_combout ),
	.datac(\display_state_inst|DISP_DATA [28]),
	.datad(\display_state_inst|seg_scan_inst|Equal3~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~5 .lut_mask = "0800";
defparam \display_state_inst|seg_scan_inst|Mux16~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~7 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~7_combout  = (\display_state_inst|DISP_DATA [31] & (!\display_state_inst|DISP_DATA [37] & (\display_state_inst|DISP_DATA [51] & \display_state_inst|DISP_DATA [41])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [31]),
	.datab(\display_state_inst|DISP_DATA [37]),
	.datac(\display_state_inst|DISP_DATA [51]),
	.datad(\display_state_inst|DISP_DATA [41]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~7 .lut_mask = "2000";
defparam \display_state_inst|seg_scan_inst|Mux16~7 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~7 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~7 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~7 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~8 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~8_combout  = (\display_state_inst|DISP_DATA [53] & (!\display_state_inst|DISP_DATA [45] & ((!\display_state_inst|DISP_DATA [42]))))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [53]),
	.datab(\display_state_inst|DISP_DATA [45]),
	.datac(vcc),
	.datad(\display_state_inst|DISP_DATA [42]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~8 .lut_mask = "0022";
defparam \display_state_inst|seg_scan_inst|Equal3~8 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~8 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~8 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~8 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~8 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~8_combout  = (!\display_state_inst|num_reg [2] & (\display_state_inst|DISP_DATA [25] & (\display_state_inst|seg_scan_inst|Mux16~7_combout  & \display_state_inst|seg_scan_inst|Equal3~8_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|num_reg [2]),
	.datab(\display_state_inst|DISP_DATA [25]),
	.datac(\display_state_inst|seg_scan_inst|Mux16~7_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal3~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~8 .lut_mask = "4000";
defparam \display_state_inst|seg_scan_inst|Mux16~8 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~8 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~8 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~8 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~2_combout  = (\display_state_inst|DISP_DATA [45] & (\display_state_inst|DISP_DATA [37] & (!\display_state_inst|DISP_DATA [31])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [45]),
	.datab(\display_state_inst|DISP_DATA [37]),
	.datac(\display_state_inst|DISP_DATA [31]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~2 .lut_mask = "0808";
defparam \display_state_inst|seg_scan_inst|Mux16~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~6 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~6_combout  = (\display_state_inst|DISP_DATA [42] & (\display_state_inst|seg_scan_inst|Mux16~0  & (\display_state_inst|seg_scan_inst|Mux16~2_combout  & \display_state_inst|num_reg [2])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [42]),
	.datab(\display_state_inst|seg_scan_inst|Mux16~0 ),
	.datac(\display_state_inst|seg_scan_inst|Mux16~2_combout ),
	.datad(\display_state_inst|num_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~6 .lut_mask = "8000";
defparam \display_state_inst|seg_scan_inst|Mux16~6 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~6 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~6 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~6 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \display_state_inst|seg_scan_inst|Equal11~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal11~0_combout  = (\display_state_inst|DISP_DATA [32] & (!\display_state_inst|DISP_DATA [44] & (!\display_state_inst|DISP_DATA [37] & !\display_state_inst|DISP_DATA [34])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [32]),
	.datab(\display_state_inst|DISP_DATA [44]),
	.datac(\display_state_inst|DISP_DATA [37]),
	.datad(\display_state_inst|DISP_DATA [34]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal11~0 .lut_mask = "0002";
defparam \display_state_inst|seg_scan_inst|Equal11~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal11~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal11~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal11~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \display_state_inst|seg_scan_inst|Equal10~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal10~3_combout  = (\display_state_inst|DISP_DATA [12] & (\display_state_inst|DISP_DATA [33] & (!\display_state_inst|DISP_DATA [54] & !\display_state_inst|DISP_DATA [49])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [12]),
	.datab(\display_state_inst|DISP_DATA [33]),
	.datac(\display_state_inst|DISP_DATA [54]),
	.datad(\display_state_inst|DISP_DATA [49]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal10~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal10~3 .lut_mask = "0008";
defparam \display_state_inst|seg_scan_inst|Equal10~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal10~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal10~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal10~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal10~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal10~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal10~4_combout  = (\display_state_inst|seg_scan_inst|Equal3~1_combout  & (\display_state_inst|DISP_DATA [25] & (!\display_state_inst|DISP_DATA [14] & \display_state_inst|seg_scan_inst|Equal10~3_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal3~1_combout ),
	.datab(\display_state_inst|DISP_DATA [25]),
	.datac(\display_state_inst|DISP_DATA [14]),
	.datad(\display_state_inst|seg_scan_inst|Equal10~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal10~4 .lut_mask = "0800";
defparam \display_state_inst|seg_scan_inst|Equal10~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal10~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal10~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal10~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal10~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal11~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal11~1_combout  = (!\display_state_inst|DISP_DATA [20] & (\display_state_inst|seg_scan_inst|Equal11~0_combout  & (\display_state_inst|seg_scan_inst|Equal10~2_combout  & 
// \display_state_inst|seg_scan_inst|Equal10~4_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [20]),
	.datab(\display_state_inst|seg_scan_inst|Equal11~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal10~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal10~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal11~1 .lut_mask = "4000";
defparam \display_state_inst|seg_scan_inst|Equal11~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal11~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal11~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal11~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \display_state_inst|seg_scan_inst|Mux27~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux27~2_combout  = (((!\display_state_inst|seg_scan_inst|Equal12~5_combout  & !\display_state_inst|seg_scan_inst|Equal11~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Equal12~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux27~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux27~2 .lut_mask = "000f";
defparam \display_state_inst|seg_scan_inst|Mux27~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux27~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux27~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux27~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux27~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal4~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal4~1_combout  = (\display_state_inst|DISP_DATA [12] & (\display_state_inst|DISP_DATA [13] & (!\display_state_inst|DISP_DATA [6] & !\display_state_inst|DISP_DATA [49])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [12]),
	.datab(\display_state_inst|DISP_DATA [13]),
	.datac(\display_state_inst|DISP_DATA [6]),
	.datad(\display_state_inst|DISP_DATA [49]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal4~1 .lut_mask = "0008";
defparam \display_state_inst|seg_scan_inst|Equal4~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal4~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal4~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal4~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[2]~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[2]~1_combout  = (((!\display_state_inst|seg_scan_inst|Equal5~0_combout  & !\display_state_inst|seg_scan_inst|Equal4~1_combout )) # (!\display_state_inst|seg_scan_inst|Equal4~0_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal3~5_combout )

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal5~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal4~1_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal3~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[2]~1 .lut_mask = "1fff";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \display_state_inst|seg_scan_inst|Equal3~7 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal3~7_combout  = (\display_state_inst|seg_scan_inst|Equal3~5_combout  & (!\display_state_inst|DISP_DATA [6] & (\display_state_inst|seg_scan_inst|Equal3~6_combout  & \display_state_inst|seg_scan_inst|Equal3~0 )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal3~5_combout ),
	.datab(\display_state_inst|DISP_DATA [6]),
	.datac(\display_state_inst|seg_scan_inst|Equal3~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal3~7 .lut_mask = "2000";
defparam \display_state_inst|seg_scan_inst|Equal3~7 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal3~7 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal3~7 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal3~7 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \display_state_inst|seg_scan_inst|Equal7~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal7~0_combout  = (\display_state_inst|seg_scan_inst|Mux16~2_combout  & (\display_state_inst|seg_scan_inst|Mux16~1_combout  & ((\display_state_inst|seg_scan_inst|Equal6~2_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Mux16~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux16~1_combout ),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal7~0 .lut_mask = "8800";
defparam \display_state_inst|seg_scan_inst|Equal7~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal7~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal7~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal7~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \display_state_inst|seg_scan_inst|Equal7~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal7~1_combout  = (\display_state_inst|DISP_DATA [21] & (\display_state_inst|DISP_DATA [20] & (!\display_state_inst|DISP_DATA [28])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [21]),
	.datab(\display_state_inst|DISP_DATA [20]),
	.datac(\display_state_inst|DISP_DATA [28]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal7~1 .lut_mask = "0808";
defparam \display_state_inst|seg_scan_inst|Equal7~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal7~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal7~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal7~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[4]~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[4]~2_combout  = (\display_state_inst|seg_scan_inst|Equal7~0_combout  & (!\display_state_inst|seg_scan_inst|Equal7~1_combout  & ((!\display_state_inst|seg_scan_inst|Equal6~3_combout ) # 
// (!\display_state_inst|seg_scan_inst|Equal6~5_combout )))) # (!\display_state_inst|seg_scan_inst|Equal7~0_combout  & (((!\display_state_inst|seg_scan_inst|Equal6~3_combout )) # (!\display_state_inst|seg_scan_inst|Equal6~5_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal7~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal6~5_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal7~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[4]~2 .lut_mask = "135f";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal10~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal10~5_combout  = (!\display_state_inst|DISP_DATA [32] & (\display_state_inst|DISP_DATA [44] & (\display_state_inst|DISP_DATA [37] & \display_state_inst|DISP_DATA [34])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [32]),
	.datab(\display_state_inst|DISP_DATA [44]),
	.datac(\display_state_inst|DISP_DATA [37]),
	.datad(\display_state_inst|DISP_DATA [34]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal10~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal10~5 .lut_mask = "4000";
defparam \display_state_inst|seg_scan_inst|Equal10~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal10~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal10~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal10~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal10~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \display_state_inst|seg_scan_inst|Equal10~6 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal10~6_combout  = (\display_state_inst|seg_scan_inst|Equal10~2_combout  & (\display_state_inst|DISP_DATA [20] & (\display_state_inst|seg_scan_inst|Equal10~4_combout  & 
// \display_state_inst|seg_scan_inst|Equal10~5_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal10~2_combout ),
	.datab(\display_state_inst|DISP_DATA [20]),
	.datac(\display_state_inst|seg_scan_inst|Equal10~4_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal10~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal10~6 .lut_mask = "8000";
defparam \display_state_inst|seg_scan_inst|Equal10~6 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal10~6 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal10~6 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal10~6 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal10~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~3_combout  = ((\display_state_inst|seg_scan_inst|Equal3~7_combout ) # ((\display_state_inst|seg_scan_inst|Equal10~6_combout ) # (!\display_state_inst|seg_scan_inst|col_sel[4]~2_combout ))) # 
// (!\display_state_inst|seg_scan_inst|col_sel[2]~1_combout )

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel[2]~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal3~7_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[4]~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~3 .lut_mask = "ffdf";
defparam \display_state_inst|seg_scan_inst|Mux16~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \display_state_inst|seg_scan_inst|Equal9~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal9~2_combout  = (\display_state_inst|DISP_DATA [44] & (!\display_state_inst|DISP_DATA [63] & (\display_state_inst|seg_scan_inst|Equal9~1_combout  & \display_state_inst|seg_scan_inst|Equal6~3_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [44]),
	.datab(\display_state_inst|DISP_DATA [63]),
	.datac(\display_state_inst|seg_scan_inst|Equal9~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal9~2 .lut_mask = "2000";
defparam \display_state_inst|seg_scan_inst|Equal9~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal9~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal9~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal9~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \display_state_inst|seg_scan_inst|Equal8~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal8~3_combout  = (!\display_state_inst|DISP_DATA [21] & (\display_state_inst|seg_scan_inst|Equal7~0_combout  & (!\display_state_inst|DISP_DATA [20] & \display_state_inst|DISP_DATA [28])))

	.clk(gnd),
	.dataa(\display_state_inst|DISP_DATA [21]),
	.datab(\display_state_inst|seg_scan_inst|Equal7~0_combout ),
	.datac(\display_state_inst|DISP_DATA [20]),
	.datad(\display_state_inst|DISP_DATA [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal8~3 .lut_mask = "0400";
defparam \display_state_inst|seg_scan_inst|Equal8~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal8~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal8~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal8~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~3_combout  = (!\display_state_inst|seg_scan_inst|Equal9~2_combout  & (((!\display_state_inst|seg_scan_inst|Equal8~3_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal9~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|Equal8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~3 .lut_mask = "0055";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~4_combout  = (\display_state_inst|num_reg [2] & (((\display_state_inst|seg_scan_inst|Mux16~3_combout ) # (!\display_state_inst|seg_scan_inst|col_sel[5]~3_combout )) # 
// (!\display_state_inst|seg_scan_inst|Mux27~2_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Mux27~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux16~3_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[5]~3_combout ),
	.datad(\display_state_inst|num_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~4 .lut_mask = "df00";
defparam \display_state_inst|seg_scan_inst|Mux16~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \display_state_inst|seg_scan_inst|Mux16~9 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux16~9_combout  = (\display_state_inst|seg_scan_inst|Mux16~4_combout ) # ((\display_state_inst|seg_scan_inst|Mux16~5_combout  & ((\display_state_inst|seg_scan_inst|Mux16~8_combout ) # 
// (\display_state_inst|seg_scan_inst|Mux16~6_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Mux16~5_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux16~8_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux16~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux16~9 .lut_mask = "ffa8";
defparam \display_state_inst|seg_scan_inst|Mux16~9 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux16~9 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux16~9 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux16~9 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux16~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[0] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [0] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((\display_state_inst|seg_scan_inst|Mux32~1_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [0])))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel [0]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Mux32~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[0] .lut_mask = "f0aa";
defparam \display_state_inst|seg_scan_inst|col_sel[0] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[0] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[0] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[0] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \display_state_inst|seg_scan_inst|col_sel~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel~4_combout  = (\display_state_inst|seg_scan_inst|count_r [2] & (((!\display_state_inst|seg_scan_inst|count_r [1] & \display_state_inst|seg_scan_inst|count_r [0])))) # (!\display_state_inst|seg_scan_inst|count_r [2] 
// & (((\display_state_inst|seg_scan_inst|count_r [1] & !\display_state_inst|seg_scan_inst|count_r [0]))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [2]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel~4 .lut_mask = "0a50";
defparam \display_state_inst|seg_scan_inst|col_sel~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~1_combout  = ((!\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [0] & \display_state_inst|seg_scan_inst|count_r [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [0]),
	.datad(\display_state_inst|seg_scan_inst|count_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~1 .lut_mask = "0300";
defparam \display_state_inst|seg_scan_inst|Decoder0~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \display_state_inst|seg_scan_inst|col_sel~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel~5_combout  = ((\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [2] & \display_state_inst|seg_scan_inst|count_r [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [2]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel~5 .lut_mask = "0c00";
defparam \display_state_inst|seg_scan_inst|col_sel~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \display_state_inst|seg_scan_inst|Mux31~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux31~0_combout  = ((\display_state_inst|seg_scan_inst|Equal10~6_combout  & ((\display_state_inst|seg_scan_inst|Decoder0~1_combout ) # (\display_state_inst|seg_scan_inst|col_sel~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|Decoder0~1_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux31~0 .lut_mask = "f0c0";
defparam \display_state_inst|seg_scan_inst|Mux31~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux31~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux31~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux31~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \display_state_inst|seg_scan_inst|Mux30~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux30~2_combout  = ((\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [0] & \display_state_inst|seg_scan_inst|count_r [2])) # (!\display_state_inst|seg_scan_inst|count_r [1] & 
// (\display_state_inst|seg_scan_inst|count_r [0] & !\display_state_inst|seg_scan_inst|count_r [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [0]),
	.datad(\display_state_inst|seg_scan_inst|count_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux30~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux30~2 .lut_mask = "0c30";
defparam \display_state_inst|seg_scan_inst|Mux30~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux30~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux30~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux30~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux30~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[1]~6 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[1]~6_combout  = (\display_state_inst|seg_scan_inst|Decoder0~1_combout  & (((\display_state_inst|seg_scan_inst|Equal10~6_combout ) # (\display_state_inst|seg_scan_inst|Equal11~1_combout )))) # 
// (!\display_state_inst|seg_scan_inst|Decoder0~1_combout  & (\display_state_inst|seg_scan_inst|col_sel~5_combout  & ((\display_state_inst|seg_scan_inst|Equal10~6_combout ) # (\display_state_inst|seg_scan_inst|Equal11~1_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Decoder0~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel~5_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[1]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[1]~6 .lut_mask = "eee0";
defparam \display_state_inst|seg_scan_inst|col_sel[1]~6 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[1]~6 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[1]~6 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[1]~6 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[1]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[4]~9 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[4]~9_combout  = (\display_state_inst|seg_scan_inst|Decoder0~0_combout  & (!\display_state_inst|seg_scan_inst|count_r [0] & (\display_state_inst|seg_scan_inst|Equal6~5_combout  & 
// \display_state_inst|seg_scan_inst|Equal6~3_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Decoder0~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|count_r [0]),
	.datac(\display_state_inst|seg_scan_inst|Equal6~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[4]~9 .lut_mask = "2000";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~9 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~9 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~9 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~9 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~2_combout  = ((\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [2] & !\display_state_inst|seg_scan_inst|count_r [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [2]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~2 .lut_mask = "000c";
defparam \display_state_inst|seg_scan_inst|Decoder0~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \display_state_inst|seg_scan_inst|Equal6~6 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal6~6_combout  = (((\display_state_inst|seg_scan_inst|Equal6~5_combout  & \display_state_inst|seg_scan_inst|Equal6~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Equal6~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal6~6 .lut_mask = "f000";
defparam \display_state_inst|seg_scan_inst|Equal6~6 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal6~6 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal6~6 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal6~6 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~8 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~8_combout  = ((\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [2])) # (!\display_state_inst|seg_scan_inst|count_r [1] & ((\display_state_inst|seg_scan_inst|count_r 
// [2]) # (\display_state_inst|seg_scan_inst|count_r [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [2]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~8 .lut_mask = "3f3c";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~8 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~8 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~8 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~8 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \display_state_inst|seg_scan_inst|Equal4~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal4~2_combout  = (\display_state_inst|seg_scan_inst|Equal3~5_combout  & (((\display_state_inst|seg_scan_inst|Equal4~0_combout  & \display_state_inst|seg_scan_inst|Equal4~1_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal3~5_combout ),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Equal4~0_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal4~2 .lut_mask = "a000";
defparam \display_state_inst|seg_scan_inst|Equal4~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal4~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal4~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal4~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[6]~7 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[6]~7_combout  = (\display_state_inst|seg_scan_inst|Equal4~2_combout  & ((\display_state_inst|seg_scan_inst|count_r [2] & ((!\display_state_inst|seg_scan_inst|count_r [1]) # 
// (!\display_state_inst|seg_scan_inst|count_r [0]))) # (!\display_state_inst|seg_scan_inst|count_r [2] & ((\display_state_inst|seg_scan_inst|count_r [1])))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [2]),
	.datab(\display_state_inst|seg_scan_inst|count_r [0]),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[6]~7 .lut_mask = "7a00";
defparam \display_state_inst|seg_scan_inst|col_sel[6]~7 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[6]~7 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[6]~7 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[6]~7 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \display_state_inst|seg_scan_inst|Mux31~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux31~1_combout  = (\display_state_inst|seg_scan_inst|col_sel[6]~7_combout ) # ((\display_state_inst|seg_scan_inst|Equal3~7_combout  & (\display_state_inst|seg_scan_inst|col_sel[5]~8_combout  & 
// !\display_state_inst|seg_scan_inst|Equal4~2_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal3~7_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel[5]~8_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[6]~7_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux31~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux31~1 .lut_mask = "f0f8";
defparam \display_state_inst|seg_scan_inst|Mux31~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux31~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux31~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux31~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux31~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \display_state_inst|seg_scan_inst|Mux31~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux31~2_combout  = (!\display_state_inst|seg_scan_inst|Equal6~6_combout  & ((\display_state_inst|seg_scan_inst|Equal5~1_combout  & (\display_state_inst|seg_scan_inst|Decoder0~2_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal5~1_combout  & ((\display_state_inst|seg_scan_inst|Mux31~1_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Decoder0~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal5~1_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal6~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux31~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux31~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux31~2 .lut_mask = "0b08";
defparam \display_state_inst|seg_scan_inst|Mux31~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux31~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux31~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux31~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux31~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \display_state_inst|seg_scan_inst|Mux31~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux31~3_combout  = (\display_state_inst|seg_scan_inst|col_sel[1]~6_combout ) # ((!\display_state_inst|seg_scan_inst|Equal11~1_combout  & ((\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ) # 
// (\display_state_inst|seg_scan_inst|Mux31~2_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel[1]~6_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal11~1_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux31~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux31~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux31~3 .lut_mask = "bbba";
defparam \display_state_inst|seg_scan_inst|Mux31~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux31~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux31~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux31~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux31~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \display_state_inst|seg_scan_inst|Mux31~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux31~4_combout  = (!\display_state_inst|seg_scan_inst|Equal10~6_combout  & ((\display_state_inst|seg_scan_inst|Equal12~5_combout  & (\display_state_inst|seg_scan_inst|Mux30~2_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal12~5_combout  & ((\display_state_inst|seg_scan_inst|Mux31~3_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal12~5_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux30~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux31~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux31~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux31~4 .lut_mask = "3120";
defparam \display_state_inst|seg_scan_inst|Mux31~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux31~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux31~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux31~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux31~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \display_state_inst|seg_scan_inst|Mux31~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux31~5_combout  = (\display_state_inst|num_reg [2] & (((\display_state_inst|seg_scan_inst|Mux31~0_combout ) # (\display_state_inst|seg_scan_inst|Mux31~4_combout )))) # (!\display_state_inst|num_reg [2] & 
// (\display_state_inst|seg_scan_inst|col_sel~4_combout ))

	.clk(gnd),
	.dataa(\display_state_inst|num_reg [2]),
	.datab(\display_state_inst|seg_scan_inst|col_sel~4_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux31~0_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux31~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux31~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux31~5 .lut_mask = "eee4";
defparam \display_state_inst|seg_scan_inst|Mux31~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux31~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux31~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux31~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux31~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[1] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [1] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((\display_state_inst|seg_scan_inst|Mux31~5_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel [1]),
	.datad(\display_state_inst|seg_scan_inst|Mux31~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[1] .lut_mask = "fc30";
defparam \display_state_inst|seg_scan_inst|col_sel[1] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[1] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[1] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[1] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \display_state_inst|seg_scan_inst|Decoder1~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder1~0_combout  = (((\display_state_inst|seg_scan_inst|count_r [2] & !\display_state_inst|seg_scan_inst|count_r [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [2]),
	.datad(\display_state_inst|seg_scan_inst|count_r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder1~0 .lut_mask = "00f0";
defparam \display_state_inst|seg_scan_inst|Decoder1~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder1~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder1~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder1~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \display_state_inst|seg_scan_inst|Equal7~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Equal7~2_combout  = (\display_state_inst|seg_scan_inst|Equal7~1_combout  & (\display_state_inst|seg_scan_inst|Equal6~2_combout  & (\display_state_inst|seg_scan_inst|Mux16~2_combout  & 
// \display_state_inst|seg_scan_inst|Mux16~1_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal7~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal6~2_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux16~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Equal7~2 .lut_mask = "8000";
defparam \display_state_inst|seg_scan_inst|Equal7~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Equal7~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Equal7~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Equal7~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[2]~11 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[2]~11_combout  = (\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [2] & (!\display_state_inst|seg_scan_inst|count_r [0] & 
// !\display_state_inst|seg_scan_inst|col_sel[2]~1_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [1]),
	.datab(\display_state_inst|seg_scan_inst|count_r [2]),
	.datac(\display_state_inst|seg_scan_inst|count_r [0]),
	.datad(\display_state_inst|seg_scan_inst|col_sel[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[2]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[2]~11 .lut_mask = "0002";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~11 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~11 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~11 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~11 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \display_state_inst|seg_scan_inst|col_sel~10 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel~10_combout  = (\display_state_inst|seg_scan_inst|count_r [2] $ (((\display_state_inst|seg_scan_inst|count_r [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [2]),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|count_r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel~10 .lut_mask = "33cc";
defparam \display_state_inst|seg_scan_inst|col_sel~10 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel~10 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel~10 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel~10 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~3_combout  = ((!\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [2] & \display_state_inst|seg_scan_inst|count_r [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [2]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~3 .lut_mask = "0300";
defparam \display_state_inst|seg_scan_inst|Decoder0~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[2]~12 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[2]~12_combout  = (\display_state_inst|seg_scan_inst|col_sel[2]~1_combout  & ((\display_state_inst|seg_scan_inst|Equal3~7_combout  & ((\display_state_inst|seg_scan_inst|Decoder0~3_combout ))) # 
// (!\display_state_inst|seg_scan_inst|Equal3~7_combout  & (\display_state_inst|seg_scan_inst|col_sel~10_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~10_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal3~7_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[2]~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|Decoder0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[2]~12 .lut_mask = "e020";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~12 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~12 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~12 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~12 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[2]~13 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[2]~13_combout  = (\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ) # ((!\display_state_inst|seg_scan_inst|Equal6~6_combout  & ((\display_state_inst|seg_scan_inst|col_sel[2]~11_combout ) # 
// (\display_state_inst|seg_scan_inst|col_sel[2]~12_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel[2]~11_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel[2]~12_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[2]~13 .lut_mask = "f0fe";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~13 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~13 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~13 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~13 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[2]~14 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[2]~14_combout  = (\display_state_inst|seg_scan_inst|Equal7~2_combout  & ((\display_state_inst|seg_scan_inst|Decoder1~0_combout ) # ((\display_state_inst|seg_scan_inst|col_sel~5_combout )))) # 
// (!\display_state_inst|seg_scan_inst|Equal7~2_combout  & (((\display_state_inst|seg_scan_inst|col_sel[2]~13_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Decoder1~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal7~2_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[2]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[2]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[2]~14 .lut_mask = "fbc8";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~14 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~14 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~14 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~14 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[2]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \display_state_inst|seg_scan_inst|Mux30~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux30~3_combout  = (\display_state_inst|seg_scan_inst|Mux27~2_combout  & (((\display_state_inst|seg_scan_inst|col_sel[5]~3_combout  & \display_state_inst|seg_scan_inst|col_sel[2]~14_combout )))) # 
// (!\display_state_inst|seg_scan_inst|Mux27~2_combout  & (\display_state_inst|seg_scan_inst|col_sel~4_combout ))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~4_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel[5]~3_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux27~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[2]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux30~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux30~3 .lut_mask = "ca0a";
defparam \display_state_inst|seg_scan_inst|Mux30~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux30~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux30~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux30~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux30~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \display_state_inst|seg_scan_inst|Mux30~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux30~5_combout  = (\display_state_inst|seg_scan_inst|Equal10~6_combout  & (\display_state_inst|seg_scan_inst|count_r [1] $ ((\display_state_inst|seg_scan_inst|count_r [2])))) # 
// (!\display_state_inst|seg_scan_inst|Equal10~6_combout  & (((\display_state_inst|seg_scan_inst|Mux30~3_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [1]),
	.datab(\display_state_inst|seg_scan_inst|count_r [2]),
	.datac(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux30~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux30~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux30~5 .lut_mask = "6f60";
defparam \display_state_inst|seg_scan_inst|Mux30~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux30~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux30~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux30~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux30~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \display_state_inst|seg_scan_inst|Mux30~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux30~4_combout  = ((\display_state_inst|num_reg [2] & ((\display_state_inst|seg_scan_inst|Mux30~5_combout ))) # (!\display_state_inst|num_reg [2] & (\display_state_inst|seg_scan_inst|Mux30~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|num_reg [2]),
	.datac(\display_state_inst|seg_scan_inst|Mux30~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux30~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux30~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux30~4 .lut_mask = "fc30";
defparam \display_state_inst|seg_scan_inst|Mux30~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux30~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux30~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux30~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux30~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[2] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [2] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((\display_state_inst|seg_scan_inst|Mux30~4_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel [2]),
	.datad(\display_state_inst|seg_scan_inst|Mux30~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[2] .lut_mask = "fc30";
defparam \display_state_inst|seg_scan_inst|col_sel[2] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[2] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[2] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[2] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \display_state_inst|seg_scan_inst|col_sel~19 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel~19_combout  = ((\display_state_inst|seg_scan_inst|count_r [1] & (\display_state_inst|seg_scan_inst|count_r [0] & !\display_state_inst|seg_scan_inst|count_r [2])) # (!\display_state_inst|seg_scan_inst|count_r [1] & 
// (!\display_state_inst|seg_scan_inst|count_r [0] & \display_state_inst|seg_scan_inst|count_r [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [0]),
	.datad(\display_state_inst|seg_scan_inst|count_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel~19 .lut_mask = "03c0";
defparam \display_state_inst|seg_scan_inst|col_sel~19 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel~19 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel~19 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel~19 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~0_combout  = ((\display_state_inst|num_reg [2] & ((\display_state_inst|seg_scan_inst|Equal12~5_combout ) # (\display_state_inst|seg_scan_inst|Equal10~6_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal12~5_combout ),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datad(\display_state_inst|num_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~0 .lut_mask = "fa00";
defparam \display_state_inst|seg_scan_inst|Mux29~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \display_state_inst|seg_scan_inst|col_sel~18 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel~18_combout  = (((!\display_state_inst|seg_scan_inst|count_r [1] & \display_state_inst|seg_scan_inst|count_r [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel~18 .lut_mask = "0f00";
defparam \display_state_inst|seg_scan_inst|col_sel~18 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel~18 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel~18 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel~18 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~5_combout  = (\display_state_inst|num_reg [2] & (((!\display_state_inst|seg_scan_inst|Equal10~6_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|num_reg [2]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~5 .lut_mask = "0a0a";
defparam \display_state_inst|seg_scan_inst|Mux29~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~1_combout  = (\display_state_inst|seg_scan_inst|Equal9~2_combout ) # (((\display_state_inst|seg_scan_inst|Equal11~1_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal9~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|Equal11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~1 .lut_mask = "ffaa";
defparam \display_state_inst|seg_scan_inst|Mux29~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \display_state_inst|seg_scan_inst|col_sel~17 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel~17_combout  = \display_state_inst|seg_scan_inst|count_r [2] $ ((((\display_state_inst|seg_scan_inst|count_r [0]))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel~17 .lut_mask = "55aa";
defparam \display_state_inst|seg_scan_inst|col_sel~17 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel~17 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel~17 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel~17 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~2_combout  = ((\display_state_inst|seg_scan_inst|Equal11~1_combout ) # ((!\display_state_inst|seg_scan_inst|Equal9~2_combout  & \display_state_inst|seg_scan_inst|Equal8~3_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal9~2_combout ),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Equal11~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~2 .lut_mask = "f5f0";
defparam \display_state_inst|seg_scan_inst|Mux29~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \display_state_inst|seg_scan_inst|WideOr5~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|WideOr5~0_combout  = ((\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [2])) # (!\display_state_inst|seg_scan_inst|count_r [1] & (\display_state_inst|seg_scan_inst|count_r [2] & 
// !\display_state_inst|seg_scan_inst|count_r [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|count_r [1]),
	.datac(\display_state_inst|seg_scan_inst|count_r [2]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|WideOr5~0 .lut_mask = "0c3c";
defparam \display_state_inst|seg_scan_inst|WideOr5~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|WideOr5~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|WideOr5~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|WideOr5~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[4]~15 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[4]~15_combout  = (\display_state_inst|seg_scan_inst|col_sel[4]~2_combout  & ((\display_state_inst|seg_scan_inst|Equal3~7_combout  & ((\display_state_inst|seg_scan_inst|Decoder0~3_combout ))) # 
// (!\display_state_inst|seg_scan_inst|Equal3~7_combout  & (\display_state_inst|seg_scan_inst|Decoder0~2_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Decoder0~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|Decoder0~3_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal3~7_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[4]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[4]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[4]~15 .lut_mask = "ca00";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~15 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~15 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~15 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~15 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[4]~16 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[4]~16_combout  = (\display_state_inst|seg_scan_inst|col_sel[4]~15_combout ) # ((\display_state_inst|seg_scan_inst|Equal7~2_combout  & (\display_state_inst|seg_scan_inst|col_sel~5_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal7~2_combout  & ((\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal7~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel~5_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[4]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[4]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[4]~16 .lut_mask = "ffd8";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~16 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~16 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~16 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~16 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[4]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~3_combout  = (\display_state_inst|seg_scan_inst|Mux29~2_combout  & ((\display_state_inst|seg_scan_inst|WideOr5~0_combout ) # ((\display_state_inst|seg_scan_inst|Mux29~1_combout )))) # 
// (!\display_state_inst|seg_scan_inst|Mux29~2_combout  & (((!\display_state_inst|seg_scan_inst|Mux29~1_combout  & \display_state_inst|seg_scan_inst|col_sel[4]~16_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Mux29~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|WideOr5~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux29~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[4]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~3 .lut_mask = "ada8";
defparam \display_state_inst|seg_scan_inst|Mux29~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~4_combout  = (\display_state_inst|seg_scan_inst|Mux29~1_combout  & ((\display_state_inst|seg_scan_inst|Mux29~3_combout  & ((\display_state_inst|seg_scan_inst|col_sel~17_combout ))) # 
// (!\display_state_inst|seg_scan_inst|Mux29~3_combout  & (\display_state_inst|seg_scan_inst|Decoder1~0_combout )))) # (!\display_state_inst|seg_scan_inst|Mux29~1_combout  & (((\display_state_inst|seg_scan_inst|Mux29~3_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Mux29~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|Decoder1~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel~17_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux29~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~4 .lut_mask = "f588";
defparam \display_state_inst|seg_scan_inst|Mux29~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~6 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~6_combout  = (\display_state_inst|seg_scan_inst|Mux29~0_combout  & (((\display_state_inst|seg_scan_inst|Mux29~5_combout )))) # (!\display_state_inst|seg_scan_inst|Mux29~0_combout  & 
// ((\display_state_inst|seg_scan_inst|Mux29~5_combout  & ((\display_state_inst|seg_scan_inst|Mux29~4_combout ))) # (!\display_state_inst|seg_scan_inst|Mux29~5_combout  & (\display_state_inst|seg_scan_inst|col_sel~18_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~18_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux29~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux29~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux29~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~6 .lut_mask = "f2c2";
defparam \display_state_inst|seg_scan_inst|Mux29~6 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~6 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~6 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~6 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \display_state_inst|seg_scan_inst|Mux29~7 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux29~7_combout  = (\display_state_inst|seg_scan_inst|Mux29~0_combout  & ((\display_state_inst|seg_scan_inst|Mux29~6_combout  & (\display_state_inst|seg_scan_inst|col_sel~19_combout )) # 
// (!\display_state_inst|seg_scan_inst|Mux29~6_combout  & ((!\display_state_inst|seg_scan_inst|col_sel~0_combout ))))) # (!\display_state_inst|seg_scan_inst|Mux29~0_combout  & (((\display_state_inst|seg_scan_inst|Mux29~6_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~19_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux29~0_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux29~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux29~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux29~7 .lut_mask = "af30";
defparam \display_state_inst|seg_scan_inst|Mux29~7 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux29~7 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux29~7 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux29~7 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux29~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[3] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [3] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((\display_state_inst|seg_scan_inst|Mux29~7_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel [3]),
	.datad(\display_state_inst|seg_scan_inst|Mux29~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[3] .lut_mask = "fc30";
defparam \display_state_inst|seg_scan_inst|col_sel[3] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[3] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[3] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[3] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \display_state_inst|seg_scan_inst|Mux28~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux28~2_combout  = (\display_state_inst|seg_scan_inst|Mux29~5_combout  & (((\display_state_inst|seg_scan_inst|Mux29~0_combout )))) # (!\display_state_inst|seg_scan_inst|Mux29~5_combout  & 
// ((\display_state_inst|seg_scan_inst|Mux29~0_combout  & (!\display_state_inst|seg_scan_inst|col_sel~0_combout )) # (!\display_state_inst|seg_scan_inst|Mux29~0_combout  & ((\display_state_inst|seg_scan_inst|col_sel~18_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel~18_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux29~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux28~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux28~2 .lut_mask = "f50c";
defparam \display_state_inst|seg_scan_inst|Mux28~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux28~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux28~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux28~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux28~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \display_state_inst|seg_scan_inst|Mux28~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux28~0_combout  = (\display_state_inst|seg_scan_inst|Mux29~2_combout  & (((\display_state_inst|seg_scan_inst|Mux29~1_combout )))) # (!\display_state_inst|seg_scan_inst|Mux29~2_combout  & 
// ((\display_state_inst|seg_scan_inst|Mux29~1_combout  & (\display_state_inst|seg_scan_inst|Decoder0~1_combout )) # (!\display_state_inst|seg_scan_inst|Mux29~1_combout  & ((\display_state_inst|seg_scan_inst|col_sel[4]~16_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Decoder0~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux29~2_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux29~1_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[4]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux28~0 .lut_mask = "e3e0";
defparam \display_state_inst|seg_scan_inst|Mux28~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux28~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux28~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux28~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \display_state_inst|seg_scan_inst|Mux28~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux28~1_combout  = (\display_state_inst|seg_scan_inst|Mux29~2_combout  & ((\display_state_inst|seg_scan_inst|Mux28~0_combout  & (\display_state_inst|seg_scan_inst|col_sel~17_combout )) # 
// (!\display_state_inst|seg_scan_inst|Mux28~0_combout  & ((\display_state_inst|seg_scan_inst|Decoder0~2_combout ))))) # (!\display_state_inst|seg_scan_inst|Mux29~2_combout  & (((\display_state_inst|seg_scan_inst|Mux28~0_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~17_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux29~2_combout ),
	.datac(\display_state_inst|seg_scan_inst|Decoder0~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux28~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux28~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux28~1 .lut_mask = "bbc0";
defparam \display_state_inst|seg_scan_inst|Mux28~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux28~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux28~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux28~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux28~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \display_state_inst|seg_scan_inst|Mux28~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux28~3_combout  = (\display_state_inst|seg_scan_inst|Mux29~5_combout  & ((\display_state_inst|seg_scan_inst|Mux28~2_combout  & (\display_state_inst|seg_scan_inst|col_sel~19_combout )) # 
// (!\display_state_inst|seg_scan_inst|Mux28~2_combout  & ((\display_state_inst|seg_scan_inst|Mux28~1_combout ))))) # (!\display_state_inst|seg_scan_inst|Mux29~5_combout  & (((\display_state_inst|seg_scan_inst|Mux28~2_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~19_combout ),
	.datab(\display_state_inst|seg_scan_inst|Mux29~5_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux28~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux28~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux28~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux28~3 .lut_mask = "bcb0";
defparam \display_state_inst|seg_scan_inst|Mux28~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux28~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux28~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux28~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux28~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[4] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [4] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((\display_state_inst|seg_scan_inst|Mux28~3_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel [4]),
	.datad(\display_state_inst|seg_scan_inst|Mux28~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[4] .lut_mask = "fc30";
defparam \display_state_inst|seg_scan_inst|col_sel[4] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[4] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[4] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[4] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~24 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~24_combout  = (\display_state_inst|seg_scan_inst|count_r [2] & (((!\display_state_inst|seg_scan_inst|count_r [1])))) # (!\display_state_inst|seg_scan_inst|count_r [2] & 
// (\display_state_inst|seg_scan_inst|count_r [0] & (\display_state_inst|seg_scan_inst|count_r [1] & !\display_state_inst|seg_scan_inst|Equal9~2_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [2]),
	.datab(\display_state_inst|seg_scan_inst|count_r [0]),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|Equal9~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~24 .lut_mask = "0a4a";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~24 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~24 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~24 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~24 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~23 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~23_combout  = (\display_state_inst|seg_scan_inst|Equal9~2_combout  & (((\display_state_inst|seg_scan_inst|Decoder1~0_combout )))) # (!\display_state_inst|seg_scan_inst|Equal9~2_combout  & 
// (\display_state_inst|seg_scan_inst|WideOr5~0_combout  & ((\display_state_inst|seg_scan_inst|Equal8~3_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|WideOr5~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|Decoder1~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal9~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~23 .lut_mask = "cac0";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~23 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~23 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~23 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~23 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~25 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~25_combout  = (\display_state_inst|seg_scan_inst|col_sel[5]~23_combout ) # ((\display_state_inst|seg_scan_inst|col_sel[5]~24_combout  & (!\display_state_inst|seg_scan_inst|Equal8~3_combout  & 
// \display_state_inst|seg_scan_inst|Equal7~2_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel[5]~24_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal8~3_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal7~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[5]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~25 .lut_mask = "ff20";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~25 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~25 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~25 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~25 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~20 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~20_combout  = (\display_state_inst|seg_scan_inst|count_r [1] & (!\display_state_inst|seg_scan_inst|count_r [2])) # (!\display_state_inst|seg_scan_inst|count_r [1] & ((\display_state_inst|seg_scan_inst|count_r 
// [2]) # ((\display_state_inst|seg_scan_inst|count_r [0] & \display_state_inst|seg_scan_inst|Equal3~7_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [1]),
	.datab(\display_state_inst|seg_scan_inst|count_r [2]),
	.datac(\display_state_inst|seg_scan_inst|count_r [0]),
	.datad(\display_state_inst|seg_scan_inst|Equal3~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~20 .lut_mask = "7666";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~20 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~20 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~20 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~20 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~21 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~21_combout  = (!\display_state_inst|seg_scan_inst|Equal6~6_combout  & ((\display_state_inst|seg_scan_inst|col_sel[2]~1_combout  & ((\display_state_inst|seg_scan_inst|col_sel[5]~20_combout ))) # 
// (!\display_state_inst|seg_scan_inst|col_sel[2]~1_combout  & (\display_state_inst|seg_scan_inst|Decoder0~2_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel[2]~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|Decoder0~2_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[5]~20_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~21 .lut_mask = "00e4";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~21 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~21 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~21 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~21 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5]~22 (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel[5]~22_combout  = (!\display_state_inst|seg_scan_inst|Equal7~2_combout  & (\display_state_inst|seg_scan_inst|col_sel[5]~3_combout  & ((\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ) # 
// (\display_state_inst|seg_scan_inst|col_sel[5]~21_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal7~2_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[5]~3_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[5]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel[5]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5]~22 .lut_mask = "3020";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~22 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~22 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~22 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~22 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \display_state_inst|seg_scan_inst|Mux27~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux27~3_combout  = (\display_state_inst|seg_scan_inst|Mux27~2_combout  & (((\display_state_inst|seg_scan_inst|col_sel[5]~25_combout ) # (\display_state_inst|seg_scan_inst|col_sel[5]~22_combout )))) # 
// (!\display_state_inst|seg_scan_inst|Mux27~2_combout  & (\display_state_inst|seg_scan_inst|col_sel~4_combout ))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~4_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel[5]~25_combout ),
	.datac(\display_state_inst|seg_scan_inst|Mux27~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|col_sel[5]~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux27~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux27~3 .lut_mask = "faca";
defparam \display_state_inst|seg_scan_inst|Mux27~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux27~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux27~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux27~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux27~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \display_state_inst|seg_scan_inst|Mux27~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux27~5_combout  = (\display_state_inst|seg_scan_inst|Equal10~6_combout  & (\display_state_inst|seg_scan_inst|count_r [1] $ ((\display_state_inst|seg_scan_inst|count_r [2])))) # 
// (!\display_state_inst|seg_scan_inst|Equal10~6_combout  & (((\display_state_inst|seg_scan_inst|Mux27~3_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [1]),
	.datab(\display_state_inst|seg_scan_inst|count_r [2]),
	.datac(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux27~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux27~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux27~5 .lut_mask = "6f60";
defparam \display_state_inst|seg_scan_inst|Mux27~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux27~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux27~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux27~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux27~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \display_state_inst|seg_scan_inst|Mux27~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux27~4_combout  = ((\display_state_inst|num_reg [2] & ((\display_state_inst|seg_scan_inst|Mux27~5_combout ))) # (!\display_state_inst|num_reg [2] & (\display_state_inst|seg_scan_inst|Mux30~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|num_reg [2]),
	.datac(\display_state_inst|seg_scan_inst|Mux30~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux27~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux27~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux27~4 .lut_mask = "fc30";
defparam \display_state_inst|seg_scan_inst|Mux27~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux27~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux27~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux27~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux27~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[5] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [5] = (GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & (((\display_state_inst|seg_scan_inst|Mux27~4_combout )))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [5]))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel [5]),
	.datab(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|Mux27~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[5] .lut_mask = "ee22";
defparam \display_state_inst|seg_scan_inst|col_sel[5] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[5] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[5] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[5] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \display_state_inst|seg_scan_inst|Mux26~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux26~0_combout  = (!\display_state_inst|seg_scan_inst|Equal6~6_combout  & ((\display_state_inst|seg_scan_inst|Equal5~1_combout  & (!\display_state_inst|seg_scan_inst|Decoder0~0_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal5~1_combout  & ((\display_state_inst|seg_scan_inst|col_sel[6]~7_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Decoder0~0_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal5~1_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[6]~7_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux26~0 .lut_mask = "0074";
defparam \display_state_inst|seg_scan_inst|Mux26~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux26~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux26~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux26~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \display_state_inst|seg_scan_inst|Mux26~1 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux26~1_combout  = (\display_state_inst|seg_scan_inst|col_sel[1]~6_combout ) # ((!\display_state_inst|seg_scan_inst|Equal11~1_combout  & ((\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ) # 
// (\display_state_inst|seg_scan_inst|Mux26~0_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Equal11~1_combout ),
	.datab(\display_state_inst|seg_scan_inst|col_sel[4]~9_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel[1]~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux26~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux26~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux26~1 .lut_mask = "f5f4";
defparam \display_state_inst|seg_scan_inst|Mux26~1 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux26~1 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux26~1 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux26~1 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux26~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \display_state_inst|seg_scan_inst|Mux26~2 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux26~2_combout  = (!\display_state_inst|seg_scan_inst|Equal10~6_combout  & ((\display_state_inst|seg_scan_inst|Equal12~5_combout  & (\display_state_inst|seg_scan_inst|Mux30~2_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal12~5_combout  & ((\display_state_inst|seg_scan_inst|Mux26~1_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|Mux30~2_combout ),
	.datab(\display_state_inst|seg_scan_inst|Equal12~5_combout ),
	.datac(\display_state_inst|seg_scan_inst|Equal10~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux26~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux26~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux26~2 .lut_mask = "0b08";
defparam \display_state_inst|seg_scan_inst|Mux26~2 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux26~2 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux26~2 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux26~2 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux26~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \display_state_inst|seg_scan_inst|Mux26~3 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux26~3_combout  = (\display_state_inst|num_reg [2] & ((\display_state_inst|seg_scan_inst|Mux31~0_combout ) # ((\display_state_inst|seg_scan_inst|Mux26~2_combout )))) # (!\display_state_inst|num_reg [2] & 
// (((\display_state_inst|seg_scan_inst|col_sel~4_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|num_reg [2]),
	.datab(\display_state_inst|seg_scan_inst|Mux31~0_combout ),
	.datac(\display_state_inst|seg_scan_inst|col_sel~4_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux26~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux26~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux26~3 .lut_mask = "fad8";
defparam \display_state_inst|seg_scan_inst|Mux26~3 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux26~3 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux26~3 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux26~3 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux26~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[6] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [6] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((\display_state_inst|seg_scan_inst|Mux26~3_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|col_sel [6]),
	.datac(\display_state_inst|seg_scan_inst|Mux26~3_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[6] .lut_mask = "f0cc";
defparam \display_state_inst|seg_scan_inst|col_sel[6] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[6] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[6] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[6] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \display_state_inst|seg_scan_inst|Mux25~0 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Mux25~0_combout  = (\display_state_inst|num_reg [2] & ((\display_state_inst|seg_scan_inst|Equal12~5_combout  & (\display_state_inst|seg_scan_inst|col_sel~0_combout )) # 
// (!\display_state_inst|seg_scan_inst|Equal12~5_combout  & ((\display_state_inst|seg_scan_inst|Equal6~6_combout )))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~0_combout ),
	.datab(\display_state_inst|num_reg [2]),
	.datac(\display_state_inst|seg_scan_inst|Equal12~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Equal6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Mux25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Mux25~0 .lut_mask = "8c80";
defparam \display_state_inst|seg_scan_inst|Mux25~0 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Mux25~0 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Mux25~0 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Mux25~0 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Mux25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \display_state_inst|seg_scan_inst|col_sel[7] (
// Equation(s):
// \display_state_inst|seg_scan_inst|col_sel [7] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((\display_state_inst|seg_scan_inst|Mux25~0_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|col_sel [7])))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel [7]),
	.datab(\display_state_inst|seg_scan_inst|Mux25~0_combout ),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|col_sel [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|col_sel[7] .lut_mask = "ccaa";
defparam \display_state_inst|seg_scan_inst|col_sel[7] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|col_sel[7] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|col_sel[7] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|col_sel[7] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|col_sel[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~4 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~4_combout  = (\display_state_inst|seg_scan_inst|count_r [0] & (((\display_state_inst|seg_scan_inst|count_r [1] & \display_state_inst|seg_scan_inst|count_r [2]))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [0]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|count_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~4 .lut_mask = "a000";
defparam \display_state_inst|seg_scan_inst|Decoder0~4 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~4 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~4 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~4 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[0] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [0] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((!\display_state_inst|seg_scan_inst|Decoder0~4_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|row_sel [0])))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|row_sel [0]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|Decoder0~4_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[0] .lut_mask = "0faa";
defparam \display_state_inst|seg_scan_inst|row_sel[0] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[0] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[0] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[0] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~5 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~5_combout  = (!\display_state_inst|seg_scan_inst|count_r [0] & (((\display_state_inst|seg_scan_inst|count_r [1] & \display_state_inst|seg_scan_inst|count_r [2]))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [0]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|count_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~5 .lut_mask = "5000";
defparam \display_state_inst|seg_scan_inst|Decoder0~5 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~5 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~5 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~5 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[1] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [1] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((!\display_state_inst|seg_scan_inst|Decoder0~5_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|row_sel [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|row_sel [1]),
	.datac(\display_state_inst|seg_scan_inst|Decoder0~5_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[1] .lut_mask = "0fcc";
defparam \display_state_inst|seg_scan_inst|row_sel[1] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[1] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[1] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[1] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~6 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~6_combout  = (\display_state_inst|seg_scan_inst|count_r [2] & (((!\display_state_inst|seg_scan_inst|count_r [1] & \display_state_inst|seg_scan_inst|count_r [0]))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [2]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~6 .lut_mask = "0a00";
defparam \display_state_inst|seg_scan_inst|Decoder0~6 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~6 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~6 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~6 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N9
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[2] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [2] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((!\display_state_inst|seg_scan_inst|Decoder0~6_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|row_sel [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|row_sel [2]),
	.datac(\display_state_inst|seg_scan_inst|Decoder0~6_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[2] .lut_mask = "0fcc";
defparam \display_state_inst|seg_scan_inst|row_sel[2] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[2] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[2] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[2] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[3] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [3] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & (!\display_state_inst|seg_scan_inst|Decoder0~1_combout )) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// ((\display_state_inst|seg_scan_inst|row_sel [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|Decoder0~1_combout ),
	.datac(\display_state_inst|seg_scan_inst|row_sel [3]),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[3] .lut_mask = "33f0";
defparam \display_state_inst|seg_scan_inst|row_sel[3] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[3] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[3] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[3] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[4] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [4] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & (!\display_state_inst|seg_scan_inst|col_sel~5_combout )) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// ((\display_state_inst|seg_scan_inst|row_sel [4]))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|col_sel~5_combout ),
	.datab(\display_state_inst|seg_scan_inst|row_sel [4]),
	.datac(vcc),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[4] .lut_mask = "55cc";
defparam \display_state_inst|seg_scan_inst|row_sel[4] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[4] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[4] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[4] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[5] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [5] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((!\display_state_inst|seg_scan_inst|Decoder0~2_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|row_sel [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|row_sel [5]),
	.datac(\display_state_inst|seg_scan_inst|Decoder0~2_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[5] .lut_mask = "0fcc";
defparam \display_state_inst|seg_scan_inst|row_sel[5] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[5] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[5] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[5] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[6] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [6] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & (!\display_state_inst|seg_scan_inst|Decoder0~3_combout )) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// ((\display_state_inst|seg_scan_inst|row_sel [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|Decoder0~3_combout ),
	.datac(\display_state_inst|seg_scan_inst|row_sel [6]),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[6] .lut_mask = "33f0";
defparam \display_state_inst|seg_scan_inst|row_sel[6] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[6] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[6] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[6] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \display_state_inst|seg_scan_inst|Decoder0~7 (
// Equation(s):
// \display_state_inst|seg_scan_inst|Decoder0~7_combout  = (!\display_state_inst|seg_scan_inst|count_r [2] & (((!\display_state_inst|seg_scan_inst|count_r [1] & !\display_state_inst|seg_scan_inst|count_r [0]))))

	.clk(gnd),
	.dataa(\display_state_inst|seg_scan_inst|count_r [2]),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [1]),
	.datad(\display_state_inst|seg_scan_inst|count_r [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|Decoder0~7 .lut_mask = "0005";
defparam \display_state_inst|seg_scan_inst|Decoder0~7 .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|Decoder0~7 .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|Decoder0~7 .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|Decoder0~7 .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \display_state_inst|seg_scan_inst|row_sel[7] (
// Equation(s):
// \display_state_inst|seg_scan_inst|row_sel [7] = ((GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & ((!\display_state_inst|seg_scan_inst|Decoder0~7_combout ))) # (!GLOBAL(\display_state_inst|seg_scan_inst|Mux16~9_combout ) & 
// (\display_state_inst|seg_scan_inst|row_sel [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|seg_scan_inst|row_sel [7]),
	.datac(\display_state_inst|seg_scan_inst|Decoder0~7_combout ),
	.datad(\display_state_inst|seg_scan_inst|Mux16~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|seg_scan_inst|row_sel [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|seg_scan_inst|row_sel[7] .lut_mask = "0fcc";
defparam \display_state_inst|seg_scan_inst|row_sel[7] .operation_mode = "normal";
defparam \display_state_inst|seg_scan_inst|row_sel[7] .output_mode = "comb_only";
defparam \display_state_inst|seg_scan_inst|row_sel[7] .register_cascade_mode = "off";
defparam \display_state_inst|seg_scan_inst|row_sel[7] .sum_lutc_input = "datac";
defparam \display_state_inst|seg_scan_inst|row_sel[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \seg_led_inst|divider_inst|Add0~140 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~140_combout  = \seg_led_inst|divider_inst|cnt_p [1] $ ((\display_state_inst|seg_scan_inst|count_r [0]))
// \seg_led_inst|divider_inst|Add0~142  = CARRY((\seg_led_inst|divider_inst|cnt_p [1] & (\display_state_inst|seg_scan_inst|count_r [0])))
// \seg_led_inst|divider_inst|Add0~142COUT1_156  = CARRY((\seg_led_inst|divider_inst|cnt_p [1] & (\display_state_inst|seg_scan_inst|count_r [0])))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [1]),
	.datab(\display_state_inst|seg_scan_inst|count_r [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~140_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~142 ),
	.cout1(\seg_led_inst|divider_inst|Add0~142COUT1_156 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~140 .lut_mask = "6688";
defparam \seg_led_inst|divider_inst|Add0~140 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~140 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~140 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~140 .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|Add0~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \seg_led_inst|divider_inst|Add0~145 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~145_combout  = (\seg_led_inst|divider_inst|cnt_p [2] $ ((\seg_led_inst|divider_inst|Add0~142 )))
// \seg_led_inst|divider_inst|Add0~147  = CARRY(((!\seg_led_inst|divider_inst|Add0~142 ) # (!\seg_led_inst|divider_inst|cnt_p [2])))
// \seg_led_inst|divider_inst|Add0~147COUT1_157  = CARRY(((!\seg_led_inst|divider_inst|Add0~142COUT1_156 ) # (!\seg_led_inst|divider_inst|cnt_p [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\seg_led_inst|divider_inst|Add0~142 ),
	.cin1(\seg_led_inst|divider_inst|Add0~142COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~145_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~147 ),
	.cout1(\seg_led_inst|divider_inst|Add0~147COUT1_157 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~145 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~145 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~145 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~145 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~145 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~145 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~145 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \seg_led_inst|divider_inst|Add0~150 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~150_combout  = (\seg_led_inst|divider_inst|cnt_p [3] $ ((!\seg_led_inst|divider_inst|Add0~147 )))
// \seg_led_inst|divider_inst|Add0~152  = CARRY(((\seg_led_inst|divider_inst|cnt_p [3] & !\seg_led_inst|divider_inst|Add0~147 )))
// \seg_led_inst|divider_inst|Add0~152COUT1_158  = CARRY(((\seg_led_inst|divider_inst|cnt_p [3] & !\seg_led_inst|divider_inst|Add0~147COUT1_157 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\seg_led_inst|divider_inst|Add0~147 ),
	.cin1(\seg_led_inst|divider_inst|Add0~147COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~150_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~152 ),
	.cout1(\seg_led_inst|divider_inst|Add0~152COUT1_158 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~150 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~150 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~150 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~150 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~150 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~150 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~150 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \seg_led_inst|divider_inst|Add0~135 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~135_combout  = (\seg_led_inst|divider_inst|cnt_p [4] $ ((\seg_led_inst|divider_inst|Add0~152 )))
// \seg_led_inst|divider_inst|Add0~137  = CARRY(((!\seg_led_inst|divider_inst|Add0~152 ) # (!\seg_led_inst|divider_inst|cnt_p [4])))
// \seg_led_inst|divider_inst|Add0~137COUT1_159  = CARRY(((!\seg_led_inst|divider_inst|Add0~152COUT1_158 ) # (!\seg_led_inst|divider_inst|cnt_p [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\seg_led_inst|divider_inst|Add0~152 ),
	.cin1(\seg_led_inst|divider_inst|Add0~152COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~137 ),
	.cout1(\seg_led_inst|divider_inst|Add0~137COUT1_159 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~135 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~135 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~135 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~135 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~135 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~135 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~135 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \seg_led_inst|divider_inst|cnt_p[4] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [4] = DFFEAS((((\seg_led_inst|divider_inst|Add0~135_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~135_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[4] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[4] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[4] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[4] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[4] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \seg_led_inst|divider_inst|Add0~130 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~130_combout  = \seg_led_inst|divider_inst|cnt_p [5] $ ((((!\seg_led_inst|divider_inst|Add0~137 ))))
// \seg_led_inst|divider_inst|Add0~132  = CARRY((\seg_led_inst|divider_inst|cnt_p [5] & ((!\seg_led_inst|divider_inst|Add0~137COUT1_159 ))))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\seg_led_inst|divider_inst|Add0~137 ),
	.cin1(\seg_led_inst|divider_inst|Add0~137COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~130_combout ),
	.regout(),
	.cout(\seg_led_inst|divider_inst|Add0~132 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~130 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~130 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~130 .lut_mask = "a50a";
defparam \seg_led_inst|divider_inst|Add0~130 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~130 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~130 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~130 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \seg_led_inst|divider_inst|cnt_p[5] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [5] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~130_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~130_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[5] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[5] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[5] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[5] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[5] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \seg_led_inst|divider_inst|Add0~125 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~125_combout  = (\seg_led_inst|divider_inst|cnt_p [6] $ ((\seg_led_inst|divider_inst|Add0~132 )))
// \seg_led_inst|divider_inst|Add0~127  = CARRY(((!\seg_led_inst|divider_inst|Add0~132 ) # (!\seg_led_inst|divider_inst|cnt_p [6])))
// \seg_led_inst|divider_inst|Add0~127COUT1_160  = CARRY(((!\seg_led_inst|divider_inst|Add0~132 ) # (!\seg_led_inst|divider_inst|cnt_p [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~132 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~127 ),
	.cout1(\seg_led_inst|divider_inst|Add0~127COUT1_160 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~125 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~125 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~125 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~125 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~125 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~125 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \seg_led_inst|divider_inst|cnt_p[6] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [6] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~125_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~125_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[6] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[6] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[6] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[6] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[6] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \seg_led_inst|divider_inst|Add0~120 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~120_combout  = (\seg_led_inst|divider_inst|cnt_p [7] $ ((!(!\seg_led_inst|divider_inst|Add0~132  & \seg_led_inst|divider_inst|Add0~127 ) # (\seg_led_inst|divider_inst|Add0~132  & \seg_led_inst|divider_inst|Add0~127COUT1_160 
// ))))
// \seg_led_inst|divider_inst|Add0~122  = CARRY(((\seg_led_inst|divider_inst|cnt_p [7] & !\seg_led_inst|divider_inst|Add0~127 )))
// \seg_led_inst|divider_inst|Add0~122COUT1_161  = CARRY(((\seg_led_inst|divider_inst|cnt_p [7] & !\seg_led_inst|divider_inst|Add0~127COUT1_160 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~132 ),
	.cin0(\seg_led_inst|divider_inst|Add0~127 ),
	.cin1(\seg_led_inst|divider_inst|Add0~127COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~122 ),
	.cout1(\seg_led_inst|divider_inst|Add0~122COUT1_161 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~120 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~120 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~120 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~120 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~120 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~120 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~120 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~120 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \seg_led_inst|divider_inst|cnt_p[7] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~7  = (!\seg_led_inst|divider_inst|cnt_p [5] & (!\seg_led_inst|divider_inst|cnt_p [6] & (!F2_cnt_p[7] & !\seg_led_inst|divider_inst|cnt_p [4])))
// \seg_led_inst|divider_inst|cnt_p [7] = DFFEAS(\seg_led_inst|divider_inst|Equal0~7 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~120_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [5]),
	.datab(\seg_led_inst|divider_inst|cnt_p [6]),
	.datac(\seg_led_inst|divider_inst|Add0~120_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [4]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~7 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[7] .lut_mask = "0001";
defparam \seg_led_inst|divider_inst|cnt_p[7] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[7] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[7] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[7] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \seg_led_inst|divider_inst|Add0~115 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~115_combout  = \seg_led_inst|divider_inst|cnt_p [8] $ (((((!\seg_led_inst|divider_inst|Add0~132  & \seg_led_inst|divider_inst|Add0~122 ) # (\seg_led_inst|divider_inst|Add0~132  & \seg_led_inst|divider_inst|Add0~122COUT1_161 
// )))))
// \seg_led_inst|divider_inst|Add0~117  = CARRY(((!\seg_led_inst|divider_inst|Add0~122 )) # (!\seg_led_inst|divider_inst|cnt_p [8]))
// \seg_led_inst|divider_inst|Add0~117COUT1_162  = CARRY(((!\seg_led_inst|divider_inst|Add0~122COUT1_161 )) # (!\seg_led_inst|divider_inst|cnt_p [8]))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~132 ),
	.cin0(\seg_led_inst|divider_inst|Add0~122 ),
	.cin1(\seg_led_inst|divider_inst|Add0~122COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~117 ),
	.cout1(\seg_led_inst|divider_inst|Add0~117COUT1_162 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~115 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~115 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~115 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~115 .lut_mask = "5a5f";
defparam \seg_led_inst|divider_inst|Add0~115 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~115 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~115 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~115 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \seg_led_inst|divider_inst|cnt_p[8] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [8] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~115_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~115_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[8] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[8] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[8] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[8] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[8] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \seg_led_inst|divider_inst|Add0~110 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~110_combout  = (\seg_led_inst|divider_inst|cnt_p [9] $ ((!(!\seg_led_inst|divider_inst|Add0~132  & \seg_led_inst|divider_inst|Add0~117 ) # (\seg_led_inst|divider_inst|Add0~132  & \seg_led_inst|divider_inst|Add0~117COUT1_162 
// ))))
// \seg_led_inst|divider_inst|Add0~112  = CARRY(((\seg_led_inst|divider_inst|cnt_p [9] & !\seg_led_inst|divider_inst|Add0~117 )))
// \seg_led_inst|divider_inst|Add0~112COUT1_163  = CARRY(((\seg_led_inst|divider_inst|cnt_p [9] & !\seg_led_inst|divider_inst|Add0~117COUT1_162 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~132 ),
	.cin0(\seg_led_inst|divider_inst|Add0~117 ),
	.cin1(\seg_led_inst|divider_inst|Add0~117COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~112 ),
	.cout1(\seg_led_inst|divider_inst|Add0~112COUT1_163 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~110 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~110 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~110 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~110 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~110 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~110 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~110 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~110 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \seg_led_inst|divider_inst|cnt_p[9] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [9] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~110_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~110_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[9] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[9] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[9] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[9] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[9] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \seg_led_inst|divider_inst|Add0~105 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~105_combout  = \seg_led_inst|divider_inst|cnt_p [10] $ (((((!\seg_led_inst|divider_inst|Add0~132  & \seg_led_inst|divider_inst|Add0~112 ) # (\seg_led_inst|divider_inst|Add0~132  & 
// \seg_led_inst|divider_inst|Add0~112COUT1_163 )))))
// \seg_led_inst|divider_inst|Add0~107  = CARRY(((!\seg_led_inst|divider_inst|Add0~112COUT1_163 )) # (!\seg_led_inst|divider_inst|cnt_p [10]))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~132 ),
	.cin0(\seg_led_inst|divider_inst|Add0~112 ),
	.cin1(\seg_led_inst|divider_inst|Add0~112COUT1_163 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~105_combout ),
	.regout(),
	.cout(\seg_led_inst|divider_inst|Add0~107 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~105 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~105 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~105 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~105 .lut_mask = "5a5f";
defparam \seg_led_inst|divider_inst|Add0~105 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~105 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~105 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~105 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \seg_led_inst|divider_inst|cnt_p[10] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [10] = DFFEAS((((\seg_led_inst|divider_inst|Add0~105_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~105_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[10] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[10] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[10] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[10] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[10] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \seg_led_inst|divider_inst|cnt_p[11] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~6  = (!\seg_led_inst|divider_inst|cnt_p [9] & (!\seg_led_inst|divider_inst|cnt_p [10] & (!F2_cnt_p[11] & !\seg_led_inst|divider_inst|cnt_p [8])))
// \seg_led_inst|divider_inst|cnt_p [11] = DFFEAS(\seg_led_inst|divider_inst|Equal0~6 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~100_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [9]),
	.datab(\seg_led_inst|divider_inst|cnt_p [10]),
	.datac(\seg_led_inst|divider_inst|Add0~100_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [8]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~6 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[11] .lut_mask = "0001";
defparam \seg_led_inst|divider_inst|cnt_p[11] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[11] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[11] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[11] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \seg_led_inst|divider_inst|Add0~100 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~100_combout  = (\seg_led_inst|divider_inst|cnt_p [11] $ ((!\seg_led_inst|divider_inst|Add0~107 )))
// \seg_led_inst|divider_inst|Add0~102  = CARRY(((\seg_led_inst|divider_inst|cnt_p [11] & !\seg_led_inst|divider_inst|Add0~107 )))
// \seg_led_inst|divider_inst|Add0~102COUT1_164  = CARRY(((\seg_led_inst|divider_inst|cnt_p [11] & !\seg_led_inst|divider_inst|Add0~107 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~107 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~102 ),
	.cout1(\seg_led_inst|divider_inst|Add0~102COUT1_164 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~100 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~100 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~100 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~100 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~100 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~100 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \seg_led_inst|divider_inst|Add0~95 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~95_combout  = (\seg_led_inst|divider_inst|cnt_p [12] $ (((!\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~102 ) # (\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~102COUT1_164 
// ))))
// \seg_led_inst|divider_inst|Add0~97  = CARRY(((!\seg_led_inst|divider_inst|Add0~102 ) # (!\seg_led_inst|divider_inst|cnt_p [12])))
// \seg_led_inst|divider_inst|Add0~97COUT1_165  = CARRY(((!\seg_led_inst|divider_inst|Add0~102COUT1_164 ) # (!\seg_led_inst|divider_inst|cnt_p [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~107 ),
	.cin0(\seg_led_inst|divider_inst|Add0~102 ),
	.cin1(\seg_led_inst|divider_inst|Add0~102COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~97 ),
	.cout1(\seg_led_inst|divider_inst|Add0~97COUT1_165 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~95 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~95 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~95 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~95 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~95 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~95 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~95 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~95 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \seg_led_inst|divider_inst|cnt_p[12] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [12] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~95_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~95_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[12] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[12] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[12] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[12] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[12] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \seg_led_inst|divider_inst|Add0~90 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~90_combout  = \seg_led_inst|divider_inst|cnt_p [13] $ ((((!(!\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~97 ) # (\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~97COUT1_165 
// )))))
// \seg_led_inst|divider_inst|Add0~92  = CARRY((\seg_led_inst|divider_inst|cnt_p [13] & ((!\seg_led_inst|divider_inst|Add0~97 ))))
// \seg_led_inst|divider_inst|Add0~92COUT1_166  = CARRY((\seg_led_inst|divider_inst|cnt_p [13] & ((!\seg_led_inst|divider_inst|Add0~97COUT1_165 ))))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~107 ),
	.cin0(\seg_led_inst|divider_inst|Add0~97 ),
	.cin1(\seg_led_inst|divider_inst|Add0~97COUT1_165 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~92 ),
	.cout1(\seg_led_inst|divider_inst|Add0~92COUT1_166 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~90 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~90 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~90 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~90 .lut_mask = "a50a";
defparam \seg_led_inst|divider_inst|Add0~90 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~90 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~90 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~90 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \seg_led_inst|divider_inst|cnt_p[13] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [13] = DFFEAS((((\seg_led_inst|divider_inst|Add0~90_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~90_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[13] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[13] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[13] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[13] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[13] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \seg_led_inst|divider_inst|Add0~85 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~85_combout  = \seg_led_inst|divider_inst|cnt_p [14] $ (((((!\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~92 ) # (\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~92COUT1_166 
// )))))
// \seg_led_inst|divider_inst|Add0~87  = CARRY(((!\seg_led_inst|divider_inst|Add0~92 )) # (!\seg_led_inst|divider_inst|cnt_p [14]))
// \seg_led_inst|divider_inst|Add0~87COUT1_167  = CARRY(((!\seg_led_inst|divider_inst|Add0~92COUT1_166 )) # (!\seg_led_inst|divider_inst|cnt_p [14]))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~107 ),
	.cin0(\seg_led_inst|divider_inst|Add0~92 ),
	.cin1(\seg_led_inst|divider_inst|Add0~92COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~87 ),
	.cout1(\seg_led_inst|divider_inst|Add0~87COUT1_167 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~85 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~85 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~85 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~85 .lut_mask = "5a5f";
defparam \seg_led_inst|divider_inst|Add0~85 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~85 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~85 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~85 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \seg_led_inst|divider_inst|cnt_p[14] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [14] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~85_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~85_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[14] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[14] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[14] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[14] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[14] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxii_lcell \seg_led_inst|divider_inst|cnt_p[15] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~5  = (!\seg_led_inst|divider_inst|cnt_p [12] & (!\seg_led_inst|divider_inst|cnt_p [13] & (!F2_cnt_p[15] & !\seg_led_inst|divider_inst|cnt_p [14])))
// \seg_led_inst|divider_inst|cnt_p [15] = DFFEAS(\seg_led_inst|divider_inst|Equal0~5 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~80_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [12]),
	.datab(\seg_led_inst|divider_inst|cnt_p [13]),
	.datac(\seg_led_inst|divider_inst|Add0~80_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [14]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~5 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[15] .lut_mask = "0001";
defparam \seg_led_inst|divider_inst|cnt_p[15] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[15] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[15] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[15] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \seg_led_inst|divider_inst|Add0~80 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~80_combout  = \seg_led_inst|divider_inst|cnt_p [15] $ ((((!(!\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~87 ) # (\seg_led_inst|divider_inst|Add0~107  & \seg_led_inst|divider_inst|Add0~87COUT1_167 
// )))))
// \seg_led_inst|divider_inst|Add0~82  = CARRY((\seg_led_inst|divider_inst|cnt_p [15] & ((!\seg_led_inst|divider_inst|Add0~87COUT1_167 ))))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~107 ),
	.cin0(\seg_led_inst|divider_inst|Add0~87 ),
	.cin1(\seg_led_inst|divider_inst|Add0~87COUT1_167 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~80_combout ),
	.regout(),
	.cout(\seg_led_inst|divider_inst|Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~80 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~80 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~80 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~80 .lut_mask = "a50a";
defparam \seg_led_inst|divider_inst|Add0~80 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~80 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~80 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~80 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \seg_led_inst|divider_inst|Add0~75 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~75_combout  = \seg_led_inst|divider_inst|cnt_p [16] $ ((((\seg_led_inst|divider_inst|Add0~82 ))))
// \seg_led_inst|divider_inst|Add0~77  = CARRY(((!\seg_led_inst|divider_inst|Add0~82 )) # (!\seg_led_inst|divider_inst|cnt_p [16]))
// \seg_led_inst|divider_inst|Add0~77COUT1_168  = CARRY(((!\seg_led_inst|divider_inst|Add0~82 )) # (!\seg_led_inst|divider_inst|cnt_p [16]))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~77 ),
	.cout1(\seg_led_inst|divider_inst|Add0~77COUT1_168 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~75 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~75 .lut_mask = "5a5f";
defparam \seg_led_inst|divider_inst|Add0~75 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~75 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~75 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~75 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \seg_led_inst|divider_inst|cnt_p[16] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [16] = DFFEAS((((\seg_led_inst|divider_inst|Add0~75_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~75_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[16] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[16] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[16] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[16] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[16] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \seg_led_inst|divider_inst|Add0~70 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~70_combout  = (\seg_led_inst|divider_inst|cnt_p [17] $ ((!(!\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~77 ) # (\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~77COUT1_168 
// ))))
// \seg_led_inst|divider_inst|Add0~72  = CARRY(((\seg_led_inst|divider_inst|cnt_p [17] & !\seg_led_inst|divider_inst|Add0~77 )))
// \seg_led_inst|divider_inst|Add0~72COUT1_169  = CARRY(((\seg_led_inst|divider_inst|cnt_p [17] & !\seg_led_inst|divider_inst|Add0~77COUT1_168 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~82 ),
	.cin0(\seg_led_inst|divider_inst|Add0~77 ),
	.cin1(\seg_led_inst|divider_inst|Add0~77COUT1_168 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~72 ),
	.cout1(\seg_led_inst|divider_inst|Add0~72COUT1_169 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~70 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~70 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~70 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~70 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~70 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~70 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~70 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~70 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \seg_led_inst|divider_inst|cnt_p[17] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [17] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~70_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~70_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[17] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[17] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[17] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[17] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[17] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \seg_led_inst|divider_inst|Add0~65 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~65_combout  = \seg_led_inst|divider_inst|cnt_p [18] $ (((((!\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~72 ) # (\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~72COUT1_169 
// )))))
// \seg_led_inst|divider_inst|Add0~67  = CARRY(((!\seg_led_inst|divider_inst|Add0~72 )) # (!\seg_led_inst|divider_inst|cnt_p [18]))
// \seg_led_inst|divider_inst|Add0~67COUT1_170  = CARRY(((!\seg_led_inst|divider_inst|Add0~72COUT1_169 )) # (!\seg_led_inst|divider_inst|cnt_p [18]))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~82 ),
	.cin0(\seg_led_inst|divider_inst|Add0~72 ),
	.cin1(\seg_led_inst|divider_inst|Add0~72COUT1_169 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~67 ),
	.cout1(\seg_led_inst|divider_inst|Add0~67COUT1_170 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~65 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~65 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~65 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~65 .lut_mask = "5a5f";
defparam \seg_led_inst|divider_inst|Add0~65 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~65 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~65 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~65 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \seg_led_inst|divider_inst|cnt_p[18] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [18] = DFFEAS((((\seg_led_inst|divider_inst|Add0~65_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~65_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[18] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[18] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[18] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[18] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[18] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \seg_led_inst|divider_inst|Add0~60 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~60_combout  = (\seg_led_inst|divider_inst|cnt_p [19] $ ((!(!\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~67 ) # (\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~67COUT1_170 
// ))))
// \seg_led_inst|divider_inst|Add0~62  = CARRY(((\seg_led_inst|divider_inst|cnt_p [19] & !\seg_led_inst|divider_inst|Add0~67 )))
// \seg_led_inst|divider_inst|Add0~62COUT1_171  = CARRY(((\seg_led_inst|divider_inst|cnt_p [19] & !\seg_led_inst|divider_inst|Add0~67COUT1_170 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~82 ),
	.cin0(\seg_led_inst|divider_inst|Add0~67 ),
	.cin1(\seg_led_inst|divider_inst|Add0~67COUT1_170 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~62 ),
	.cout1(\seg_led_inst|divider_inst|Add0~62COUT1_171 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~60 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~60 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~60 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~60 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~60 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~60 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~60 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~60 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxii_lcell \seg_led_inst|divider_inst|cnt_p[19] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~3  = (!\seg_led_inst|divider_inst|cnt_p [17] & (!\seg_led_inst|divider_inst|cnt_p [18] & (!F2_cnt_p[19] & !\seg_led_inst|divider_inst|cnt_p [16])))
// \seg_led_inst|divider_inst|cnt_p [19] = DFFEAS(\seg_led_inst|divider_inst|Equal0~3 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~60_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [17]),
	.datab(\seg_led_inst|divider_inst|cnt_p [18]),
	.datac(\seg_led_inst|divider_inst|Add0~60_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [16]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~3 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[19] .lut_mask = "0001";
defparam \seg_led_inst|divider_inst|cnt_p[19] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[19] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[19] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[19] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \seg_led_inst|divider_inst|Add0~55 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~55_combout  = \seg_led_inst|divider_inst|cnt_p [20] $ (((((!\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~62 ) # (\seg_led_inst|divider_inst|Add0~82  & \seg_led_inst|divider_inst|Add0~62COUT1_171 
// )))))
// \seg_led_inst|divider_inst|Add0~57  = CARRY(((!\seg_led_inst|divider_inst|Add0~62COUT1_171 )) # (!\seg_led_inst|divider_inst|cnt_p [20]))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~82 ),
	.cin0(\seg_led_inst|divider_inst|Add0~62 ),
	.cin1(\seg_led_inst|divider_inst|Add0~62COUT1_171 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~55_combout ),
	.regout(),
	.cout(\seg_led_inst|divider_inst|Add0~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~55 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~55 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~55 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~55 .lut_mask = "5a5f";
defparam \seg_led_inst|divider_inst|Add0~55 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~55 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~55 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~55 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \seg_led_inst|divider_inst|cnt_p[20] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [20] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~55_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~55_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[20] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[20] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[20] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[20] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[20] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \seg_led_inst|divider_inst|Add0~50 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~50_combout  = (\seg_led_inst|divider_inst|cnt_p [21] $ ((!\seg_led_inst|divider_inst|Add0~57 )))
// \seg_led_inst|divider_inst|Add0~52  = CARRY(((\seg_led_inst|divider_inst|cnt_p [21] & !\seg_led_inst|divider_inst|Add0~57 )))
// \seg_led_inst|divider_inst|Add0~52COUT1_172  = CARRY(((\seg_led_inst|divider_inst|cnt_p [21] & !\seg_led_inst|divider_inst|Add0~57 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~52 ),
	.cout1(\seg_led_inst|divider_inst|Add0~52COUT1_172 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~50 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~50 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~50 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~50 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~50 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~50 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \seg_led_inst|divider_inst|cnt_p[21] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [21] = DFFEAS((((\seg_led_inst|divider_inst|Add0~50_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~50_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[21] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[21] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[21] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[21] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[21] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \seg_led_inst|divider_inst|Add0~45 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~45_combout  = (\seg_led_inst|divider_inst|cnt_p [22] $ (((!\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~52 ) # (\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~52COUT1_172 ))))
// \seg_led_inst|divider_inst|Add0~47  = CARRY(((!\seg_led_inst|divider_inst|Add0~52 ) # (!\seg_led_inst|divider_inst|cnt_p [22])))
// \seg_led_inst|divider_inst|Add0~47COUT1_173  = CARRY(((!\seg_led_inst|divider_inst|Add0~52COUT1_172 ) # (!\seg_led_inst|divider_inst|cnt_p [22])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~57 ),
	.cin0(\seg_led_inst|divider_inst|Add0~52 ),
	.cin1(\seg_led_inst|divider_inst|Add0~52COUT1_172 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~47 ),
	.cout1(\seg_led_inst|divider_inst|Add0~47COUT1_173 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~45 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~45 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~45 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~45 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~45 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~45 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~45 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~45 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \seg_led_inst|divider_inst|cnt_p[22] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [22] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~45_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~45_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[22] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[22] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[22] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[22] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[22] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \seg_led_inst|divider_inst|Add0~40 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~40_combout  = (\seg_led_inst|divider_inst|cnt_p [23] $ ((!(!\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~47 ) # (\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~47COUT1_173 
// ))))
// \seg_led_inst|divider_inst|Add0~42  = CARRY(((\seg_led_inst|divider_inst|cnt_p [23] & !\seg_led_inst|divider_inst|Add0~47 )))
// \seg_led_inst|divider_inst|Add0~42COUT1_174  = CARRY(((\seg_led_inst|divider_inst|cnt_p [23] & !\seg_led_inst|divider_inst|Add0~47COUT1_173 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~57 ),
	.cin0(\seg_led_inst|divider_inst|Add0~47 ),
	.cin1(\seg_led_inst|divider_inst|Add0~47COUT1_173 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~42 ),
	.cout1(\seg_led_inst|divider_inst|Add0~42COUT1_174 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~40 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~40 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~40 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~40 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~40 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~40 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~40 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~40 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \seg_led_inst|divider_inst|cnt_p[23] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~2  = (!\seg_led_inst|divider_inst|cnt_p [21] & (!\seg_led_inst|divider_inst|cnt_p [22] & (!F2_cnt_p[23] & !\seg_led_inst|divider_inst|cnt_p [20])))
// \seg_led_inst|divider_inst|cnt_p [23] = DFFEAS(\seg_led_inst|divider_inst|Equal0~2 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~40_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [21]),
	.datab(\seg_led_inst|divider_inst|cnt_p [22]),
	.datac(\seg_led_inst|divider_inst|Add0~40_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [20]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~2 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[23] .lut_mask = "0001";
defparam \seg_led_inst|divider_inst|cnt_p[23] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[23] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[23] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[23] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \seg_led_inst|divider_inst|Add0~35 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~35_combout  = (\seg_led_inst|divider_inst|cnt_p [24] $ (((!\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~42 ) # (\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~42COUT1_174 ))))
// \seg_led_inst|divider_inst|Add0~37  = CARRY(((!\seg_led_inst|divider_inst|Add0~42 ) # (!\seg_led_inst|divider_inst|cnt_p [24])))
// \seg_led_inst|divider_inst|Add0~37COUT1_175  = CARRY(((!\seg_led_inst|divider_inst|Add0~42COUT1_174 ) # (!\seg_led_inst|divider_inst|cnt_p [24])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~57 ),
	.cin0(\seg_led_inst|divider_inst|Add0~42 ),
	.cin1(\seg_led_inst|divider_inst|Add0~42COUT1_174 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~37 ),
	.cout1(\seg_led_inst|divider_inst|Add0~37COUT1_175 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~35 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~35 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~35 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~35 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~35 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~35 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~35 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~35 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxii_lcell \seg_led_inst|divider_inst|cnt_p[24] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [24] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~35_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~35_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[24] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[24] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[24] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[24] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[24] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \seg_led_inst|divider_inst|Add0~30 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~30_combout  = (\seg_led_inst|divider_inst|cnt_p [25] $ ((!(!\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~37 ) # (\seg_led_inst|divider_inst|Add0~57  & \seg_led_inst|divider_inst|Add0~37COUT1_175 
// ))))
// \seg_led_inst|divider_inst|Add0~32  = CARRY(((\seg_led_inst|divider_inst|cnt_p [25] & !\seg_led_inst|divider_inst|Add0~37COUT1_175 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~57 ),
	.cin0(\seg_led_inst|divider_inst|Add0~37 ),
	.cin1(\seg_led_inst|divider_inst|Add0~37COUT1_175 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~30_combout ),
	.regout(),
	.cout(\seg_led_inst|divider_inst|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~30 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~30 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~30 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~30 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~30 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~30 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~30 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~30 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxii_lcell \seg_led_inst|divider_inst|cnt_p[25] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [25] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~30_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~30_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[25] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[25] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[25] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[25] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[25] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \seg_led_inst|divider_inst|Add0~25 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~25_combout  = (\seg_led_inst|divider_inst|cnt_p [26] $ ((\seg_led_inst|divider_inst|Add0~32 )))
// \seg_led_inst|divider_inst|Add0~27  = CARRY(((!\seg_led_inst|divider_inst|Add0~32 ) # (!\seg_led_inst|divider_inst|cnt_p [26])))
// \seg_led_inst|divider_inst|Add0~27COUT1_176  = CARRY(((!\seg_led_inst|divider_inst|Add0~32 ) # (!\seg_led_inst|divider_inst|cnt_p [26])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~27 ),
	.cout1(\seg_led_inst|divider_inst|Add0~27COUT1_176 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~25 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~25 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~25 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~25 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~25 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~25 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxii_lcell \seg_led_inst|divider_inst|cnt_p[26] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [26] = DFFEAS((((\seg_led_inst|divider_inst|Add0~25_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~25_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[26] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[26] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[26] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[26] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[26] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxii_lcell \seg_led_inst|divider_inst|cnt_p[27] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~1  = (!\seg_led_inst|divider_inst|cnt_p [24] & (!\seg_led_inst|divider_inst|cnt_p [26] & (!F2_cnt_p[27] & !\seg_led_inst|divider_inst|cnt_p [25])))
// \seg_led_inst|divider_inst|cnt_p [27] = DFFEAS(\seg_led_inst|divider_inst|Equal0~1 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~20_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [24]),
	.datab(\seg_led_inst|divider_inst|cnt_p [26]),
	.datac(\seg_led_inst|divider_inst|Add0~20_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [25]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~1 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[27] .lut_mask = "0001";
defparam \seg_led_inst|divider_inst|cnt_p[27] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[27] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[27] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[27] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \seg_led_inst|divider_inst|Add0~20 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~20_combout  = (\seg_led_inst|divider_inst|cnt_p [27] $ ((!(!\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~27 ) # (\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~27COUT1_176 
// ))))
// \seg_led_inst|divider_inst|Add0~22  = CARRY(((\seg_led_inst|divider_inst|cnt_p [27] & !\seg_led_inst|divider_inst|Add0~27 )))
// \seg_led_inst|divider_inst|Add0~22COUT1_177  = CARRY(((\seg_led_inst|divider_inst|cnt_p [27] & !\seg_led_inst|divider_inst|Add0~27COUT1_176 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~32 ),
	.cin0(\seg_led_inst|divider_inst|Add0~27 ),
	.cin1(\seg_led_inst|divider_inst|Add0~27COUT1_176 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~22 ),
	.cout1(\seg_led_inst|divider_inst|Add0~22COUT1_177 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~20 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~20 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~20 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~20 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~20 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~20 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~20 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~20 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \seg_led_inst|divider_inst|Add0~15 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~15_combout  = \seg_led_inst|divider_inst|cnt_p [28] $ (((((!\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~22 ) # (\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~22COUT1_177 
// )))))
// \seg_led_inst|divider_inst|Add0~17  = CARRY(((!\seg_led_inst|divider_inst|Add0~22 )) # (!\seg_led_inst|divider_inst|cnt_p [28]))
// \seg_led_inst|divider_inst|Add0~17COUT1_178  = CARRY(((!\seg_led_inst|divider_inst|Add0~22COUT1_177 )) # (!\seg_led_inst|divider_inst|cnt_p [28]))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|cnt_p [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~32 ),
	.cin0(\seg_led_inst|divider_inst|Add0~22 ),
	.cin1(\seg_led_inst|divider_inst|Add0~22COUT1_177 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~17 ),
	.cout1(\seg_led_inst|divider_inst|Add0~17COUT1_178 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~15 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~15 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~15 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~15 .lut_mask = "5a5f";
defparam \seg_led_inst|divider_inst|Add0~15 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~15 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~15 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~15 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxii_lcell \seg_led_inst|divider_inst|cnt_p[28] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [28] = DFFEAS((((\seg_led_inst|divider_inst|Add0~15_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~15_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[28] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[28] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[28] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[28] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[28] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \seg_led_inst|divider_inst|Add0~10 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~10_combout  = (\seg_led_inst|divider_inst|cnt_p [29] $ ((!(!\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~17 ) # (\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~17COUT1_178 
// ))))
// \seg_led_inst|divider_inst|Add0~12  = CARRY(((\seg_led_inst|divider_inst|cnt_p [29] & !\seg_led_inst|divider_inst|Add0~17 )))
// \seg_led_inst|divider_inst|Add0~12COUT1_179  = CARRY(((\seg_led_inst|divider_inst|cnt_p [29] & !\seg_led_inst|divider_inst|Add0~17COUT1_178 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~32 ),
	.cin0(\seg_led_inst|divider_inst|Add0~17 ),
	.cin1(\seg_led_inst|divider_inst|Add0~17COUT1_178 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\seg_led_inst|divider_inst|Add0~12 ),
	.cout1(\seg_led_inst|divider_inst|Add0~12COUT1_179 ));
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~10 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~10 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~10 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~10 .lut_mask = "c30c";
defparam \seg_led_inst|divider_inst|Add0~10 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~10 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~10 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~10 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxii_lcell \seg_led_inst|divider_inst|cnt_p[29] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [29] = DFFEAS((((\seg_led_inst|divider_inst|Add0~10_combout ))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|Add0~10_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[29] .lut_mask = "ff00";
defparam \seg_led_inst|divider_inst|cnt_p[29] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[29] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[29] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[29] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \seg_led_inst|divider_inst|Add0~5 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~5_combout  = (\seg_led_inst|divider_inst|cnt_p [30] $ (((!\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~12 ) # (\seg_led_inst|divider_inst|Add0~32  & \seg_led_inst|divider_inst|Add0~12COUT1_179 ))))
// \seg_led_inst|divider_inst|Add0~7  = CARRY(((!\seg_led_inst|divider_inst|Add0~12COUT1_179 ) # (!\seg_led_inst|divider_inst|cnt_p [30])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|cnt_p [30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~32 ),
	.cin0(\seg_led_inst|divider_inst|Add0~12 ),
	.cin1(\seg_led_inst|divider_inst|Add0~12COUT1_179 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~5_combout ),
	.regout(),
	.cout(\seg_led_inst|divider_inst|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~5 .cin0_used = "true";
defparam \seg_led_inst|divider_inst|Add0~5 .cin1_used = "true";
defparam \seg_led_inst|divider_inst|Add0~5 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~5 .lut_mask = "3c3f";
defparam \seg_led_inst|divider_inst|Add0~5 .operation_mode = "arithmetic";
defparam \seg_led_inst|divider_inst|Add0~5 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~5 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~5 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxii_lcell \seg_led_inst|divider_inst|cnt_p[30] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [30] = DFFEAS(GND, GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~5_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Add0~5_combout ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[30] .lut_mask = "0000";
defparam \seg_led_inst|divider_inst|cnt_p[30] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[30] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[30] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[30] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxii_lcell \seg_led_inst|divider_inst|cnt_p[31] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~0  = (!\seg_led_inst|divider_inst|cnt_p [29] & (!\seg_led_inst|divider_inst|cnt_p [28] & (!F2_cnt_p[31] & !\seg_led_inst|divider_inst|cnt_p [30])))
// \seg_led_inst|divider_inst|cnt_p [31] = DFFEAS(\seg_led_inst|divider_inst|Equal0~0 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~0_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [29]),
	.datab(\seg_led_inst|divider_inst|cnt_p [28]),
	.datac(\seg_led_inst|divider_inst|Add0~0_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [30]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~0 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[31] .lut_mask = "0001";
defparam \seg_led_inst|divider_inst|cnt_p[31] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[31] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[31] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[31] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \seg_led_inst|divider_inst|Add0~0 (
// Equation(s):
// \seg_led_inst|divider_inst|Add0~0_combout  = ((\seg_led_inst|divider_inst|Add0~7  $ (!\seg_led_inst|divider_inst|cnt_p [31])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|divider_inst|cnt_p [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\seg_led_inst|divider_inst|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Add0~0 .cin_used = "true";
defparam \seg_led_inst|divider_inst|Add0~0 .lut_mask = "f00f";
defparam \seg_led_inst|divider_inst|Add0~0 .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|Add0~0 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Add0~0 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Add0~0 .sum_lutc_input = "cin";
defparam \seg_led_inst|divider_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxii_lcell \seg_led_inst|divider_inst|Equal0~4 (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~4_combout  = (\seg_led_inst|divider_inst|Equal0~1  & (\seg_led_inst|divider_inst|Equal0~0  & (\seg_led_inst|divider_inst|Equal0~3  & \seg_led_inst|divider_inst|Equal0~2 )))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|Equal0~1 ),
	.datab(\seg_led_inst|divider_inst|Equal0~0 ),
	.datac(\seg_led_inst|divider_inst|Equal0~3 ),
	.datad(\seg_led_inst|divider_inst|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Equal0~4 .lut_mask = "8000";
defparam \seg_led_inst|divider_inst|Equal0~4 .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|Equal0~4 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Equal0~4 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Equal0~4 .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \seg_led_inst|divider_inst|Equal0~8 (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~8_combout  = (\seg_led_inst|divider_inst|Equal0~6  & (\seg_led_inst|divider_inst|Equal0~7  & (\seg_led_inst|divider_inst|Equal0~5  & \seg_led_inst|divider_inst|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\seg_led_inst|divider_inst|Equal0~6 ),
	.datab(\seg_led_inst|divider_inst|Equal0~7 ),
	.datac(\seg_led_inst|divider_inst|Equal0~5 ),
	.datad(\seg_led_inst|divider_inst|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|Equal0~8 .lut_mask = "8000";
defparam \seg_led_inst|divider_inst|Equal0~8 .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|Equal0~8 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|Equal0~8 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|Equal0~8 .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \seg_led_inst|divider_inst|cnt_p[3] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [3] = DFFEAS((\seg_led_inst|divider_inst|Add0~150_combout  & (((!\seg_led_inst|divider_inst|Equal0~9 ) # (!\seg_led_inst|divider_inst|Equal0~8_combout )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|Add0~150_combout ),
	.datab(vcc),
	.datac(\seg_led_inst|divider_inst|Equal0~8_combout ),
	.datad(\seg_led_inst|divider_inst|Equal0~9 ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[3] .lut_mask = "0aaa";
defparam \seg_led_inst|divider_inst|cnt_p[3] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[3] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[3] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[3] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \seg_led_inst|divider_inst|cnt_p[2] (
// Equation(s):
// \seg_led_inst|divider_inst|Equal0~9  = (\display_state_inst|seg_scan_inst|count_r [0] & (!\seg_led_inst|divider_inst|cnt_p [1] & (!F2_cnt_p[2] & \seg_led_inst|divider_inst|cnt_p [3])))
// \seg_led_inst|divider_inst|cnt_p [2] = DFFEAS(\seg_led_inst|divider_inst|Equal0~9 , GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , \seg_led_inst|divider_inst|Add0~145_combout , , , VCC)

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|seg_scan_inst|count_r [0]),
	.datab(\seg_led_inst|divider_inst|cnt_p [1]),
	.datac(\seg_led_inst|divider_inst|Add0~145_combout ),
	.datad(\seg_led_inst|divider_inst|cnt_p [3]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|Equal0~9 ),
	.regout(\seg_led_inst|divider_inst|cnt_p [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[2] .lut_mask = "0200";
defparam \seg_led_inst|divider_inst|cnt_p[2] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[2] .output_mode = "reg_and_comb";
defparam \seg_led_inst|divider_inst|cnt_p[2] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[2] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|divider_inst|cnt_p[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \seg_led_inst|divider_inst|cnt_p[1] (
// Equation(s):
// \seg_led_inst|divider_inst|cnt_p [1] = DFFEAS(((\seg_led_inst|divider_inst|Add0~140_combout  & ((!\seg_led_inst|divider_inst|Equal0~8_combout ) # (!\seg_led_inst|divider_inst|Equal0~9 )))), GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\seg_led_inst|divider_inst|Equal0~9 ),
	.datac(\seg_led_inst|divider_inst|Equal0~8_combout ),
	.datad(\seg_led_inst|divider_inst|Add0~140_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|cnt_p [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|cnt_p[1] .lut_mask = "3f00";
defparam \seg_led_inst|divider_inst|cnt_p[1] .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|cnt_p[1] .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|cnt_p[1] .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|cnt_p[1] .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|cnt_p[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \seg_led_inst|divider_inst|LessThan0~0 (
// Equation(s):
// \seg_led_inst|divider_inst|LessThan0~0_combout  = (((!\display_state_inst|seg_scan_inst|count_r [0] & !\seg_led_inst|divider_inst|cnt_p [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|seg_scan_inst|count_r [0]),
	.datad(\seg_led_inst|divider_inst|cnt_p [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|divider_inst|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|LessThan0~0 .lut_mask = "000f";
defparam \seg_led_inst|divider_inst|LessThan0~0 .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|LessThan0~0 .output_mode = "comb_only";
defparam \seg_led_inst|divider_inst|LessThan0~0 .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|LessThan0~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \seg_led_inst|divider_inst|clk_p (
// Equation(s):
// \seg_led_inst|divider_inst|clk_p~regout  = DFFEAS((\seg_led_inst|divider_inst|cnt_p [3]) # (((\seg_led_inst|divider_inst|cnt_p [2] & !\seg_led_inst|divider_inst|LessThan0~0_combout )) # (!\seg_led_inst|divider_inst|Equal0~8_combout )), 
// GLOBAL(\sys_clk~combout ), !\sys_rst~combout , , , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\seg_led_inst|divider_inst|cnt_p [2]),
	.datab(\seg_led_inst|divider_inst|cnt_p [3]),
	.datac(\seg_led_inst|divider_inst|LessThan0~0_combout ),
	.datad(\seg_led_inst|divider_inst|Equal0~8_combout ),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|divider_inst|clk_p~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|divider_inst|clk_p .lut_mask = "ceff";
defparam \seg_led_inst|divider_inst|clk_p .operation_mode = "normal";
defparam \seg_led_inst|divider_inst|clk_p .output_mode = "reg_only";
defparam \seg_led_inst|divider_inst|clk_p .register_cascade_mode = "off";
defparam \seg_led_inst|divider_inst|clk_p .sum_lutc_input = "datac";
defparam \seg_led_inst|divider_inst|clk_p .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \seg_led_inst|sel_r[1] (
// Equation(s):
// \seg_led_inst|sel_r [1] = DFFEAS((((!\seg_led_inst|sel_r [0]))), GLOBAL(\seg_led_inst|divider_inst|clk_p~regout ), !\sys_rst~combout , , , , , , )

	.clk(\seg_led_inst|divider_inst|clk_p~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg_led_inst|sel_r [0]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|sel_r [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|sel_r[1] .lut_mask = "00ff";
defparam \seg_led_inst|sel_r[1] .operation_mode = "normal";
defparam \seg_led_inst|sel_r[1] .output_mode = "reg_only";
defparam \seg_led_inst|sel_r[1] .register_cascade_mode = "off";
defparam \seg_led_inst|sel_r[1] .sum_lutc_input = "datac";
defparam \seg_led_inst|sel_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \seg_led_inst|sel_r[2] (
// Equation(s):
// \seg_led_inst|Equal3~0  = (\seg_led_inst|sel_r [0] & (((D1_sel_r[2] & !\seg_led_inst|sel_r [1]))))
// \seg_led_inst|sel_r [2] = DFFEAS(\seg_led_inst|Equal3~0 , GLOBAL(\seg_led_inst|divider_inst|clk_p~regout ), !\sys_rst~combout , , , \seg_led_inst|sel_r [1], , , VCC)

	.clk(\seg_led_inst|divider_inst|clk_p~regout ),
	.dataa(\seg_led_inst|sel_r [0]),
	.datab(vcc),
	.datac(\seg_led_inst|sel_r [1]),
	.datad(\seg_led_inst|sel_r [1]),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|Equal3~0 ),
	.regout(\seg_led_inst|sel_r [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|sel_r[2] .lut_mask = "00a0";
defparam \seg_led_inst|sel_r[2] .operation_mode = "normal";
defparam \seg_led_inst|sel_r[2] .output_mode = "reg_and_comb";
defparam \seg_led_inst|sel_r[2] .register_cascade_mode = "off";
defparam \seg_led_inst|sel_r[2] .sum_lutc_input = "qfbk";
defparam \seg_led_inst|sel_r[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \seg_led_inst|sel_r[0] (
// Equation(s):
// \seg_led_inst|sel_r [0] = DFFEAS((((!\seg_led_inst|Equal3~0 ))), GLOBAL(\seg_led_inst|divider_inst|clk_p~regout ), !\sys_rst~combout , , , , , , )

	.clk(\seg_led_inst|divider_inst|clk_p~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seg_led_inst|Equal3~0 ),
	.datad(vcc),
	.aclr(\sys_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\seg_led_inst|sel_r [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|sel_r[0] .lut_mask = "0f0f";
defparam \seg_led_inst|sel_r[0] .operation_mode = "normal";
defparam \seg_led_inst|sel_r[0] .output_mode = "reg_only";
defparam \seg_led_inst|sel_r[0] .register_cascade_mode = "off";
defparam \seg_led_inst|sel_r[0] .sum_lutc_input = "datac";
defparam \seg_led_inst|sel_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \seg_led_inst|seg_led_r[7]~5 (
// Equation(s):
// \seg_led_inst|seg_led_r[7]~5_combout  = (\seg_led_inst|sel_r [0] & (\seg_led_inst|sel_r [2] $ ((\seg_led_inst|sel_r [1]))))

	.clk(gnd),
	.dataa(\seg_led_inst|sel_r [2]),
	.datab(\seg_led_inst|sel_r [0]),
	.datac(\seg_led_inst|sel_r [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[7]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[7]~5 .lut_mask = "4848";
defparam \seg_led_inst|seg_led_r[7]~5 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[7]~5 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[7]~5 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[7]~5 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[7]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \seg_led_inst|always2~0 (
// Equation(s):
// \seg_led_inst|always2~0_combout  = ((!\seg_led_inst|sel_r [2] & (!\seg_led_inst|sel_r [0] & !\seg_led_inst|sel_r [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|sel_r [2]),
	.datac(\seg_led_inst|sel_r [0]),
	.datad(\seg_led_inst|sel_r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|always2~0 .lut_mask = "0003";
defparam \seg_led_inst|always2~0 .operation_mode = "normal";
defparam \seg_led_inst|always2~0 .output_mode = "comb_only";
defparam \seg_led_inst|always2~0 .register_cascade_mode = "off";
defparam \seg_led_inst|always2~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \display_state_inst|Apparent_value~17 (
// Equation(s):
// \display_state_inst|Apparent_value~17_combout  = (\display_state_inst|Equal6~0  & (!\display_state_inst|Equal17~0_combout  & ((\display_state_inst|cnt_level [1]) # (\display_state_inst|cnt_level [0])))) # (!\display_state_inst|Equal6~0  & 
// (((\display_state_inst|cnt_level [1]))))

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|cnt_level [1]),
	.datac(\display_state_inst|cnt_level [0]),
	.datad(\display_state_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~17 .lut_mask = "54cc";
defparam \display_state_inst|Apparent_value~17 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~17 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~17 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~17 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \display_state_inst|Apparent_value~18 (
// Equation(s):
// \display_state_inst|Apparent_value~18_combout  = (\display_state_inst|cnt_level [2] & (((\display_state_inst|Apparent_value~17_combout )))) # (!\display_state_inst|cnt_level [2] & (\display_state_inst|Equal17~1  & (\display_state_inst|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [2]),
	.datab(\display_state_inst|Equal17~1 ),
	.datac(\display_state_inst|Equal0~0_combout ),
	.datad(\display_state_inst|Apparent_value~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~18 .lut_mask = "ea40";
defparam \display_state_inst|Apparent_value~18 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~18 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~18 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~18 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \display_state_inst|Apparent_value[3] (
// Equation(s):
// \display_state_inst|Apparent_value [3] = DFFEAS(((\display_state_inst|always7~0_combout ) # ((!\display_state_inst|cnt_level [3] & \display_state_inst|Apparent_value~18_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(\display_state_inst|always7~0_combout ),
	.datac(\display_state_inst|cnt_level [3]),
	.datad(\display_state_inst|Apparent_value~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|Apparent_value [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value[3] .lut_mask = "cfcc";
defparam \display_state_inst|Apparent_value[3] .operation_mode = "normal";
defparam \display_state_inst|Apparent_value[3] .output_mode = "reg_only";
defparam \display_state_inst|Apparent_value[3] .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value[3] .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \display_state_inst|Apparent_value~11 (
// Equation(s):
// \display_state_inst|Apparent_value~11_combout  = (!\display_state_inst|cnt_level [1] & (\display_state_inst|cnt_level [0] & (!\display_state_inst|Equal17~0_combout  & \display_state_inst|Equal12~0_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [1]),
	.datab(\display_state_inst|cnt_level [0]),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|Equal12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~11 .lut_mask = "0400";
defparam \display_state_inst|Apparent_value~11 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~11 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~11 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~11 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \display_state_inst|always7~12 (
// Equation(s):
// \display_state_inst|always7~12_combout  = (\display_state_inst|always7~6_combout  & (((\display_state_inst|count [1]) # (!\display_state_inst|count [0])) # (!\display_state_inst|Equal9~0 )))

	.clk(gnd),
	.dataa(\display_state_inst|Equal9~0 ),
	.datab(\display_state_inst|count [0]),
	.datac(\display_state_inst|count [1]),
	.datad(\display_state_inst|always7~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|always7~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|always7~12 .lut_mask = "f700";
defparam \display_state_inst|always7~12 .operation_mode = "normal";
defparam \display_state_inst|always7~12 .output_mode = "comb_only";
defparam \display_state_inst|always7~12 .register_cascade_mode = "off";
defparam \display_state_inst|always7~12 .sum_lutc_input = "datac";
defparam \display_state_inst|always7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \display_state_inst|Apparent_value~9 (
// Equation(s):
// \display_state_inst|Apparent_value~9_combout  = (!\display_state_inst|always7~7_combout  & (!\display_state_inst|always7~2_combout  & ((\display_state_inst|Equal9~1_combout ) # (!\display_state_inst|always7~4_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|Equal9~1_combout ),
	.datab(\display_state_inst|always7~7_combout ),
	.datac(\display_state_inst|always7~4_combout ),
	.datad(\display_state_inst|always7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~9 .lut_mask = "0023";
defparam \display_state_inst|Apparent_value~9 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~9 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~9 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~9 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \display_state_inst|Apparent_value~10 (
// Equation(s):
// \display_state_inst|Apparent_value~10_combout  = (\display_state_inst|always7~3_combout  & (!\display_state_inst|always7~8_combout  & (!\display_state_inst|always7~12_combout  & \display_state_inst|Apparent_value~9_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|always7~3_combout ),
	.datab(\display_state_inst|always7~8_combout ),
	.datac(\display_state_inst|always7~12_combout ),
	.datad(\display_state_inst|Apparent_value~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~10 .lut_mask = "0200";
defparam \display_state_inst|Apparent_value~10 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~10 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~10 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~10 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \display_state_inst|Apparent_value~14 (
// Equation(s):
// \display_state_inst|Apparent_value~14_combout  = ((\display_state_inst|always7~9_combout ) # ((\display_state_inst|Equal17~0_combout  & \display_state_inst|Equal15~0_combout ))) # (!\display_state_inst|DISP_DATA~34_combout )

	.clk(gnd),
	.dataa(\display_state_inst|Equal17~0_combout ),
	.datab(\display_state_inst|Equal15~0_combout ),
	.datac(\display_state_inst|DISP_DATA~34_combout ),
	.datad(\display_state_inst|always7~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~14 .lut_mask = "ff8f";
defparam \display_state_inst|Apparent_value~14 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~14 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~14 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~14 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \display_state_inst|Apparent_value~15 (
// Equation(s):
// \display_state_inst|Apparent_value~15_combout  = (\display_state_inst|always7~8_combout ) # (((\display_state_inst|always7~4_combout ) # (\display_state_inst|Apparent_value~14_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|always7~8_combout ),
	.datab(vcc),
	.datac(\display_state_inst|always7~4_combout ),
	.datad(\display_state_inst|Apparent_value~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~15 .lut_mask = "fffa";
defparam \display_state_inst|Apparent_value~15 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~15 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~15 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~15 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \display_state_inst|Apparent_value[2] (
// Equation(s):
// \display_state_inst|Apparent_value [2] = DFFEAS((\display_state_inst|Apparent_value~15_combout ) # ((\display_state_inst|Apparent_value~8_combout  & (\display_state_inst|Apparent_value~11_combout  & \display_state_inst|Apparent_value~10_combout ))), 
// GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|Apparent_value~8_combout ),
	.datab(\display_state_inst|Apparent_value~11_combout ),
	.datac(\display_state_inst|Apparent_value~10_combout ),
	.datad(\display_state_inst|Apparent_value~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|Apparent_value [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value[2] .lut_mask = "ff80";
defparam \display_state_inst|Apparent_value[2] .operation_mode = "normal";
defparam \display_state_inst|Apparent_value[2] .output_mode = "reg_only";
defparam \display_state_inst|Apparent_value[2] .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value[2] .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \display_state_inst|Apparent_value~24 (
// Equation(s):
// \display_state_inst|Apparent_value~24_combout  = (\display_state_inst|always7~8_combout  & (\display_state_inst|Apparent_value~26_combout  & (!\display_state_inst|always7~5_combout  & \display_state_inst|Apparent_value~9_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|always7~8_combout ),
	.datab(\display_state_inst|Apparent_value~26_combout ),
	.datac(\display_state_inst|always7~5_combout ),
	.datad(\display_state_inst|Apparent_value~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~24 .lut_mask = "0800";
defparam \display_state_inst|Apparent_value~24 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~24 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~24 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~24 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \display_state_inst|Apparent_value~28 (
// Equation(s):
// \display_state_inst|Apparent_value~28_combout  = ((\display_state_inst|cnt_level [2]) # ((\display_state_inst|cnt_level [3]) # (!\display_state_inst|Equal17~0_combout ))) # (!\display_state_inst|cnt_level [0])

	.clk(gnd),
	.dataa(\display_state_inst|cnt_level [0]),
	.datab(\display_state_inst|cnt_level [2]),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|cnt_level [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~28 .lut_mask = "ffdf";
defparam \display_state_inst|Apparent_value~28 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~28 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~28 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~28 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \display_state_inst|Apparent_value~29 (
// Equation(s):
// \display_state_inst|Apparent_value~29_combout  = ((\display_state_inst|always7~6_combout ) # ((\display_state_inst|always7~0_combout ) # (!\display_state_inst|Apparent_value~28_combout ))) # (!\display_state_inst|always7~3_combout )

	.clk(gnd),
	.dataa(\display_state_inst|always7~3_combout ),
	.datab(\display_state_inst|always7~6_combout ),
	.datac(\display_state_inst|Apparent_value~28_combout ),
	.datad(\display_state_inst|always7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~29 .lut_mask = "ffdf";
defparam \display_state_inst|Apparent_value~29 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~29 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~29 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~29 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \display_state_inst|Apparent_value[1]~12 (
// Equation(s):
// \display_state_inst|Apparent_value[1]~12_combout  = (!\display_state_inst|Apparent_value~11_combout  & (!\display_state_inst|always7~0_combout  & (\display_state_inst|Apparent_value~10_combout  & \display_state_inst|Apparent_value~8_combout )))

	.clk(gnd),
	.dataa(\display_state_inst|Apparent_value~11_combout ),
	.datab(\display_state_inst|always7~0_combout ),
	.datac(\display_state_inst|Apparent_value~10_combout ),
	.datad(\display_state_inst|Apparent_value~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value[1]~12 .lut_mask = "1000";
defparam \display_state_inst|Apparent_value[1]~12 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value[1]~12 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value[1]~12 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value[1]~12 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \display_state_inst|Apparent_value~25 (
// Equation(s):
// \display_state_inst|Apparent_value~25_combout  = ((!\display_state_inst|Apparent_value[1]~12_combout  & ((\display_state_inst|Apparent_value~24_combout ) # (\display_state_inst|Apparent_value~29_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|Apparent_value~24_combout ),
	.datac(\display_state_inst|Apparent_value~29_combout ),
	.datad(\display_state_inst|Apparent_value[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~25 .lut_mask = "00fc";
defparam \display_state_inst|Apparent_value~25 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~25 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~25 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~25 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \display_state_inst|Apparent_value~23 (
// Equation(s):
// \display_state_inst|Apparent_value~23_combout  = ((!\display_state_inst|Equal17~0_combout  & (\display_state_inst|Equal15~0_combout  & \display_state_inst|Apparent_value[1]~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|Equal17~0_combout ),
	.datac(\display_state_inst|Equal15~0_combout ),
	.datad(\display_state_inst|Apparent_value[1]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~23 .lut_mask = "3000";
defparam \display_state_inst|Apparent_value~23 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~23 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~23 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~23 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \display_state_inst|Apparent_value[1] (
// Equation(s):
// \display_state_inst|Apparent_value [1] = DFFEAS((((\display_state_inst|Apparent_value~25_combout ) # (\display_state_inst|Apparent_value~23_combout ))), GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|Apparent_value~25_combout ),
	.datad(\display_state_inst|Apparent_value~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|Apparent_value [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value[1] .lut_mask = "fff0";
defparam \display_state_inst|Apparent_value[1] .operation_mode = "normal";
defparam \display_state_inst|Apparent_value[1] .output_mode = "reg_only";
defparam \display_state_inst|Apparent_value[1] .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value[1] .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] = ((\display_state_inst|Apparent_value [1]))
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT  = CARRY((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_25  = CARRY((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))

	.clk(gnd),
	.dataa(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datab(\display_state_inst|Apparent_value [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cout1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_25 ));
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .lut_mask = "ccaa";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .operation_mode = "arithmetic";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .sum_lutc_input = "datac";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))
// \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_21  = CARRY((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]))

	.clk(gnd),
	.dataa(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_21 ));
// synopsys translate_off
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 (
// Equation(s):
// \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0  = CARRY((!\display_state_inst|Apparent_value [2] & ((!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ))))
// \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_22  = CARRY((!\display_state_inst|Apparent_value [2] & ((!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_21 ))))

	.clk(gnd),
	.dataa(\display_state_inst|Apparent_value [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cout1(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_22 ));
// synopsys translate_off
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin0_used = "true";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin1_used = "true";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .lut_mask = "ff05";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .output_mode = "none";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 (
// Equation(s):
// \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0  = CARRY((\display_state_inst|Apparent_value [3] & ((!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ))))
// \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_23  = CARRY((\display_state_inst|Apparent_value [3] & ((!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_22 ))))

	.clk(gnd),
	.dataa(\display_state_inst|Apparent_value [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cin1(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cout1(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_23 ));
// synopsys translate_off
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin0_used = "true";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin1_used = "true";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .lut_mask = "ff0a";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .output_mode = "none";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cin1(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21_combout  = (((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUT ),
	.cin1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~COUTCOUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .cin0_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .cin1_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .lut_mask = "f0f0";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .operation_mode = "normal";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .sum_lutc_input = "cin";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0  = CARRY((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21_combout ))
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_26  = CARRY((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21_combout ))

	.clk(gnd),
	.dataa(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~21_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cout1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_26 ));
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ffaa";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = \display_state_inst|Apparent_value [2] $ ((((!\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ))))
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7  = CARRY((!\display_state_inst|Apparent_value [2] & ((!\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ))))
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_27  = CARRY((!\display_state_inst|Apparent_value [2] & ((!\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_26 ))))

	.clk(gnd),
	.dataa(\display_state_inst|Apparent_value [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout0 ),
	.cin1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cout1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_27 ));
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "a505";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout  = (\display_state_inst|Apparent_value [3] $ ((!\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 )))
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12  = CARRY(((\display_state_inst|Apparent_value [3] & !\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 )))
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28  = CARRY(((\display_state_inst|Apparent_value [3] & !\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|Apparent_value [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 ),
	.cin1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cout1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ));
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin0_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .cin1_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .lut_mask = "c30c";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = (((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 ),
	.cin1(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2_combout  = ((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & 
// (\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout )) # (!\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\display_state_inst|Apparent_value [3]))))

	.clk(gnd),
	.dataa(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10_combout ),
	.datab(\display_state_inst|Apparent_value [3]),
	.datac(vcc),
	.datad(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2 .lut_mask = "aacc";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2 .operation_mode = "normal";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2 .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2 .sum_lutc_input = "datac";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \seg_led_inst|Mux0~0 (
// Equation(s):
// \seg_led_inst|Mux0~0_combout  = (!\seg_led_inst|sel_r [2] & ((\seg_led_inst|sel_r [1] & (\seg_led_inst|sel_r [0] & \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2_combout )) # (!\seg_led_inst|sel_r [1] & (!\seg_led_inst|sel_r 
// [0]))))

	.clk(gnd),
	.dataa(\seg_led_inst|sel_r [1]),
	.datab(\seg_led_inst|sel_r [2]),
	.datac(\seg_led_inst|sel_r [0]),
	.datad(\display_state_inst|Mod0|auto_generated|divider|divider|StageOut[38]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|Mux0~0 .lut_mask = "2101";
defparam \seg_led_inst|Mux0~0 .operation_mode = "normal";
defparam \seg_led_inst|Mux0~0 .output_mode = "comb_only";
defparam \seg_led_inst|Mux0~0 .register_cascade_mode = "off";
defparam \seg_led_inst|Mux0~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1_combout  = ((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & 
// ((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ))) # (!\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (\display_state_inst|Apparent_value [2])))

	.clk(gnd),
	.dataa(\display_state_inst|Apparent_value [2]),
	.datab(vcc),
	.datac(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1 .lut_mask = "f0aa";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1 .operation_mode = "normal";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1 .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1 .sum_lutc_input = "datac";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \seg_led_inst|Mux1~0 (
// Equation(s):
// \seg_led_inst|Mux1~0_combout  = (!\seg_led_inst|sel_r [2] & ((\seg_led_inst|sel_r [1] & (\seg_led_inst|sel_r [0] & \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1_combout )) # (!\seg_led_inst|sel_r [1] & (!\seg_led_inst|sel_r 
// [0]))))

	.clk(gnd),
	.dataa(\seg_led_inst|sel_r [1]),
	.datab(\seg_led_inst|sel_r [2]),
	.datac(\seg_led_inst|sel_r [0]),
	.datad(\display_state_inst|Mod0|auto_generated|divider|divider|StageOut[37]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|Mux1~0 .lut_mask = "2101";
defparam \seg_led_inst|Mux1~0 .operation_mode = "normal";
defparam \seg_led_inst|Mux1~0 .output_mode = "comb_only";
defparam \seg_led_inst|Mux1~0 .register_cascade_mode = "off";
defparam \seg_led_inst|Mux1~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \display_state_inst|Apparent_value~27 (
// Equation(s):
// \display_state_inst|Apparent_value~27_combout  = ((\display_state_inst|always7~0_combout ) # ((\display_state_inst|always7~2_combout  & \display_state_inst|Apparent_value~8_combout ))) # (!\display_state_inst|always7~3_combout )

	.clk(gnd),
	.dataa(\display_state_inst|always7~3_combout ),
	.datab(\display_state_inst|always7~2_combout ),
	.datac(\display_state_inst|Apparent_value~8_combout ),
	.datad(\display_state_inst|always7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Apparent_value~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value~27 .lut_mask = "ffd5";
defparam \display_state_inst|Apparent_value~27 .operation_mode = "normal";
defparam \display_state_inst|Apparent_value~27 .output_mode = "comb_only";
defparam \display_state_inst|Apparent_value~27 .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value~27 .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \display_state_inst|Apparent_value[0] (
// Equation(s):
// \display_state_inst|Apparent_value [0] = DFFEAS((\display_state_inst|Apparent_value~27_combout ) # ((\display_state_inst|Apparent_value[1]~12_combout  & ((\display_state_inst|Equal17~0_combout ) # (!\display_state_inst|Equal15~0_combout )))), 
// GLOBAL(\sys_clk~combout ), VCC, , !\sys_rst~combout , , , , )

	.clk(\sys_clk~combout ),
	.dataa(\display_state_inst|Apparent_value[1]~12_combout ),
	.datab(\display_state_inst|Equal15~0_combout ),
	.datac(\display_state_inst|Equal17~0_combout ),
	.datad(\display_state_inst|Apparent_value~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_rst~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\display_state_inst|Apparent_value [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Apparent_value[0] .lut_mask = "ffa2";
defparam \display_state_inst|Apparent_value[0] .operation_mode = "normal";
defparam \display_state_inst|Apparent_value[0] .output_mode = "reg_only";
defparam \display_state_inst|Apparent_value[0] .register_cascade_mode = "off";
defparam \display_state_inst|Apparent_value[0] .sum_lutc_input = "datac";
defparam \display_state_inst|Apparent_value[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \seg_led_inst|Mux3~0 (
// Equation(s):
// \seg_led_inst|Mux3~0_combout  = (\seg_led_inst|sel_r [0] & (((\display_state_inst|Apparent_value [0] & \seg_led_inst|sel_r [1])))) # (!\seg_led_inst|sel_r [0] & (((!\seg_led_inst|sel_r [1]))))

	.clk(gnd),
	.dataa(\seg_led_inst|sel_r [0]),
	.datab(vcc),
	.datac(\display_state_inst|Apparent_value [0]),
	.datad(\seg_led_inst|sel_r [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|Mux3~0 .lut_mask = "a055";
defparam \seg_led_inst|Mux3~0 .operation_mode = "normal";
defparam \seg_led_inst|Mux3~0 .output_mode = "comb_only";
defparam \seg_led_inst|Mux3~0 .register_cascade_mode = "off";
defparam \seg_led_inst|Mux3~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \seg_led_inst|Mux3~1 (
// Equation(s):
// \seg_led_inst|Mux3~1_combout  = (\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & ((\seg_led_inst|Equal3~0 ) # ((!\seg_led_inst|sel_r [2] & \seg_led_inst|Mux3~0_combout )))) # 
// (!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  & (!\seg_led_inst|sel_r [2] & ((\seg_led_inst|Mux3~0_combout ))))

	.clk(gnd),
	.dataa(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datab(\seg_led_inst|sel_r [2]),
	.datac(\seg_led_inst|Equal3~0 ),
	.datad(\seg_led_inst|Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|Mux3~1 .lut_mask = "b3a0";
defparam \seg_led_inst|Mux3~1 .operation_mode = "normal";
defparam \seg_led_inst|Mux3~1 .output_mode = "comb_only";
defparam \seg_led_inst|Mux3~1 .register_cascade_mode = "off";
defparam \seg_led_inst|Mux3~1 .sum_lutc_input = "datac";
defparam \seg_led_inst|Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0 (
// Equation(s):
// \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0_combout  = ((\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1] $ 
// (\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella [1]),
	.datad(\display_state_inst|Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0 .lut_mask = "0ff0";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0 .operation_mode = "normal";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0 .output_mode = "comb_only";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0 .register_cascade_mode = "off";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0 .sum_lutc_input = "datac";
defparam \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \seg_led_inst|Mux2~0 (
// Equation(s):
// \seg_led_inst|Mux2~0_combout  = (!\seg_led_inst|sel_r [2] & ((\seg_led_inst|sel_r [0] & (\seg_led_inst|sel_r [1] & \display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0_combout )) # (!\seg_led_inst|sel_r [0] & (!\seg_led_inst|sel_r 
// [1]))))

	.clk(gnd),
	.dataa(\seg_led_inst|sel_r [0]),
	.datab(\seg_led_inst|sel_r [2]),
	.datac(\seg_led_inst|sel_r [1]),
	.datad(\display_state_inst|Mod0|auto_generated|divider|divider|StageOut[36]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|Mux2~0 .lut_mask = "2101";
defparam \seg_led_inst|Mux2~0 .operation_mode = "normal";
defparam \seg_led_inst|Mux2~0 .output_mode = "comb_only";
defparam \seg_led_inst|Mux2~0 .register_cascade_mode = "off";
defparam \seg_led_inst|Mux2~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \seg_led_inst|WideOr6~0 (
// Equation(s):
// \seg_led_inst|WideOr6~0_combout  = (\seg_led_inst|Mux2~0_combout  & (\seg_led_inst|Mux0~0_combout )) # (!\seg_led_inst|Mux2~0_combout  & (\seg_led_inst|Mux1~0_combout  $ (((!\seg_led_inst|Mux0~0_combout  & \seg_led_inst|Mux3~1_combout )))))

	.clk(gnd),
	.dataa(\seg_led_inst|Mux0~0_combout ),
	.datab(\seg_led_inst|Mux1~0_combout ),
	.datac(\seg_led_inst|Mux3~1_combout ),
	.datad(\seg_led_inst|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|WideOr6~0 .lut_mask = "aa9c";
defparam \seg_led_inst|WideOr6~0 .operation_mode = "normal";
defparam \seg_led_inst|WideOr6~0 .output_mode = "comb_only";
defparam \seg_led_inst|WideOr6~0 .register_cascade_mode = "off";
defparam \seg_led_inst|WideOr6~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \seg_led_inst|seg_led_r[0]~4 (
// Equation(s):
// \seg_led_inst|seg_led_r[0]~4_combout  = (\seg_led_inst|Equal3~0  & (((!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))) # (!\seg_led_inst|Equal3~0  & (((!\seg_led_inst|WideOr6~0_combout ))))

	.clk(gnd),
	.dataa(\seg_led_inst|Equal3~0 ),
	.datab(vcc),
	.datac(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\seg_led_inst|WideOr6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[0]~4 .lut_mask = "0a5f";
defparam \seg_led_inst|seg_led_r[0]~4 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[0]~4 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[0]~4 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[0]~4 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \seg_led_inst|seg_led_r[0] (
// Equation(s):
// \seg_led_inst|seg_led_r [0] = (!\seg_led_inst|always2~0_combout  & ((GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & ((\seg_led_inst|seg_led_r[0]~4_combout ))) # (!GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & (\seg_led_inst|seg_led_r [0]))))

	.clk(gnd),
	.dataa(\seg_led_inst|seg_led_r[7]~5_combout ),
	.datab(\seg_led_inst|seg_led_r [0]),
	.datac(\seg_led_inst|always2~0_combout ),
	.datad(\seg_led_inst|seg_led_r[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[0] .lut_mask = "0e04";
defparam \seg_led_inst|seg_led_r[0] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[0] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[0] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[0] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \seg_led_inst|WideOr5~0 (
// Equation(s):
// \seg_led_inst|WideOr5~0_combout  = (\seg_led_inst|Mux0~0_combout  & (((\seg_led_inst|Mux1~0_combout ) # (\seg_led_inst|Mux2~0_combout )))) # (!\seg_led_inst|Mux0~0_combout  & (\seg_led_inst|Mux1~0_combout  & (\seg_led_inst|Mux3~1_combout  $ 
// (\seg_led_inst|Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\seg_led_inst|Mux3~1_combout ),
	.datab(\seg_led_inst|Mux0~0_combout ),
	.datac(\seg_led_inst|Mux1~0_combout ),
	.datad(\seg_led_inst|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|WideOr5~0 .lut_mask = "dce0";
defparam \seg_led_inst|WideOr5~0 .operation_mode = "normal";
defparam \seg_led_inst|WideOr5~0 .output_mode = "comb_only";
defparam \seg_led_inst|WideOr5~0 .register_cascade_mode = "off";
defparam \seg_led_inst|WideOr5~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \seg_led_inst|seg_led_r[1]~11 (
// Equation(s):
// \seg_led_inst|seg_led_r[1]~11_combout  = ((\seg_led_inst|sel_r [2] & (\seg_led_inst|sel_r [0] & !\seg_led_inst|sel_r [1]))) # (!\seg_led_inst|WideOr5~0_combout )

	.clk(gnd),
	.dataa(\seg_led_inst|sel_r [2]),
	.datab(\seg_led_inst|sel_r [0]),
	.datac(\seg_led_inst|sel_r [1]),
	.datad(\seg_led_inst|WideOr5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[1]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[1]~11 .lut_mask = "08ff";
defparam \seg_led_inst|seg_led_r[1]~11 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[1]~11 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[1]~11 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[1]~11 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[1]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \seg_led_inst|seg_led_r[1] (
// Equation(s):
// \seg_led_inst|seg_led_r [1] = (!\seg_led_inst|always2~0_combout  & ((GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & ((\seg_led_inst|seg_led_r[1]~11_combout ))) # (!GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & (\seg_led_inst|seg_led_r [1]))))

	.clk(gnd),
	.dataa(\seg_led_inst|seg_led_r[7]~5_combout ),
	.datab(\seg_led_inst|seg_led_r [1]),
	.datac(\seg_led_inst|always2~0_combout ),
	.datad(\seg_led_inst|seg_led_r[1]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[1] .lut_mask = "0e04";
defparam \seg_led_inst|seg_led_r[1] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[1] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[1] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[1] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \seg_led_inst|WideOr4~0 (
// Equation(s):
// \seg_led_inst|WideOr4~0_combout  = (\seg_led_inst|Mux1~0_combout  & (\seg_led_inst|Mux0~0_combout )) # (!\seg_led_inst|Mux1~0_combout  & (\seg_led_inst|Mux2~0_combout  & ((\seg_led_inst|Mux0~0_combout ) # (!\seg_led_inst|Mux3~1_combout ))))

	.clk(gnd),
	.dataa(\seg_led_inst|Mux0~0_combout ),
	.datab(\seg_led_inst|Mux2~0_combout ),
	.datac(\seg_led_inst|Mux3~1_combout ),
	.datad(\seg_led_inst|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|WideOr4~0 .lut_mask = "aa8c";
defparam \seg_led_inst|WideOr4~0 .operation_mode = "normal";
defparam \seg_led_inst|WideOr4~0 .output_mode = "comb_only";
defparam \seg_led_inst|WideOr4~0 .register_cascade_mode = "off";
defparam \seg_led_inst|WideOr4~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \seg_led_inst|seg_led_r[2]~12 (
// Equation(s):
// \seg_led_inst|seg_led_r[2]~12_combout  = ((\seg_led_inst|sel_r [2] & (\seg_led_inst|sel_r [0] & !\seg_led_inst|sel_r [1]))) # (!\seg_led_inst|WideOr4~0_combout )

	.clk(gnd),
	.dataa(\seg_led_inst|sel_r [2]),
	.datab(\seg_led_inst|sel_r [0]),
	.datac(\seg_led_inst|sel_r [1]),
	.datad(\seg_led_inst|WideOr4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[2]~12 .lut_mask = "08ff";
defparam \seg_led_inst|seg_led_r[2]~12 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[2]~12 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[2]~12 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[2]~12 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \seg_led_inst|seg_led_r[2] (
// Equation(s):
// \seg_led_inst|seg_led_r [2] = (!\seg_led_inst|always2~0_combout  & ((GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & ((\seg_led_inst|seg_led_r[2]~12_combout ))) # (!GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & (\seg_led_inst|seg_led_r [2]))))

	.clk(gnd),
	.dataa(\seg_led_inst|seg_led_r[7]~5_combout ),
	.datab(\seg_led_inst|seg_led_r [2]),
	.datac(\seg_led_inst|always2~0_combout ),
	.datad(\seg_led_inst|seg_led_r[2]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[2] .lut_mask = "0e04";
defparam \seg_led_inst|seg_led_r[2] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[2] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[2] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[2] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \seg_led_inst|WideOr3~0 (
// Equation(s):
// \seg_led_inst|WideOr3~0_combout  = (\seg_led_inst|Mux2~0_combout  & ((\seg_led_inst|Mux0~0_combout ) # ((\seg_led_inst|Mux3~1_combout  & \seg_led_inst|Mux1~0_combout )))) # (!\seg_led_inst|Mux2~0_combout  & (\seg_led_inst|Mux1~0_combout  $ 
// (((\seg_led_inst|Mux3~1_combout  & !\seg_led_inst|Mux0~0_combout )))))

	.clk(gnd),
	.dataa(\seg_led_inst|Mux2~0_combout ),
	.datab(\seg_led_inst|Mux3~1_combout ),
	.datac(\seg_led_inst|Mux1~0_combout ),
	.datad(\seg_led_inst|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|WideOr3~0 .lut_mask = "fa94";
defparam \seg_led_inst|WideOr3~0 .operation_mode = "normal";
defparam \seg_led_inst|WideOr3~0 .output_mode = "comb_only";
defparam \seg_led_inst|WideOr3~0 .register_cascade_mode = "off";
defparam \seg_led_inst|WideOr3~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \seg_led_inst|seg_led_r[3]~6 (
// Equation(s):
// \seg_led_inst|seg_led_r[3]~6_combout  = ((\seg_led_inst|Equal3~0  & (!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )) # (!\seg_led_inst|Equal3~0  & ((!\seg_led_inst|WideOr3~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datac(\seg_led_inst|Equal3~0 ),
	.datad(\seg_led_inst|WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[3]~6 .lut_mask = "303f";
defparam \seg_led_inst|seg_led_r[3]~6 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[3]~6 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[3]~6 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[3]~6 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \seg_led_inst|seg_led_r[3] (
// Equation(s):
// \seg_led_inst|seg_led_r [3] = (!\seg_led_inst|always2~0_combout  & ((GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & ((\seg_led_inst|seg_led_r[3]~6_combout ))) # (!GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & (\seg_led_inst|seg_led_r [3]))))

	.clk(gnd),
	.dataa(\seg_led_inst|seg_led_r[7]~5_combout ),
	.datab(\seg_led_inst|always2~0_combout ),
	.datac(\seg_led_inst|seg_led_r [3]),
	.datad(\seg_led_inst|seg_led_r[3]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[3] .lut_mask = "3210";
defparam \seg_led_inst|seg_led_r[3] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[3] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[3] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[3] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \seg_led_inst|WideOr2~0 (
// Equation(s):
// \seg_led_inst|WideOr2~0_combout  = (\seg_led_inst|Mux3~1_combout ) # ((\seg_led_inst|Mux2~0_combout  & ((\seg_led_inst|Mux0~0_combout ))) # (!\seg_led_inst|Mux2~0_combout  & (\seg_led_inst|Mux1~0_combout )))

	.clk(gnd),
	.dataa(\seg_led_inst|Mux2~0_combout ),
	.datab(\seg_led_inst|Mux3~1_combout ),
	.datac(\seg_led_inst|Mux1~0_combout ),
	.datad(\seg_led_inst|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|WideOr2~0 .lut_mask = "fedc";
defparam \seg_led_inst|WideOr2~0 .operation_mode = "normal";
defparam \seg_led_inst|WideOr2~0 .output_mode = "comb_only";
defparam \seg_led_inst|WideOr2~0 .register_cascade_mode = "off";
defparam \seg_led_inst|WideOr2~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \seg_led_inst|seg_led_r[4]~7 (
// Equation(s):
// \seg_led_inst|seg_led_r[4]~7_combout  = ((\seg_led_inst|Equal3~0  & (!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )) # (!\seg_led_inst|Equal3~0  & ((!\seg_led_inst|WideOr2~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datac(\seg_led_inst|Equal3~0 ),
	.datad(\seg_led_inst|WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[4]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[4]~7 .lut_mask = "303f";
defparam \seg_led_inst|seg_led_r[4]~7 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[4]~7 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[4]~7 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[4]~7 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[4]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \seg_led_inst|seg_led_r[4] (
// Equation(s):
// \seg_led_inst|seg_led_r [4] = (!\seg_led_inst|always2~0_combout  & ((GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & ((\seg_led_inst|seg_led_r[4]~7_combout ))) # (!GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & (\seg_led_inst|seg_led_r [4]))))

	.clk(gnd),
	.dataa(\seg_led_inst|seg_led_r[7]~5_combout ),
	.datab(\seg_led_inst|always2~0_combout ),
	.datac(\seg_led_inst|seg_led_r [4]),
	.datad(\seg_led_inst|seg_led_r[4]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[4] .lut_mask = "3210";
defparam \seg_led_inst|seg_led_r[4] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[4] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[4] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[4] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \seg_led_inst|WideOr1~0 (
// Equation(s):
// \seg_led_inst|WideOr1~0_combout  = (\seg_led_inst|Mux3~1_combout  & ((\seg_led_inst|Mux2~0_combout ) # (\seg_led_inst|Mux0~0_combout  $ (!\seg_led_inst|Mux1~0_combout )))) # (!\seg_led_inst|Mux3~1_combout  & ((\seg_led_inst|Mux1~0_combout  & 
// (\seg_led_inst|Mux0~0_combout )) # (!\seg_led_inst|Mux1~0_combout  & ((\seg_led_inst|Mux2~0_combout )))))

	.clk(gnd),
	.dataa(\seg_led_inst|Mux0~0_combout ),
	.datab(\seg_led_inst|Mux2~0_combout ),
	.datac(\seg_led_inst|Mux3~1_combout ),
	.datad(\seg_led_inst|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|WideOr1~0 .lut_mask = "eadc";
defparam \seg_led_inst|WideOr1~0 .operation_mode = "normal";
defparam \seg_led_inst|WideOr1~0 .output_mode = "comb_only";
defparam \seg_led_inst|WideOr1~0 .register_cascade_mode = "off";
defparam \seg_led_inst|WideOr1~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \seg_led_inst|seg_led_r[5]~8 (
// Equation(s):
// \seg_led_inst|seg_led_r[5]~8_combout  = (\seg_led_inst|Equal3~0  & (((!\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout )))) # (!\seg_led_inst|Equal3~0  & (((!\seg_led_inst|WideOr1~0_combout ))))

	.clk(gnd),
	.dataa(\seg_led_inst|Equal3~0 ),
	.datab(vcc),
	.datac(\display_state_inst|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datad(\seg_led_inst|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[5]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[5]~8 .lut_mask = "0a5f";
defparam \seg_led_inst|seg_led_r[5]~8 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[5]~8 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[5]~8 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[5]~8 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[5]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \seg_led_inst|seg_led_r[5] (
// Equation(s):
// \seg_led_inst|seg_led_r [5] = (!\seg_led_inst|always2~0_combout  & ((GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & ((\seg_led_inst|seg_led_r[5]~8_combout ))) # (!GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & (\seg_led_inst|seg_led_r [5]))))

	.clk(gnd),
	.dataa(\seg_led_inst|seg_led_r[7]~5_combout ),
	.datab(\seg_led_inst|seg_led_r [5]),
	.datac(\seg_led_inst|always2~0_combout ),
	.datad(\seg_led_inst|seg_led_r[5]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[5] .lut_mask = "0e04";
defparam \seg_led_inst|seg_led_r[5] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[5] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[5] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[5] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \seg_led_inst|seg_led_r[6]~10 (
// Equation(s):
// \seg_led_inst|seg_led_r[6]~10_combout  = ((\seg_led_inst|sel_r [0] & (\seg_led_inst|sel_r [1] $ (\seg_led_inst|sel_r [2]))) # (!\seg_led_inst|sel_r [0] & (!\seg_led_inst|sel_r [1] & !\seg_led_inst|sel_r [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\seg_led_inst|sel_r [0]),
	.datac(\seg_led_inst|sel_r [1]),
	.datad(\seg_led_inst|sel_r [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[6]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[6]~10 .lut_mask = "0cc3";
defparam \seg_led_inst|seg_led_r[6]~10 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[6]~10 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[6]~10 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[6]~10 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[6]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \seg_led_inst|WideOr0~0 (
// Equation(s):
// \seg_led_inst|WideOr0~0_combout  = (\seg_led_inst|Mux1~0_combout  & (!\seg_led_inst|Mux0~0_combout  & ((!\seg_led_inst|Mux2~0_combout ) # (!\seg_led_inst|Mux3~1_combout )))) # (!\seg_led_inst|Mux1~0_combout  & (\seg_led_inst|Mux0~0_combout  $ 
// (((\seg_led_inst|Mux2~0_combout )))))

	.clk(gnd),
	.dataa(\seg_led_inst|Mux0~0_combout ),
	.datab(\seg_led_inst|Mux1~0_combout ),
	.datac(\seg_led_inst|Mux3~1_combout ),
	.datad(\seg_led_inst|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|WideOr0~0 .lut_mask = "1566";
defparam \seg_led_inst|WideOr0~0 .operation_mode = "normal";
defparam \seg_led_inst|WideOr0~0 .output_mode = "comb_only";
defparam \seg_led_inst|WideOr0~0 .register_cascade_mode = "off";
defparam \seg_led_inst|WideOr0~0 .sum_lutc_input = "datac";
defparam \seg_led_inst|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \seg_led_inst|seg_led_r[6]~9 (
// Equation(s):
// \seg_led_inst|seg_led_r[6]~9_combout  = (\seg_led_inst|always2~0_combout  & (((\display_state_inst|DISP_DATA [9])))) # (!\seg_led_inst|always2~0_combout  & (!\seg_led_inst|Equal3~0  & ((\seg_led_inst|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\seg_led_inst|always2~0_combout ),
	.datab(\seg_led_inst|Equal3~0 ),
	.datac(\display_state_inst|DISP_DATA [9]),
	.datad(\seg_led_inst|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r[6]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[6]~9 .lut_mask = "b1a0";
defparam \seg_led_inst|seg_led_r[6]~9 .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[6]~9 .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[6]~9 .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[6]~9 .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[6]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \seg_led_inst|seg_led_r[6] (
// Equation(s):
// \seg_led_inst|seg_led_r [6] = (\seg_led_inst|seg_led_r[6]~10_combout  & (((\seg_led_inst|seg_led_r[6]~9_combout )))) # (!\seg_led_inst|seg_led_r[6]~10_combout  & (((\seg_led_inst|seg_led_r [6]))))

	.clk(gnd),
	.dataa(\seg_led_inst|seg_led_r[6]~10_combout ),
	.datab(vcc),
	.datac(\seg_led_inst|seg_led_r [6]),
	.datad(\seg_led_inst|seg_led_r[6]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[6] .lut_mask = "fa50";
defparam \seg_led_inst|seg_led_r[6] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[6] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[6] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[6] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \seg_led_inst|seg_led_r[7] (
// Equation(s):
// \seg_led_inst|seg_led_r [7] = (!\seg_led_inst|always2~0_combout  & ((GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & (\seg_led_inst|Equal3~0 )) # (!GLOBAL(\seg_led_inst|seg_led_r[7]~5_combout ) & ((\seg_led_inst|seg_led_r [7])))))

	.clk(gnd),
	.dataa(\seg_led_inst|Equal3~0 ),
	.datab(\seg_led_inst|always2~0_combout ),
	.datac(\seg_led_inst|seg_led_r[7]~5_combout ),
	.datad(\seg_led_inst|seg_led_r [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\seg_led_inst|seg_led_r [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \seg_led_inst|seg_led_r[7] .lut_mask = "2320";
defparam \seg_led_inst|seg_led_r[7] .operation_mode = "normal";
defparam \seg_led_inst|seg_led_r[7] .output_mode = "comb_only";
defparam \seg_led_inst|seg_led_r[7] .register_cascade_mode = "off";
defparam \seg_led_inst|seg_led_r[7] .sum_lutc_input = "datac";
defparam \seg_led_inst|seg_led_r[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[0]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [0]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[0]));
// synopsys translate_off
defparam \col_pin[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[1]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [1]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[1]));
// synopsys translate_off
defparam \col_pin[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[2]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [2]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[2]));
// synopsys translate_off
defparam \col_pin[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[3]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [3]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[3]));
// synopsys translate_off
defparam \col_pin[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[4]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [4]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[4]));
// synopsys translate_off
defparam \col_pin[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[5]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [5]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[5]));
// synopsys translate_off
defparam \col_pin[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[6]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [6]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[6]));
// synopsys translate_off
defparam \col_pin[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \col_pin[7]~I (
	.datain(\display_state_inst|seg_scan_inst|col_sel [7]),
	.oe(vcc),
	.combout(),
	.padio(col_pin[7]));
// synopsys translate_off
defparam \col_pin[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[0]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [0]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[0]));
// synopsys translate_off
defparam \row_pin[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[1]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [1]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[1]));
// synopsys translate_off
defparam \row_pin[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[2]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [2]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[2]));
// synopsys translate_off
defparam \row_pin[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[3]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [3]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[3]));
// synopsys translate_off
defparam \row_pin[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[4]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [4]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[4]));
// synopsys translate_off
defparam \row_pin[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[5]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [5]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[5]));
// synopsys translate_off
defparam \row_pin[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[6]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [6]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[6]));
// synopsys translate_off
defparam \row_pin[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \row_pin[7]~I (
	.datain(\display_state_inst|seg_scan_inst|row_sel [7]),
	.oe(vcc),
	.combout(),
	.padio(row_pin[7]));
// synopsys translate_off
defparam \row_pin[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[0]~I (
	.datain(\seg_led_inst|sel_r [0]),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[0]));
// synopsys translate_off
defparam \seg_sel[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[1]~I (
	.datain(!\seg_led_inst|sel_r [1]),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[1]));
// synopsys translate_off
defparam \seg_sel[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[2]~I (
	.datain(!\seg_led_inst|sel_r [2]),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[2]));
// synopsys translate_off
defparam \seg_sel[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[3]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[3]));
// synopsys translate_off
defparam \seg_sel[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[4]));
// synopsys translate_off
defparam \seg_sel[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[5]));
// synopsys translate_off
defparam \seg_sel[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[6]));
// synopsys translate_off
defparam \seg_sel[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_sel[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(seg_sel[7]));
// synopsys translate_off
defparam \seg_sel[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[0]~I (
	.datain(\seg_led_inst|seg_led_r [0]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[0]));
// synopsys translate_off
defparam \seg_led[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[1]~I (
	.datain(\seg_led_inst|seg_led_r [1]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[1]));
// synopsys translate_off
defparam \seg_led[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[2]~I (
	.datain(\seg_led_inst|seg_led_r [2]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[2]));
// synopsys translate_off
defparam \seg_led[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[3]~I (
	.datain(\seg_led_inst|seg_led_r [3]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[3]));
// synopsys translate_off
defparam \seg_led[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[4]~I (
	.datain(\seg_led_inst|seg_led_r [4]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[4]));
// synopsys translate_off
defparam \seg_led[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[5]~I (
	.datain(\seg_led_inst|seg_led_r [5]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[5]));
// synopsys translate_off
defparam \seg_led[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[6]~I (
	.datain(\seg_led_inst|seg_led_r [6]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[6]));
// synopsys translate_off
defparam \seg_led[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \seg_led[7]~I (
	.datain(\seg_led_inst|seg_led_r [7]),
	.oe(vcc),
	.combout(),
	.padio(seg_led[7]));
// synopsys translate_off
defparam \seg_led[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem1[0]~I (
	.datain(\display_state_inst|cnt_level [0]),
	.oe(vcc),
	.combout(),
	.padio(tem1[0]));
// synopsys translate_off
defparam \tem1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem1[1]~I (
	.datain(\display_state_inst|cnt_level [1]),
	.oe(vcc),
	.combout(),
	.padio(tem1[1]));
// synopsys translate_off
defparam \tem1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem1[2]~I (
	.datain(!\display_state_inst|cnt_level [2]),
	.oe(vcc),
	.combout(),
	.padio(tem1[2]));
// synopsys translate_off
defparam \tem1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem1[3]~I (
	.datain(\display_state_inst|cnt_level [3]),
	.oe(vcc),
	.combout(),
	.padio(tem1[3]));
// synopsys translate_off
defparam \tem1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem2[0]~I (
	.datain(\display_state_inst|count [0]),
	.oe(vcc),
	.combout(),
	.padio(tem2[0]));
// synopsys translate_off
defparam \tem2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem2[1]~I (
	.datain(\display_state_inst|count [1]),
	.oe(vcc),
	.combout(),
	.padio(tem2[1]));
// synopsys translate_off
defparam \tem2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem2[2]~I (
	.datain(\display_state_inst|count [2]),
	.oe(vcc),
	.combout(),
	.padio(tem2[2]));
// synopsys translate_off
defparam \tem2[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tem2[3]~I (
	.datain(\display_state_inst|count [3]),
	.oe(vcc),
	.combout(),
	.padio(tem2[3]));
// synopsys translate_off
defparam \tem2[3]~I .operation_mode = "output";
// synopsys translate_on

endmodule
